
STM32F4-Romi-V0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b8cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001338  0800ba60  0800ba60  0001ba60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd98  0800cd98  000202d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd98  0800cd98  0001cd98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cda0  0800cda0  000202d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cda0  0800cda0  0001cda0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cda4  0800cda4  0001cda4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d8  20000000  0800cda8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000944  200002d8  0800d080  000202d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c1c  0800d080  00020c1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023c66  00000000  00000000  00020308  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004a74  00000000  00000000  00043f6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017c0  00000000  00000000  000489e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001590  00000000  00000000  0004a1a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000257f2  00000000  00000000  0004b738  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000186c9  00000000  00000000  00070f2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca445  00000000  00000000  000895f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00153a38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000727c  00000000  00000000  00153ab4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d8 	.word	0x200002d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ba44 	.word	0x0800ba44

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002dc 	.word	0x200002dc
 80001cc:	0800ba44 	.word	0x0800ba44

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <PID_update>:
 */

#include <stdio.h>
#include "PID.h"

float PID_update (float target, float current, PID *pid){
 8000f48:	b480      	push	{r7}
 8000f4a:	b089      	sub	sp, #36	; 0x24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f52:	edc7 0a02 	vstr	s1, [r7, #8]
 8000f56:	6078      	str	r0, [r7, #4]

	float error = target - current; //compute error here
 8000f58:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f64:	edc7 7a05 	vstr	s15, [r7, #20]

	PID_STATE * pid_state = &pid->state;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3314      	adds	r3, #20
 8000f6c:	613b      	str	r3, [r7, #16]

	// compute integral
	    float I = pid_state->I + error*pid->dt;
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	ed93 7a01 	vldr	s14, [r3, #4]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	edd3 6a02 	vldr	s13, [r3, #8]
 8000f7a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f86:	edc7 7a07 	vstr	s15, [r7, #28]

	    // reset integral when stopped
	    if(target==0.0f && current==0.0f) {
 8000f8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f8e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f96:	d109      	bne.n	8000fac <PID_update+0x64>
 8000f98:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f9c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa4:	d102      	bne.n	8000fac <PID_update+0x64>
	    	I=0.0f;
 8000fa6:	f04f 0300 	mov.w	r3, #0
 8000faa:	61fb      	str	r3, [r7, #28]
	    }

	    // compute output as Kp * error + Ki * dT * Integral(error)
	    	float duty = pid->kp * error + pid->ki * I;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	ed93 7a00 	vldr	s14, [r3]
 8000fb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	edd3 6a01 	vldr	s13, [r3, #4]
 8000fc0:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fcc:	edc7 7a06 	vstr	s15, [r7, #24]

	    	if(pid->openLoop) { // if in open loop bypass code and just pass input to output
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	7b1b      	ldrb	r3, [r3, #12]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <PID_update+0x94>
	    			duty= target;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	61bb      	str	r3, [r7, #24]
	    		}

	    	// clamp output to +-1
	    	if (duty > 1.0f) {
 8000fdc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fe0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000fe4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fec:	dd02      	ble.n	8000ff4 <PID_update+0xac>
	    		duty = 1.0f;
 8000fee:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000ff2:	61bb      	str	r3, [r7, #24]
	    	}

	    	if (duty < -1.0f) {
 8000ff4:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ff8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8000ffc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001004:	d501      	bpl.n	800100a <PID_update+0xc2>
	    		duty = -1.0f;
 8001006:	4b0d      	ldr	r3, [pc, #52]	; (800103c <PID_update+0xf4>)
 8001008:	61bb      	str	r3, [r7, #24]

	    		// Short form message for logging and PID tuning in matlab/octave
	    		//printf("%c,%d,%d,%d,%d\n",pid_state->tag[0],(int)(target*1000),(int)(current*1000),(int)(duty*1000),(int)(I*1000));

	    		// update state
	    		pid_state->error = error;
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	697a      	ldr	r2, [r7, #20]
 800100e:	601a      	str	r2, [r3, #0]
	    		pid_state->I = I;
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	69fa      	ldr	r2, [r7, #28]
 8001014:	605a      	str	r2, [r3, #4]

	    		pid_state->ref=target;
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	68fa      	ldr	r2, [r7, #12]
 800101a:	609a      	str	r2, [r3, #8]
	    		pid_state->fb=current;
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	68ba      	ldr	r2, [r7, #8]
 8001020:	60da      	str	r2, [r3, #12]
	    		pid_state->u=duty;
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	611a      	str	r2, [r3, #16]

	    		// return desired output
	    		return duty;
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	ee07 3a90 	vmov	s15, r3

}
 800102e:	eeb0 0a67 	vmov.f32	s0, s15
 8001032:	3724      	adds	r7, #36	; 0x24
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	bf800000 	.word	0xbf800000

08001040 <appMain>:
// Hardware Revision bits
uint8_t RevBit[3];


// main application loop
void appMain(void){
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af02      	add	r7, sp, #8


	/* Check Hardware Revision Bits*/
	RevBit[0] =	HAL_GPIO_ReadPin(REV_BIT0_GPIO_Port, REV_BIT0_Pin);
 8001046:	2102      	movs	r1, #2
 8001048:	4899      	ldr	r0, [pc, #612]	; (80012b0 <appMain+0x270>)
 800104a:	f003 fd13 	bl	8004a74 <HAL_GPIO_ReadPin>
 800104e:	4603      	mov	r3, r0
 8001050:	461a      	mov	r2, r3
 8001052:	4b98      	ldr	r3, [pc, #608]	; (80012b4 <appMain+0x274>)
 8001054:	701a      	strb	r2, [r3, #0]
	RevBit[1] =	HAL_GPIO_ReadPin(REV_BIT1_GPIO_Port, REV_BIT1_Pin);
 8001056:	2104      	movs	r1, #4
 8001058:	4895      	ldr	r0, [pc, #596]	; (80012b0 <appMain+0x270>)
 800105a:	f003 fd0b 	bl	8004a74 <HAL_GPIO_ReadPin>
 800105e:	4603      	mov	r3, r0
 8001060:	461a      	mov	r2, r3
 8001062:	4b94      	ldr	r3, [pc, #592]	; (80012b4 <appMain+0x274>)
 8001064:	705a      	strb	r2, [r3, #1]
	RevBit[2] =	HAL_GPIO_ReadPin(REV_BIT2_GPIO_Port, REV_BIT2_Pin);
 8001066:	2108      	movs	r1, #8
 8001068:	4891      	ldr	r0, [pc, #580]	; (80012b0 <appMain+0x270>)
 800106a:	f003 fd03 	bl	8004a74 <HAL_GPIO_ReadPin>
 800106e:	4603      	mov	r3, r0
 8001070:	461a      	mov	r2, r3
 8001072:	4b90      	ldr	r3, [pc, #576]	; (80012b4 <appMain+0x274>)
 8001074:	709a      	strb	r2, [r3, #2]

	//Start the 1uSec timer for sonar
	HAL_TIM_Base_Start(&htim9);
 8001076:	4890      	ldr	r0, [pc, #576]	; (80012b8 <appMain+0x278>)
 8001078:	f004 ffbf 	bl	8005ffa <HAL_TIM_Base_Start>

	//hal pwm start
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);  //Start PWM
 800107c:	2108      	movs	r1, #8
 800107e:	488f      	ldr	r0, [pc, #572]	; (80012bc <appMain+0x27c>)
 8001080:	f005 f864 	bl	800614c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);  //Start PWM
 8001084:	2100      	movs	r1, #0
 8001086:	488e      	ldr	r0, [pc, #568]	; (80012c0 <appMain+0x280>)
 8001088:	f005 f860 	bl	800614c <HAL_TIM_PWM_Start>

	//hal encoder start
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800108c:	213c      	movs	r1, #60	; 0x3c
 800108e:	488d      	ldr	r0, [pc, #564]	; (80012c4 <appMain+0x284>)
 8001090:	f005 f957 	bl	8006342 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8001094:	213c      	movs	r1, #60	; 0x3c
 8001096:	488c      	ldr	r0, [pc, #560]	; (80012c8 <appMain+0x288>)
 8001098:	f005 f953 	bl	8006342 <HAL_TIM_Encoder_Start>

	uint32_t ledTimer=LED_BLINK_RATE;
 800109c:	2332      	movs	r3, #50	; 0x32
 800109e:	61fb      	str	r3, [r7, #28]
	uint32_t PIDTimer = PID_RATE;
 80010a0:	2302      	movs	r3, #2
 80010a2:	61bb      	str	r3, [r7, #24]

	printf("Power up initiated...\r\n");
 80010a4:	4889      	ldr	r0, [pc, #548]	; (80012cc <appMain+0x28c>)
 80010a6:	f008 f873 	bl	8009190 <puts>
	printf("All systems nominal..\r\n");
 80010aa:	4889      	ldr	r0, [pc, #548]	; (80012d0 <appMain+0x290>)
 80010ac:	f008 f870 	bl	8009190 <puts>
	printf("Hardware Revision: %d%d%d\r\n",RevBit[2],RevBit[2],RevBit[2]);
 80010b0:	4b80      	ldr	r3, [pc, #512]	; (80012b4 <appMain+0x274>)
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	4619      	mov	r1, r3
 80010b6:	4b7f      	ldr	r3, [pc, #508]	; (80012b4 <appMain+0x274>)
 80010b8:	789b      	ldrb	r3, [r3, #2]
 80010ba:	461a      	mov	r2, r3
 80010bc:	4b7d      	ldr	r3, [pc, #500]	; (80012b4 <appMain+0x274>)
 80010be:	789b      	ldrb	r3, [r3, #2]
 80010c0:	4884      	ldr	r0, [pc, #528]	; (80012d4 <appMain+0x294>)
 80010c2:	f007 ffdd 	bl	8009080 <iprintf>

	//Initialize OLED
	SSD1306_Init();
 80010c6:	f000 ffcf 	bl	8002068 <SSD1306_Init>
	SSD1306_Clear();
 80010ca:	f001 f9f2 	bl	80024b2 <SSD1306_Clear>
	SSD1306_DrawBitmap(0, 0, ologic, 128, 64, 1);
 80010ce:	2301      	movs	r3, #1
 80010d0:	9301      	str	r3, [sp, #4]
 80010d2:	2340      	movs	r3, #64	; 0x40
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	4a7f      	ldr	r2, [pc, #508]	; (80012d8 <appMain+0x298>)
 80010da:	2100      	movs	r1, #0
 80010dc:	2000      	movs	r0, #0
 80010de:	f000 ff5b 	bl	8001f98 <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();
 80010e2:	f001 f885 	bl	80021f0 <SSD1306_UpdateScreen>
	HAL_Delay(2000);
 80010e6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80010ea:	f003 f80b 	bl	8004104 <HAL_Delay>
	SSD1306_Clear();
 80010ee:	f001 f9e0 	bl	80024b2 <SSD1306_Clear>
	//SSD1306_GotoXY(40, 20);
	//SSD1306_Puts("OWO", &Font_16x26, 1);
	//SSD1306_UpdateScreen();
	//HAL_Delay(2000);
	SSD1306_Clear();
 80010f2:	f001 f9de 	bl	80024b2 <SSD1306_Clear>
	SSD1306_GotoXY(30, 0);
 80010f6:	2100      	movs	r1, #0
 80010f8:	201e      	movs	r0, #30
 80010fa:	f001 f91f 	bl	800233c <SSD1306_GotoXY>
	SSD1306_Puts("STM32-ROMI", &Font_7x10, 1);
 80010fe:	2201      	movs	r2, #1
 8001100:	4976      	ldr	r1, [pc, #472]	; (80012dc <appMain+0x29c>)
 8001102:	4877      	ldr	r0, [pc, #476]	; (80012e0 <appMain+0x2a0>)
 8001104:	f001 f9b0 	bl	8002468 <SSD1306_Puts>
	SSD1306_GotoXY(0, 30);
 8001108:	211e      	movs	r1, #30
 800110a:	2000      	movs	r0, #0
 800110c:	f001 f916 	bl	800233c <SSD1306_GotoXY>
	SSD1306_Puts("E", &Font_7x10, 1);
 8001110:	2201      	movs	r2, #1
 8001112:	4972      	ldr	r1, [pc, #456]	; (80012dc <appMain+0x29c>)
 8001114:	4873      	ldr	r0, [pc, #460]	; (80012e4 <appMain+0x2a4>)
 8001116:	f001 f9a7 	bl	8002468 <SSD1306_Puts>
	SSD1306_GotoXY(0, 40);
 800111a:	2128      	movs	r1, #40	; 0x28
 800111c:	2000      	movs	r0, #0
 800111e:	f001 f90d 	bl	800233c <SSD1306_GotoXY>
	SSD1306_Puts("D", &Font_7x10, 1);
 8001122:	2201      	movs	r2, #1
 8001124:	496d      	ldr	r1, [pc, #436]	; (80012dc <appMain+0x29c>)
 8001126:	4870      	ldr	r0, [pc, #448]	; (80012e8 <appMain+0x2a8>)
 8001128:	f001 f99e 	bl	8002468 <SSD1306_Puts>
	SSD1306_GotoXY(0, 50);
 800112c:	2132      	movs	r1, #50	; 0x32
 800112e:	2000      	movs	r0, #0
 8001130:	f001 f904 	bl	800233c <SSD1306_GotoXY>
	SSD1306_Puts("S", &Font_7x10, 1);
 8001134:	2201      	movs	r2, #1
 8001136:	4969      	ldr	r1, [pc, #420]	; (80012dc <appMain+0x29c>)
 8001138:	486c      	ldr	r0, [pc, #432]	; (80012ec <appMain+0x2ac>)
 800113a:	f001 f995 	bl	8002468 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800113e:	f001 f857 	bl	80021f0 <SSD1306_UpdateScreen>


	uint32_t tick = HAL_GetTick();
 8001142:	f002 ffd3 	bl	80040ec <HAL_GetTick>
 8001146:	6178      	str	r0, [r7, #20]

	//Set Sleep bits to 1 for enable
	HAL_GPIO_WritePin(ROMI_SLPL_GPIO_Port, ROMI_SLPL_Pin, SET);
 8001148:	2201      	movs	r2, #1
 800114a:	2140      	movs	r1, #64	; 0x40
 800114c:	4858      	ldr	r0, [pc, #352]	; (80012b0 <appMain+0x270>)
 800114e:	f003 fca9 	bl	8004aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ROMI_SLPR_GPIO_Port, ROMI_SLPR_Pin, SET);
 8001152:	2201      	movs	r2, #1
 8001154:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001158:	4865      	ldr	r0, [pc, #404]	; (80012f0 <appMain+0x2b0>)
 800115a:	f003 fca3 	bl	8004aa4 <HAL_GPIO_WritePin>

	//Edge Sensors
	enableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 800115e:	2003      	movs	r0, #3
 8001160:	f000 f9b0 	bl	80014c4 <enableEdgeSensors>

	//Main program to loop forever
	while(1){
		uint32_t tock = HAL_GetTick();
 8001164:	f002 ffc2 	bl	80040ec <HAL_GetTick>
 8001168:	60f8      	str	r0, [r7, #12]

		bool pid_update=false;     // flag to say if we should update the PID this time through the loop
 800116a:	2300      	movs	r3, #0
 800116c:	74fb      	strb	r3, [r7, #19]
		bool send_telemetry=false; // flag to say if we should send updated telemetry data to host this time through the loop
 800116e:	2300      	movs	r3, #0
 8001170:	72fb      	strb	r3, [r7, #11]


		if(tock-tick>TICK_RATE){ // 10ms timer (this 'if' is true once every 10ms)
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	2b0a      	cmp	r3, #10
 800117a:	d921      	bls.n	80011c0 <appMain+0x180>

			ledTimer--; // blink LED at LED_BLINK_RATE
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	3b01      	subs	r3, #1
 8001180:	61fb      	str	r3, [r7, #28]
			if(ledTimer==0){
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d105      	bne.n	8001194 <appMain+0x154>
				ledTimer = LED_BLINK_RATE; //0.5 Sec blink
 8001188:	2332      	movs	r3, #50	; 0x32
 800118a:	61fb      	str	r3, [r7, #28]
				HAL_GPIO_TogglePin(Blinky_GPIO_Port, Blinky_Pin);
 800118c:	2120      	movs	r1, #32
 800118e:	4859      	ldr	r0, [pc, #356]	; (80012f4 <appMain+0x2b4>)
 8001190:	f003 fca1 	bl	8004ad6 <HAL_GPIO_TogglePin>
			}

			PIDTimer --; // see if we should run the PID update this time through the loop
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	3b01      	subs	r3, #1
 8001198:	61bb      	str	r3, [r7, #24]
			if(PIDTimer==0) {
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d10b      	bne.n	80011b8 <appMain+0x178>
				PIDTimer=PID_RATE;
 80011a0:	2302      	movs	r3, #2
 80011a2:	61bb      	str	r3, [r7, #24]
				pid_update=true; // flag to update PID this time
 80011a4:	2301      	movs	r3, #1
 80011a6:	74fb      	strb	r3, [r7, #19]
                send_telemetry=true; // also send new telemetry after we update the PID
 80011a8:	2301      	movs	r3, #1
 80011aa:	72fb      	strb	r3, [r7, #11]
				HAL_GPIO_WritePin(ROMI_SLPL_GPIO_Port, ROMI_SLPL_Pin, SET);
				HAL_GPIO_WritePin(ROMI_SLPR_GPIO_Port, ROMI_SLPR_Pin, SET);
				*/

				//Check the sonars
				checkSonar(&SONARS[SONAR1]);
 80011ac:	4852      	ldr	r0, [pc, #328]	; (80012f8 <appMain+0x2b8>)
 80011ae:	f000 fe5f 	bl	8001e70 <checkSonar>
				checkSonar(&SONARS[SONAR2]);
 80011b2:	4852      	ldr	r0, [pc, #328]	; (80012fc <appMain+0x2bc>)
 80011b4:	f000 fe5c 	bl	8001e70 <checkSonar>

			}
			tick = tock;
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	617b      	str	r3, [r7, #20]

			//check Edge Sensors
			updateEdgeSensors();  //update the state of the edge sensors
 80011bc:	f000 f9e6 	bl	800158c <updateEdgeSensors>

		}

		// update the motor controller state (handles driving to distance/turns etc)
		// will also update the PID controller if the flag is set
		MotorEvent event = updateMotors(pid_update,DT); // returns events flags if state changed or edge sensor triggered etc
 80011c0:	7cfb      	ldrb	r3, [r7, #19]
 80011c2:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 8001300 <appMain+0x2c0>
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 fbc6 	bl	8001958 <updateMotors>
 80011cc:	4603      	mov	r3, r0
 80011ce:	74bb      	strb	r3, [r7, #18]

		if(pid_update) {
 80011d0:	7cfb      	ldrb	r3, [r7, #19]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d007      	beq.n	80011e6 <appMain+0x1a6>
					setPIDState(&pid_left.state,&pid_right.state);
 80011d6:	494b      	ldr	r1, [pc, #300]	; (8001304 <appMain+0x2c4>)
 80011d8:	484b      	ldr	r0, [pc, #300]	; (8001308 <appMain+0x2c8>)
 80011da:	f001 fa09 	bl	80025f0 <setPIDState>
					setEncoderState(&enc_left.state,&enc_right.state);
 80011de:	494b      	ldr	r1, [pc, #300]	; (800130c <appMain+0x2cc>)
 80011e0:	484b      	ldr	r0, [pc, #300]	; (8001310 <appMain+0x2d0>)
 80011e2:	f001 f9e9 	bl	80025b8 <setEncoderState>
		}


		/// use this to adjust the pwm

		int c = getchar();
 80011e6:	f007 fa57 	bl	8008698 <getchar>
 80011ea:	6078      	str	r0, [r7, #4]
			if(c != EOF){
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011f2:	d052      	beq.n	800129a <appMain+0x25a>
				putchar(c);
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f007 ff5b 	bl	80090b0 <putchar>
				switch (c) {
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b61      	cmp	r3, #97	; 0x61
 80011fe:	d01d      	beq.n	800123c <appMain+0x1fc>
 8001200:	2b61      	cmp	r3, #97	; 0x61
 8001202:	dc06      	bgt.n	8001212 <appMain+0x1d2>
 8001204:	2b31      	cmp	r3, #49	; 0x31
 8001206:	d03b      	beq.n	8001280 <appMain+0x240>
 8001208:	2b32      	cmp	r3, #50	; 0x32
 800120a:	d03e      	beq.n	800128a <appMain+0x24a>
 800120c:	2b20      	cmp	r3, #32
 800120e:	d041      	beq.n	8001294 <appMain+0x254>

					case ' ':
						STOP();
						break;
					default:
						break;
 8001210:	e049      	b.n	80012a6 <appMain+0x266>
				switch (c) {
 8001212:	2b73      	cmp	r3, #115	; 0x73
 8001214:	d022      	beq.n	800125c <appMain+0x21c>
 8001216:	2b77      	cmp	r3, #119	; 0x77
 8001218:	d002      	beq.n	8001220 <appMain+0x1e0>
 800121a:	2b64      	cmp	r3, #100	; 0x64
 800121c:	d007      	beq.n	800122e <appMain+0x1ee>
						break;
 800121e:	e042      	b.n	80012a6 <appMain+0x266>
						drive(MAX_LIN_VEL/2.0f,0.0f);
 8001220:	eddf 0a3c 	vldr	s1, [pc, #240]	; 8001314 <appMain+0x2d4>
 8001224:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8001228:	f000 fb2c 	bl	8001884 <drive>
						break;
 800122c:	e03b      	b.n	80012a6 <appMain+0x266>
						setMotorSpeed(0.5f, 0.8f);
 800122e:	eddf 0a3a 	vldr	s1, [pc, #232]	; 8001318 <appMain+0x2d8>
 8001232:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8001236:	f000 fb0d 	bl	8001854 <setMotorSpeed>
						break;
 800123a:	e034      	b.n	80012a6 <appMain+0x266>
						drive(0.0f,MAX_ANG_VEL/2.0f);
 800123c:	4b37      	ldr	r3, [pc, #220]	; (800131c <appMain+0x2dc>)
 800123e:	edd3 7a00 	vldr	s15, [r3]
 8001242:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001246:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800124a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800124e:	eef0 0a66 	vmov.f32	s1, s13
 8001252:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8001314 <appMain+0x2d4>
 8001256:	f000 fb15 	bl	8001884 <drive>
						break;
 800125a:	e024      	b.n	80012a6 <appMain+0x266>
						drive(0.0f,-MAX_ANG_VEL/4.0f);
 800125c:	4b2f      	ldr	r3, [pc, #188]	; (800131c <appMain+0x2dc>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001266:	eef1 7a67 	vneg.f32	s15, s15
 800126a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800126e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001272:	eef0 0a66 	vmov.f32	s1, s13
 8001276:	ed9f 0a27 	vldr	s0, [pc, #156]	; 8001314 <appMain+0x2d4>
 800127a:	f000 fb03 	bl	8001884 <drive>
						break;
 800127e:	e012      	b.n	80012a6 <appMain+0x266>
						 event |= CE_M1;
 8001280:	7cbb      	ldrb	r3, [r7, #18]
 8001282:	f043 0320 	orr.w	r3, r3, #32
 8001286:	74bb      	strb	r3, [r7, #18]
						break;
 8001288:	e00d      	b.n	80012a6 <appMain+0x266>
						 event |= CE_M2;
 800128a:	7cbb      	ldrb	r3, [r7, #18]
 800128c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001290:	74bb      	strb	r3, [r7, #18]
						break;
 8001292:	e008      	b.n	80012a6 <appMain+0x266>
						STOP();
 8001294:	f000 fb36 	bl	8001904 <STOP>
						break;
 8001298:	e005      	b.n	80012a6 <appMain+0x266>
				}

				}else{
				clearerr(stdin); // Reset the EOF Condition
 800129a:	4b21      	ldr	r3, [pc, #132]	; (8001320 <appMain+0x2e0>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f007 f8e7 	bl	8008474 <clearerr>
				}

			updateControler(event); // update the main state machine (giving it any events that should be handled)
 80012a6:	7cbb      	ldrb	r3, [r7, #18]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f000 f83b 	bl	8001324 <updateControler>
	while(1){
 80012ae:	e759      	b.n	8001164 <appMain+0x124>
 80012b0:	40020800 	.word	0x40020800
 80012b4:	20000794 	.word	0x20000794
 80012b8:	20000a94 	.word	0x20000a94
 80012bc:	20000ad4 	.word	0x20000ad4
 80012c0:	20000914 	.word	0x20000914
 80012c4:	20000994 	.word	0x20000994
 80012c8:	20000954 	.word	0x20000954
 80012cc:	0800ba78 	.word	0x0800ba78
 80012d0:	0800ba90 	.word	0x0800ba90
 80012d4:	0800baa8 	.word	0x0800baa8
 80012d8:	0800bb54 	.word	0x0800bb54
 80012dc:	200000f0 	.word	0x200000f0
 80012e0:	0800bac4 	.word	0x0800bac4
 80012e4:	0800bad0 	.word	0x0800bad0
 80012e8:	0800bad4 	.word	0x0800bad4
 80012ec:	0800bad8 	.word	0x0800bad8
 80012f0:	40020400 	.word	0x40020400
 80012f4:	40020000 	.word	0x40020000
 80012f8:	20000000 	.word	0x20000000
 80012fc:	20000020 	.word	0x20000020
 8001300:	3ca3d70a 	.word	0x3ca3d70a
 8001304:	20000074 	.word	0x20000074
 8001308:	2000009c 	.word	0x2000009c
 800130c:	200000c8 	.word	0x200000c8
 8001310:	200000e8 	.word	0x200000e8
 8001314:	00000000 	.word	0x00000000
 8001318:	3f4ccccd 	.word	0x3f4ccccd
 800131c:	0800c6c0 	.word	0x0800c6c0
 8001320:	20000108 	.word	0x20000108

08001324 <updateControler>:

STATE state = ST_IDLE;



void updateControler(MotorEvent event) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	71fb      	strb	r3, [r7, #7]


	if(event & ME_STOP) {
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	f003 0301 	and.w	r3, r3, #1
 8001334:	2b00      	cmp	r3, #0
 8001336:	d002      	beq.n	800133e <updateControler+0x1a>
		state = ST_IDLE;
 8001338:	4b5c      	ldr	r3, [pc, #368]	; (80014ac <updateControler+0x188>)
 800133a:	2200      	movs	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
	}

	switch(state) {
 800133e:	4b5b      	ldr	r3, [pc, #364]	; (80014ac <updateControler+0x188>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b07      	cmp	r3, #7
 8001344:	f200 80ac 	bhi.w	80014a0 <updateControler+0x17c>
 8001348:	a201      	add	r2, pc, #4	; (adr r2, 8001350 <updateControler+0x2c>)
 800134a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800134e:	bf00      	nop
 8001350:	08001371 	.word	0x08001371
 8001354:	0800139d 	.word	0x0800139d
 8001358:	080013df 	.word	0x080013df
 800135c:	08001411 	.word	0x08001411
 8001360:	08001447 	.word	0x08001447
 8001364:	080014a1 	.word	0x080014a1
 8001368:	080014a1 	.word	0x080014a1
 800136c:	080014a1 	.word	0x080014a1

		case ST_IDLE:
			switch(event) {
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	2b40      	cmp	r3, #64	; 0x40
 8001374:	d00e      	beq.n	8001394 <updateControler+0x70>
 8001376:	2b80      	cmp	r3, #128	; 0x80
 8001378:	d00e      	beq.n	8001398 <updateControler+0x74>
 800137a:	2b20      	cmp	r3, #32
 800137c:	d000      	beq.n	8001380 <updateControler+0x5c>

				case CE_M3:
					break;

				default:
					break;
 800137e:	e00c      	b.n	800139a <updateControler+0x76>
					drive(FWD_SPEED,0.0f);
 8001380:	eddf 0a4b 	vldr	s1, [pc, #300]	; 80014b0 <updateControler+0x18c>
 8001384:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 80014b4 <updateControler+0x190>
 8001388:	f000 fa7c 	bl	8001884 <drive>
					state= ST_M1_FWD;
 800138c:	4b47      	ldr	r3, [pc, #284]	; (80014ac <updateControler+0x188>)
 800138e:	2201      	movs	r2, #1
 8001390:	701a      	strb	r2, [r3, #0]
					break;
 8001392:	e002      	b.n	800139a <updateControler+0x76>
					break;
 8001394:	bf00      	nop
 8001396:	e084      	b.n	80014a2 <updateControler+0x17e>
					break;
 8001398:	bf00      	nop
			}
			break;
 800139a:	e082      	b.n	80014a2 <updateControler+0x17e>

		case ST_M1_FWD:
			switch(event) {
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	2b08      	cmp	r3, #8
 80013a0:	d002      	beq.n	80013a8 <updateControler+0x84>
 80013a2:	2b10      	cmp	r3, #16
 80013a4:	d00d      	beq.n	80013c2 <updateControler+0x9e>
					driveTo(BACK_DIST,BACK_SPEED);
					state= ST_M1_BCK_L;
					break;

				default:
					break;
 80013a6:	e019      	b.n	80013dc <updateControler+0xb8>
					disableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 80013a8:	2003      	movs	r0, #3
 80013aa:	f000 f89d 	bl	80014e8 <disableEdgeSensors>
					driveTo(BACK_DIST,BACK_SPEED);
 80013ae:	eddf 0a41 	vldr	s1, [pc, #260]	; 80014b4 <updateControler+0x190>
 80013b2:	ed9f 0a41 	vldr	s0, [pc, #260]	; 80014b8 <updateControler+0x194>
 80013b6:	f000 fc5b 	bl	8001c70 <driveTo>
					state= ST_M1_BCK_R;
 80013ba:	4b3c      	ldr	r3, [pc, #240]	; (80014ac <updateControler+0x188>)
 80013bc:	2203      	movs	r2, #3
 80013be:	701a      	strb	r2, [r3, #0]
					break;
 80013c0:	e00c      	b.n	80013dc <updateControler+0xb8>
					disableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 80013c2:	2003      	movs	r0, #3
 80013c4:	f000 f890 	bl	80014e8 <disableEdgeSensors>
					driveTo(BACK_DIST,BACK_SPEED);
 80013c8:	eddf 0a3a 	vldr	s1, [pc, #232]	; 80014b4 <updateControler+0x190>
 80013cc:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 80014b8 <updateControler+0x194>
 80013d0:	f000 fc4e 	bl	8001c70 <driveTo>
					state= ST_M1_BCK_L;
 80013d4:	4b35      	ldr	r3, [pc, #212]	; (80014ac <updateControler+0x188>)
 80013d6:	2202      	movs	r2, #2
 80013d8:	701a      	strb	r2, [r3, #0]
					break;
 80013da:	bf00      	nop
			}
			break;
 80013dc:	e061      	b.n	80014a2 <updateControler+0x17e>

		case ST_M1_BCK_L:
			switch(event) {
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	2b04      	cmp	r3, #4
 80013e2:	d000      	beq.n	80013e6 <updateControler+0xc2>
					turnTo(TURN_ANG,TURN_SPEED);
					state= ST_M1_TURN;
					break;

				default:
					break;
 80013e4:	e013      	b.n	800140e <updateControler+0xea>
					enableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 80013e6:	2003      	movs	r0, #3
 80013e8:	f000 f86c 	bl	80014c4 <enableEdgeSensors>
					turnTo(TURN_ANG,TURN_SPEED);
 80013ec:	4b33      	ldr	r3, [pc, #204]	; (80014bc <updateControler+0x198>)
 80013ee:	edd3 7a00 	vldr	s15, [r3]
 80013f2:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80013f6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80013fa:	eddf 0a31 	vldr	s1, [pc, #196]	; 80014c0 <updateControler+0x19c>
 80013fe:	eeb0 0a66 	vmov.f32	s0, s13
 8001402:	f000 fbed 	bl	8001be0 <turnTo>
					state= ST_M1_TURN;
 8001406:	4b29      	ldr	r3, [pc, #164]	; (80014ac <updateControler+0x188>)
 8001408:	2204      	movs	r2, #4
 800140a:	701a      	strb	r2, [r3, #0]
					break;
 800140c:	bf00      	nop
			}
			break;
 800140e:	e048      	b.n	80014a2 <updateControler+0x17e>

		case ST_M1_BCK_R:
			switch(event) {
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	2b04      	cmp	r3, #4
 8001414:	d000      	beq.n	8001418 <updateControler+0xf4>
					turnTo(-TURN_ANG,TURN_SPEED);
					state= ST_M1_TURN;
					break;

				default:
					break;
 8001416:	e015      	b.n	8001444 <updateControler+0x120>
					enableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 8001418:	2003      	movs	r0, #3
 800141a:	f000 f853 	bl	80014c4 <enableEdgeSensors>
					turnTo(-TURN_ANG,TURN_SPEED);
 800141e:	4b27      	ldr	r3, [pc, #156]	; (80014bc <updateControler+0x198>)
 8001420:	ed93 7a00 	vldr	s14, [r3]
 8001424:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001428:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800142c:	eef1 7a67 	vneg.f32	s15, s15
 8001430:	eddf 0a23 	vldr	s1, [pc, #140]	; 80014c0 <updateControler+0x19c>
 8001434:	eeb0 0a67 	vmov.f32	s0, s15
 8001438:	f000 fbd2 	bl	8001be0 <turnTo>
					state= ST_M1_TURN;
 800143c:	4b1b      	ldr	r3, [pc, #108]	; (80014ac <updateControler+0x188>)
 800143e:	2204      	movs	r2, #4
 8001440:	701a      	strb	r2, [r3, #0]
					break;
 8001442:	bf00      	nop
			}
			break;
 8001444:	e02d      	b.n	80014a2 <updateControler+0x17e>

		case ST_M1_TURN:
			switch(event) {
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	2b08      	cmp	r3, #8
 800144a:	d00e      	beq.n	800146a <updateControler+0x146>
 800144c:	2b10      	cmp	r3, #16
 800144e:	d019      	beq.n	8001484 <updateControler+0x160>
 8001450:	2b02      	cmp	r3, #2
 8001452:	d000      	beq.n	8001456 <updateControler+0x132>
					driveTo(BACK_DIST,BACK_SPEED);
					state= ST_M1_BCK_L;
					break;

				default:
					break;
 8001454:	e023      	b.n	800149e <updateControler+0x17a>
					drive(FWD_SPEED,0.0f);
 8001456:	eddf 0a16 	vldr	s1, [pc, #88]	; 80014b0 <updateControler+0x18c>
 800145a:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80014b4 <updateControler+0x190>
 800145e:	f000 fa11 	bl	8001884 <drive>
					state= ST_M1_FWD;
 8001462:	4b12      	ldr	r3, [pc, #72]	; (80014ac <updateControler+0x188>)
 8001464:	2201      	movs	r2, #1
 8001466:	701a      	strb	r2, [r3, #0]
					break;
 8001468:	e019      	b.n	800149e <updateControler+0x17a>
					disableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 800146a:	2003      	movs	r0, #3
 800146c:	f000 f83c 	bl	80014e8 <disableEdgeSensors>
					driveTo(BACK_DIST,BACK_SPEED);
 8001470:	eddf 0a10 	vldr	s1, [pc, #64]	; 80014b4 <updateControler+0x190>
 8001474:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80014b8 <updateControler+0x194>
 8001478:	f000 fbfa 	bl	8001c70 <driveTo>
					state= ST_M1_BCK_R;
 800147c:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <updateControler+0x188>)
 800147e:	2203      	movs	r2, #3
 8001480:	701a      	strb	r2, [r3, #0]
					break;
 8001482:	e00c      	b.n	800149e <updateControler+0x17a>
					disableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 8001484:	2003      	movs	r0, #3
 8001486:	f000 f82f 	bl	80014e8 <disableEdgeSensors>
					driveTo(BACK_DIST,BACK_SPEED);
 800148a:	eddf 0a0a 	vldr	s1, [pc, #40]	; 80014b4 <updateControler+0x190>
 800148e:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 80014b8 <updateControler+0x194>
 8001492:	f000 fbed 	bl	8001c70 <driveTo>
					state= ST_M1_BCK_L;
 8001496:	4b05      	ldr	r3, [pc, #20]	; (80014ac <updateControler+0x188>)
 8001498:	2202      	movs	r2, #2
 800149a:	701a      	strb	r2, [r3, #0]
					break;
 800149c:	bf00      	nop
			}
			break;
 800149e:	e000      	b.n	80014a2 <updateControler+0x17e>

		case ST_COMPLETE:
			break;

		default:
			break;
 80014a0:	bf00      	nop
	}
}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	200002f4 	.word	0x200002f4
 80014b0:	00000000 	.word	0x00000000
 80014b4:	3ca3d70a 	.word	0x3ca3d70a
 80014b8:	bd23d70a 	.word	0xbd23d70a
 80014bc:	0800c6c0 	.word	0x0800c6c0
 80014c0:	3e4ccccd 	.word	0x3e4ccccd

080014c4 <enableEdgeSensors>:
static uint32_t sensor_enabled=0;

static uint32_t debounce(uint32_t sample);
static uint32_t readSensors(void);

void enableEdgeSensors(uint32_t sensor) {
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	sensor_enabled |= sensor;
 80014cc:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <enableEdgeSensors+0x20>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	4a03      	ldr	r2, [pc, #12]	; (80014e4 <enableEdgeSensors+0x20>)
 80014d6:	6013      	str	r3, [r2, #0]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	20000300 	.word	0x20000300

080014e8 <disableEdgeSensors>:
void disableEdgeSensors(uint32_t sensor) {
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
	sensor_enabled &= ~sensor;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	43da      	mvns	r2, r3
 80014f4:	4b05      	ldr	r3, [pc, #20]	; (800150c <disableEdgeSensors+0x24>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4013      	ands	r3, r2
 80014fa:	4a04      	ldr	r2, [pc, #16]	; (800150c <disableEdgeSensors+0x24>)
 80014fc:	6013      	str	r3, [r2, #0]
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	20000300 	.word	0x20000300

08001510 <getEdgeSensorState>:
EDGE_SENSOR_STATE getEdgeSensorState(uint32_t sensor) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	uint32_t hit =  (sensor_state & sensor)?ES_HIT:ES_CLEAR;
 8001518:	4b16      	ldr	r3, [pc, #88]	; (8001574 <getEdgeSensorState+0x64>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4013      	ands	r3, r2
 8001520:	2b00      	cmp	r3, #0
 8001522:	bf14      	ite	ne
 8001524:	2301      	movne	r3, #1
 8001526:	2300      	moveq	r3, #0
 8001528:	b2db      	uxtb	r3, r3
 800152a:	60fb      	str	r3, [r7, #12]
	if(sensor_changed & sensor) {
 800152c:	4b12      	ldr	r3, [pc, #72]	; (8001578 <getEdgeSensorState+0x68>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4013      	ands	r3, r2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d011      	beq.n	800155c <getEdgeSensorState+0x4c>
		printf("Edge Sensor %ld: %s\n\r",sensor,((hit==ES_HIT)?"Hit":"Clear"));
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d101      	bne.n	8001542 <getEdgeSensorState+0x32>
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <getEdgeSensorState+0x6c>)
 8001540:	e000      	b.n	8001544 <getEdgeSensorState+0x34>
 8001542:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <getEdgeSensorState+0x70>)
 8001544:	461a      	mov	r2, r3
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	480e      	ldr	r0, [pc, #56]	; (8001584 <getEdgeSensorState+0x74>)
 800154a:	f007 fd99 	bl	8009080 <iprintf>
		sensor_changed &= ~sensor;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	43da      	mvns	r2, r3
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <getEdgeSensorState+0x68>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4013      	ands	r3, r2
 8001558:	4a07      	ldr	r2, [pc, #28]	; (8001578 <getEdgeSensorState+0x68>)
 800155a:	6013      	str	r3, [r2, #0]
	}
	return hit & sensor_enabled;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	b2da      	uxtb	r2, r3
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <getEdgeSensorState+0x78>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	b2db      	uxtb	r3, r3
 8001566:	4013      	ands	r3, r2
 8001568:	b2db      	uxtb	r3, r3
}
 800156a:	4618      	mov	r0, r3
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	200002f8 	.word	0x200002f8
 8001578:	200002fc 	.word	0x200002fc
 800157c:	0800badc 	.word	0x0800badc
 8001580:	0800bae0 	.word	0x0800bae0
 8001584:	0800bae8 	.word	0x0800bae8
 8001588:	20000300 	.word	0x20000300

0800158c <updateEdgeSensors>:
void updateEdgeSensors(void) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
	uint32_t new_state = readSensors();
 8001592:	f000 f813 	bl	80015bc <readSensors>
 8001596:	6078      	str	r0, [r7, #4]
	//uint32_t state = debounce(state);
	sensor_changed = new_state ^ sensor_state;
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <updateEdgeSensors+0x28>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	4053      	eors	r3, r2
 80015a0:	4a05      	ldr	r2, [pc, #20]	; (80015b8 <updateEdgeSensors+0x2c>)
 80015a2:	6013      	str	r3, [r2, #0]
	sensor_state = new_state;
 80015a4:	4a03      	ldr	r2, [pc, #12]	; (80015b4 <updateEdgeSensors+0x28>)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6013      	str	r3, [r2, #0]
}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200002f8 	.word	0x200002f8
 80015b8:	200002fc 	.word	0x200002fc

080015bc <readSensors>:
uint32_t readSensors(void) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0

	uint32_t bump1=HAL_GPIO_ReadPin(QTRL_GPIO_Port, QTRL_Pin)==EDGE_SENSOR_ACTIVE?BUMP_BIT_LEFT:0;
 80015c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015c6:	480e      	ldr	r0, [pc, #56]	; (8001600 <readSensors+0x44>)
 80015c8:	f003 fa54 	bl	8004a74 <HAL_GPIO_ReadPin>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	bf0c      	ite	eq
 80015d2:	2301      	moveq	r3, #1
 80015d4:	2300      	movne	r3, #0
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	607b      	str	r3, [r7, #4]
	uint32_t bump2=HAL_GPIO_ReadPin(QTRR_GPIO_Port, QTRR_Pin)==EDGE_SENSOR_ACTIVE?BUMP_BIT_RIGHT:0;
 80015da:	2104      	movs	r1, #4
 80015dc:	4808      	ldr	r0, [pc, #32]	; (8001600 <readSensors+0x44>)
 80015de:	f003 fa49 	bl	8004a74 <HAL_GPIO_ReadPin>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d101      	bne.n	80015ec <readSensors+0x30>
 80015e8:	2302      	movs	r3, #2
 80015ea:	e000      	b.n	80015ee <readSensors+0x32>
 80015ec:	2300      	movs	r3, #0
 80015ee:	603b      	str	r3, [r7, #0]

	return bump1 | bump2;
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	4313      	orrs	r3, r2
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40020400 	.word	0x40020400
 8001604:	00000000 	.word	0x00000000

08001608 <updateEncoder>:

char position[10]; // used to write a int to char
uint8_t oddeven = 0; //used to flip left and right oled screen location
//static bool oddeven = 0;
//Update Encoder
void updateEncoder(ENC_STATUS *enc){
 8001608:	b5b0      	push	{r4, r5, r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]

	int16_t pos16 = (int16_t) __HAL_TIM_GET_COUNTER(enc->htim); //treat timers as a signed 16bit
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	695b      	ldr	r3, [r3, #20]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001618:	827b      	strh	r3, [r7, #18]
	//int16_t pos16 = enc->dir*(int16_t) __HAL_TIM_GET_COUNTER(enc->htim); //treat timers as a signed 16bit
	int32_t pos32 = (int32_t)pos16; //sign extended to 32bit
 800161a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800161e:	60fb      	str	r3, [r7, #12]

	int16_t last = enc -> last; //get last raw timer value
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	891b      	ldrh	r3, [r3, #8]
 8001624:	817b      	strh	r3, [r7, #10]
	int32_t diff = pos32-last; // change in position (velocity)
 8001626:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	617b      	str	r3, [r7, #20]

	if (abs(last) > 20000) { // is timer likely to have over/underflowed (sign changes near 0 are ok)
 8001630:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001634:	2b00      	cmp	r3, #0
 8001636:	bfb8      	it	lt
 8001638:	425b      	neglt	r3, r3
 800163a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800163e:	4293      	cmp	r3, r2
 8001640:	dd18      	ble.n	8001674 <updateEncoder+0x6c>
		if(pos16 < 0 && last >= 0) { // overflow forward
 8001642:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001646:	2b00      	cmp	r3, #0
 8001648:	da08      	bge.n	800165c <updateEncoder+0x54>
 800164a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800164e:	2b00      	cmp	r3, #0
 8001650:	db04      	blt.n	800165c <updateEncoder+0x54>
			diff += (int32_t)0x10000;
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	e00b      	b.n	8001674 <updateEncoder+0x6c>
		}
		else if(pos16 >= 0 && last < 0) { // underflow backwards
 800165c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001660:	2b00      	cmp	r3, #0
 8001662:	db07      	blt.n	8001674 <updateEncoder+0x6c>
 8001664:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001668:	2b00      	cmp	r3, #0
 800166a:	da03      	bge.n	8001674 <updateEncoder+0x6c>
			diff -= (int32_t)0x10000;
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8001672:	617b      	str	r3, [r7, #20]
		}
	}

	//enc->vel = diff*ENCODER_VEL_SCALE;
	enc->vel = (float)diff*ENCODER_VEL_SCALE/2;
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167e:	ee17 0a90 	vmov	r0, s15
 8001682:	f7fe ff61 	bl	8000548 <__aeabi_f2d>
 8001686:	a31e      	add	r3, pc, #120	; (adr r3, 8001700 <updateEncoder+0xf8>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	f7fe ffb4 	bl	80005f8 <__aeabi_dmul>
 8001690:	4603      	mov	r3, r0
 8001692:	460c      	mov	r4, r1
 8001694:	4618      	mov	r0, r3
 8001696:	4621      	mov	r1, r4
 8001698:	f04f 0200 	mov.w	r2, #0
 800169c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016a0:	f7ff f8d4 	bl	800084c <__aeabi_ddiv>
 80016a4:	4603      	mov	r3, r0
 80016a6:	460c      	mov	r4, r1
 80016a8:	4618      	mov	r0, r3
 80016aa:	4621      	mov	r1, r4
 80016ac:	f7ff fa7c 	bl	8000ba8 <__aeabi_d2f>
 80016b0:	4602      	mov	r2, r0
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	605a      	str	r2, [r3, #4]
	enc->pos += diff*ENCODER_DIST_SCALE;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7fe ff44 	bl	8000548 <__aeabi_f2d>
 80016c0:	4604      	mov	r4, r0
 80016c2:	460d      	mov	r5, r1
 80016c4:	6978      	ldr	r0, [r7, #20]
 80016c6:	f7fe ff2d 	bl	8000524 <__aeabi_i2d>
 80016ca:	a30f      	add	r3, pc, #60	; (adr r3, 8001708 <updateEncoder+0x100>)
 80016cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d0:	f7fe ff92 	bl	80005f8 <__aeabi_dmul>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	4620      	mov	r0, r4
 80016da:	4629      	mov	r1, r5
 80016dc:	f7fe fdd6 	bl	800028c <__adddf3>
 80016e0:	4603      	mov	r3, r0
 80016e2:	460c      	mov	r4, r1
 80016e4:	4618      	mov	r0, r3
 80016e6:	4621      	mov	r1, r4
 80016e8:	f7ff fa5e 	bl	8000ba8 <__aeabi_d2f>
 80016ec:	4602      	mov	r2, r0
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	601a      	str	r2, [r3, #0]
	enc->last = pos16;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	8a7a      	ldrh	r2, [r7, #18]
 80016f6:	811a      	strh	r2, [r3, #8]
	}else{
		oddeven = 0;
	}*/


}
 80016f8:	bf00      	nop
 80016fa:	3718      	adds	r7, #24
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001700:	382daf40 	.word	0x382daf40
 8001704:	3fd0c152 	.word	0x3fd0c152
 8001708:	42a7a957 	.word	0x42a7a957
 800170c:	3f2804fd 	.word	0x3f2804fd

08001710 <HAL_GPIO_EXTI_Callback>:

#include "main.h"
#include "sonar.h"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  switch (GPIO_Pin) {
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001720:	d009      	beq.n	8001736 <HAL_GPIO_EXTI_Callback+0x26>
 8001722:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001726:	d002      	beq.n	800172e <HAL_GPIO_EXTI_Callback+0x1e>
 8001728:	2b80      	cmp	r3, #128	; 0x80
 800172a:	d008      	beq.n	800173e <HAL_GPIO_EXTI_Callback+0x2e>
	case ECHO_CTR_Pin:
		sonarISR(SONAR3);
		break;

	default:
		break;
 800172c:	e00b      	b.n	8001746 <HAL_GPIO_EXTI_Callback+0x36>
		sonarISR(SONAR1);
 800172e:	2000      	movs	r0, #0
 8001730:	f000 fc02 	bl	8001f38 <sonarISR>
		break;
 8001734:	e007      	b.n	8001746 <HAL_GPIO_EXTI_Callback+0x36>
		sonarISR(SONAR2);
 8001736:	2001      	movs	r0, #1
 8001738:	f000 fbfe 	bl	8001f38 <sonarISR>
		break;
 800173c:	e003      	b.n	8001746 <HAL_GPIO_EXTI_Callback+0x36>
		sonarISR(SONAR3);
 800173e:	2002      	movs	r0, #2
 8001740:	f000 fbfa 	bl	8001f38 <sonarISR>
		break;
 8001744:	bf00      	nop
}
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <setMTRSpeed>:

const MOTOR_CONF mot_left = {"Left",TIM_CHANNEL_1, &htim4, ROMI_DIRL_GPIO_Port, ROMI_DIRL_Pin}; //add a status bit?
const MOTOR_CONF mot_right = {"Right",TIM_CHANNEL_3, &htim2, ROMI_DIRR_GPIO_Port, ROMI_DIRR_Pin};

// Set PWM output for a motor for desired power
void setMTRSpeed(float speed, const MOTOR_CONF *motor){
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	ed87 0a01 	vstr	s0, [r7, #4]
 800175a:	6038      	str	r0, [r7, #0]
	HAL_GPIO_WritePin(ROMI_SLPL_GPIO_Port, ROMI_SLPL_Pin, SET);
 800175c:	2201      	movs	r2, #1
 800175e:	2140      	movs	r1, #64	; 0x40
 8001760:	4838      	ldr	r0, [pc, #224]	; (8001844 <setMTRSpeed+0xf4>)
 8001762:	f003 f99f 	bl	8004aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ROMI_SLPR_GPIO_Port, ROMI_SLPR_Pin, SET);
 8001766:	2201      	movs	r2, #1
 8001768:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800176c:	4836      	ldr	r0, [pc, #216]	; (8001848 <setMTRSpeed+0xf8>)
 800176e:	f003 f999 	bl	8004aa4 <HAL_GPIO_WritePin>

	uint32_t direction = speed > 0?0:1; //if assignment, ternary operator
 8001772:	edd7 7a01 	vldr	s15, [r7, #4]
 8001776:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800177a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177e:	bfcc      	ite	gt
 8001780:	2301      	movgt	r3, #1
 8001782:	2300      	movle	r3, #0
 8001784:	b2db      	uxtb	r3, r3
 8001786:	f083 0301 	eor.w	r3, r3, #1
 800178a:	b2db      	uxtb	r3, r3
 800178c:	60fb      	str	r3, [r7, #12]
	speed = fabsf(speed); //takes speed and returns absolute value
 800178e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001792:	eef0 7ae7 	vabs.f32	s15, s15
 8001796:	edc7 7a01 	vstr	s15, [r7, #4]
	HAL_GPIO_WritePin(motor->gpio_port, motor->gpio_pin, direction==1 ?SET:RESET);
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	68d8      	ldr	r0, [r3, #12]
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	691b      	ldr	r3, [r3, #16]
 80017a2:	b299      	uxth	r1, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	bf0c      	ite	eq
 80017aa:	2301      	moveq	r3, #1
 80017ac:	2300      	movne	r3, #0
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	461a      	mov	r2, r3
 80017b2:	f003 f977 	bl	8004aa4 <HAL_GPIO_WritePin>

	if(speed > MOTOR_PWM_PERIOD){
 80017b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80017ba:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800184c <setMTRSpeed+0xfc>
 80017be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c6:	dd01      	ble.n	80017cc <setMTRSpeed+0x7c>
		speed = MOTOR_PWM_PERIOD;
 80017c8:	4b21      	ldr	r3, [pc, #132]	; (8001850 <setMTRSpeed+0x100>)
 80017ca:	607b      	str	r3, [r7, #4]
	}
	__HAL_TIM_SET_COMPARE(motor->htim,motor->tim_ch,(uint32_t)speed); //sets capture/compare register for the the duty; how fast the
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d10a      	bne.n	80017ea <setMTRSpeed+0x9a>
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	edd7 7a01 	vldr	s15, [r7, #4]
 80017de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017e2:	ee17 2a90 	vmov	r2, s15
 80017e6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80017e8:	e027      	b.n	800183a <setMTRSpeed+0xea>
	__HAL_TIM_SET_COMPARE(motor->htim,motor->tim_ch,(uint32_t)speed); //sets capture/compare register for the the duty; how fast the
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b04      	cmp	r3, #4
 80017f0:	d10a      	bne.n	8001808 <setMTRSpeed+0xb8>
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80017fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001800:	ee17 2a90 	vmov	r2, s15
 8001804:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001806:	e018      	b.n	800183a <setMTRSpeed+0xea>
	__HAL_TIM_SET_COMPARE(motor->htim,motor->tim_ch,(uint32_t)speed); //sets capture/compare register for the the duty; how fast the
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b08      	cmp	r3, #8
 800180e:	d10a      	bne.n	8001826 <setMTRSpeed+0xd6>
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	edd7 7a01 	vldr	s15, [r7, #4]
 800181a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800181e:	ee17 2a90 	vmov	r2, s15
 8001822:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001824:	e009      	b.n	800183a <setMTRSpeed+0xea>
	__HAL_TIM_SET_COMPARE(motor->htim,motor->tim_ch,(uint32_t)speed); //sets capture/compare register for the the duty; how fast the
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001830:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001834:	ee17 2a90 	vmov	r2, s15
 8001838:	641a      	str	r2, [r3, #64]	; 0x40
}
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40020800 	.word	0x40020800
 8001848:	40020400 	.word	0x40020400
 800184c:	447a0000 	.word	0x447a0000
 8001850:	447a0000 	.word	0x447a0000

08001854 <setMotorSpeed>:

// set target velocity for each wheel (in rad/s)
void setMotorSpeed(float left, float right) {
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	ed87 0a01 	vstr	s0, [r7, #4]
 800185e:	edc7 0a00 	vstr	s1, [r7]
	speed_l = left;
 8001862:	4a06      	ldr	r2, [pc, #24]	; (800187c <setMotorSpeed+0x28>)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6013      	str	r3, [r2, #0]
	speed_r = right;
 8001868:	4a05      	ldr	r2, [pc, #20]	; (8001880 <setMotorSpeed+0x2c>)
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	6013      	str	r3, [r2, #0]
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	20000304 	.word	0x20000304
 8001880:	20000308 	.word	0x20000308

08001884 <drive>:
// set target velocities for each wheel based on desired robot dynamics
// lin_vel : desired linear velocity of robot center (m/s)
// ang_vel : desired angular velocity of robot (rad/s)
void drive(float lin_vel, float ang_vel) {
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	ed87 0a01 	vstr	s0, [r7, #4]
 800188e:	edc7 0a00 	vstr	s1, [r7]
	speed_l =  (lin_vel - ang_vel * WHEEL_BASE/2.0f)/WHEEL_RADIUS;
 8001892:	edd7 7a00 	vldr	s15, [r7]
 8001896:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80018f4 <drive+0x70>
 800189a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800189e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80018a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018a6:	ed97 7a01 	vldr	s14, [r7, #4]
 80018aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018ae:	eddf 6a12 	vldr	s13, [pc, #72]	; 80018f8 <drive+0x74>
 80018b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018b6:	4b11      	ldr	r3, [pc, #68]	; (80018fc <drive+0x78>)
 80018b8:	edc3 7a00 	vstr	s15, [r3]
	speed_r =  (lin_vel + ang_vel * WHEEL_BASE/2.0f)/WHEEL_RADIUS;
 80018bc:	edd7 7a00 	vldr	s15, [r7]
 80018c0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80018f4 <drive+0x70>
 80018c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018c8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80018cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80018d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80018d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018d8:	eddf 6a07 	vldr	s13, [pc, #28]	; 80018f8 <drive+0x74>
 80018dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018e0:	4b07      	ldr	r3, [pc, #28]	; (8001900 <drive+0x7c>)
 80018e2:	edc3 7a00 	vstr	s15, [r3]
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	3db22d0e 	.word	0x3db22d0e
 80018f8:	3d0f5c29 	.word	0x3d0f5c29
 80018fc:	20000304 	.word	0x20000304
 8001900:	20000308 	.word	0x20000308

08001904 <STOP>:

// stop both motors and cancel any driveTo or turnTo command that is executing
void STOP(void){
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	printf("Stop Detected\n\r");
 8001908:	480c      	ldr	r0, [pc, #48]	; (800193c <STOP+0x38>)
 800190a:	f007 fbb9 	bl	8009080 <iprintf>
	speed_l = 0.0;
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <STOP+0x3c>)
 8001910:	f04f 0200 	mov.w	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
	speed_r = 0.0;
 8001916:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <STOP+0x40>)
 8001918:	f04f 0200 	mov.w	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
	setMTRSpeed(0.0f,&mot_right);
 800191e:	480a      	ldr	r0, [pc, #40]	; (8001948 <STOP+0x44>)
 8001920:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800194c <STOP+0x48>
 8001924:	f7ff ff14 	bl	8001750 <setMTRSpeed>
	setMTRSpeed(0.0f,&mot_left);
 8001928:	4809      	ldr	r0, [pc, #36]	; (8001950 <STOP+0x4c>)
 800192a:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800194c <STOP+0x48>
 800192e:	f7ff ff0f 	bl	8001750 <setMTRSpeed>
	//HAL_GPIO_WritePin(ROMI_SLPL_GPIO_Port, ROMI_SLPL_Pin, RESET);
	//HAL_GPIO_WritePin(ROMI_SLPR_GPIO_Port, ROMI_SLPR_Pin, RESET);

	// Cancel driving commands
	driving = false;
 8001932:	4b08      	ldr	r3, [pc, #32]	; (8001954 <STOP+0x50>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]
}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}
 800193c:	0800bb10 	.word	0x0800bb10
 8001940:	20000304 	.word	0x20000304
 8001944:	20000308 	.word	0x20000308
 8001948:	0800c6d8 	.word	0x0800c6d8
 800194c:	00000000 	.word	0x00000000
 8001950:	0800c6c4 	.word	0x0800c6c4
 8001954:	2000032c 	.word	0x2000032c

08001958 <updateMotors>:
// DT is the update period (sec) used for the inverse kinematics to update the internal pose estimate
//
// Returns any events that are triggered like end of driveTo or turnTo command or is a bump sensor is detected
//
// If at any time the motors are driving and an enabled bumb sensor detects a hit both motors are immediately stopped.
MotorEvent updateMotors(bool pid_update, float DT) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b08a      	sub	sp, #40	; 0x28
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	ed87 0a00 	vstr	s0, [r7]
 8001964:	71fb      	strb	r3, [r7, #7]

	MotorEvent event = ME_NONE;
 8001966:	2300      	movs	r3, #0
 8001968:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if(pid_update) {// see if we should update the PID this time through
 800196c:	79fb      	ldrb	r3, [r7, #7]
 800196e:	2b00      	cmp	r3, #0
 8001970:	f000 80e5 	beq.w	8001b3e <updateMotors+0x1e6>
		float duty_l=0.0f; // left wheel output duty cycle  (-1.0 -- 1.0)
 8001974:	f04f 0300 	mov.w	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
		float duty_r=0.0f; // right wheel output duty cycle (-1.0 -- 1.0)
 800197a:	f04f 0300 	mov.w	r3, #0
 800197e:	61bb      	str	r3, [r7, #24]

		// get latest speed and position estimates from encoders
		updateEncoder(&enc_right);
 8001980:	4883      	ldr	r0, [pc, #524]	; (8001b90 <updateMotors+0x238>)
 8001982:	f7ff fe41 	bl	8001608 <updateEncoder>
		updateEncoder(&enc_left);
 8001986:	4883      	ldr	r0, [pc, #524]	; (8001b94 <updateMotors+0x23c>)
 8001988:	f7ff fe3e 	bl	8001608 <updateEncoder>

		// run PID for speed control
		duty_l = PID_update(speed_l,enc_left.vel,&pid_left);
 800198c:	4b82      	ldr	r3, [pc, #520]	; (8001b98 <updateMotors+0x240>)
 800198e:	edd3 7a00 	vldr	s15, [r3]
 8001992:	4b80      	ldr	r3, [pc, #512]	; (8001b94 <updateMotors+0x23c>)
 8001994:	ed93 7a01 	vldr	s14, [r3, #4]
 8001998:	4880      	ldr	r0, [pc, #512]	; (8001b9c <updateMotors+0x244>)
 800199a:	eef0 0a47 	vmov.f32	s1, s14
 800199e:	eeb0 0a67 	vmov.f32	s0, s15
 80019a2:	f7ff fad1 	bl	8000f48 <PID_update>
 80019a6:	ed87 0a07 	vstr	s0, [r7, #28]
		duty_r = PID_update(speed_r,enc_right.vel,&pid_right);
 80019aa:	4b7d      	ldr	r3, [pc, #500]	; (8001ba0 <updateMotors+0x248>)
 80019ac:	edd3 7a00 	vldr	s15, [r3]
 80019b0:	4b77      	ldr	r3, [pc, #476]	; (8001b90 <updateMotors+0x238>)
 80019b2:	ed93 7a01 	vldr	s14, [r3, #4]
 80019b6:	487b      	ldr	r0, [pc, #492]	; (8001ba4 <updateMotors+0x24c>)
 80019b8:	eef0 0a47 	vmov.f32	s1, s14
 80019bc:	eeb0 0a67 	vmov.f32	s0, s15
 80019c0:	f7ff fac2 	bl	8000f48 <PID_update>
 80019c4:	ed87 0a06 	vstr	s0, [r7, #24]


		// set output PWM duty for both motors
		setMTRSpeed(duty_r*MOTOR_PWM_PERIOD,&mot_right);
 80019c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80019cc:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001ba8 <updateMotors+0x250>
 80019d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019d4:	4875      	ldr	r0, [pc, #468]	; (8001bac <updateMotors+0x254>)
 80019d6:	eeb0 0a67 	vmov.f32	s0, s15
 80019da:	f7ff feb9 	bl	8001750 <setMTRSpeed>
		setMTRSpeed(duty_l*MOTOR_PWM_PERIOD,&mot_left);
 80019de:	edd7 7a07 	vldr	s15, [r7, #28]
 80019e2:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001ba8 <updateMotors+0x250>
 80019e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ea:	4871      	ldr	r0, [pc, #452]	; (8001bb0 <updateMotors+0x258>)
 80019ec:	eeb0 0a67 	vmov.f32	s0, s15
 80019f0:	f7ff feae 	bl	8001750 <setMTRSpeed>

		updatePose(DT); // calculate updated pose
 80019f4:	ed97 0a00 	vldr	s0, [r7]
 80019f8:	f000 f98e 	bl	8001d18 <updatePose>

		// now test if we have completed a turn to or driveTo command (if one is running)
		float ref_heading = heading; // get current heading
 80019fc:	4b6d      	ldr	r3, [pc, #436]	; (8001bb4 <updateMotors+0x25c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	623b      	str	r3, [r7, #32]

		if(driving && (target_heading != 0.0f)) {  // if doing a turnTo command
 8001a02:	4b6d      	ldr	r3, [pc, #436]	; (8001bb8 <updateMotors+0x260>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d05e      	beq.n	8001ac8 <updateMotors+0x170>
 8001a0a:	4b6c      	ldr	r3, [pc, #432]	; (8001bbc <updateMotors+0x264>)
 8001a0c:	edd3 7a00 	vldr	s15, [r3]
 8001a10:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a18:	d056      	beq.n	8001ac8 <updateMotors+0x170>

			  // see if we will turn through 0 heading and handle wrap around of angles if needed
			if (((ref_heading < 0.0f) && (start_heading >=0.0f)) || ((ref_heading >= 0.0f) && (start_heading < 0.0f))) {
 8001a1a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a26:	d507      	bpl.n	8001a38 <updateMotors+0xe0>
 8001a28:	4b65      	ldr	r3, [pc, #404]	; (8001bc0 <updateMotors+0x268>)
 8001a2a:	edd3 7a00 	vldr	s15, [r3]
 8001a2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a36:	da0e      	bge.n	8001a56 <updateMotors+0xfe>
 8001a38:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a44:	db2a      	blt.n	8001a9c <updateMotors+0x144>
 8001a46:	4b5e      	ldr	r3, [pc, #376]	; (8001bc0 <updateMotors+0x268>)
 8001a48:	edd3 7a00 	vldr	s15, [r3]
 8001a4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a54:	d522      	bpl.n	8001a9c <updateMotors+0x144>

				// handle wrapping around target from + to - angles
				if(ref_heading < 0.0f ) {
 8001a56:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a5a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a62:	d50c      	bpl.n	8001a7e <updateMotors+0x126>
					if(turn_ccw) {
 8001a64:	4b57      	ldr	r3, [pc, #348]	; (8001bc4 <updateMotors+0x26c>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d017      	beq.n	8001a9c <updateMotors+0x144>
					   ref_heading += M_2PI_F;
 8001a6c:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001bc8 <updateMotors+0x270>
 8001a70:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a74:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a78:	edc7 7a08 	vstr	s15, [r7, #32]
 8001a7c:	e00e      	b.n	8001a9c <updateMotors+0x144>
					}
				}
				else {
					if(!turn_ccw) {
 8001a7e:	4b51      	ldr	r3, [pc, #324]	; (8001bc4 <updateMotors+0x26c>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	f083 0301 	eor.w	r3, r3, #1
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d007      	beq.n	8001a9c <updateMotors+0x144>
					   ref_heading -= M_2PI_F;
 8001a8c:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8001bc8 <updateMotors+0x270>
 8001a90:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a98:	edc7 7a08 	vstr	s15, [r7, #32]
					}
				}
			}

			// now see if we have turned far enough
			if(fabsf(ref_heading-start_heading) >= target_heading) {
 8001a9c:	4b48      	ldr	r3, [pc, #288]	; (8001bc0 <updateMotors+0x268>)
 8001a9e:	edd3 7a00 	vldr	s15, [r3]
 8001aa2:	ed97 7a08 	vldr	s14, [r7, #32]
 8001aa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aaa:	eeb0 7ae7 	vabs.f32	s14, s15
 8001aae:	4b43      	ldr	r3, [pc, #268]	; (8001bbc <updateMotors+0x264>)
 8001ab0:	edd3 7a00 	vldr	s15, [r3]
 8001ab4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abc:	db04      	blt.n	8001ac8 <updateMotors+0x170>
				STOP();
 8001abe:	f7ff ff21 	bl	8001904 <STOP>
				event = ME_DONE_TURN;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		}

		// check if doing a driveTo command and stop if we have gone far enough
		if(driving && (target_dist_2 != 0.0f)) {
 8001ac8:	4b3b      	ldr	r3, [pc, #236]	; (8001bb8 <updateMotors+0x260>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d036      	beq.n	8001b3e <updateMotors+0x1e6>
 8001ad0:	4b3e      	ldr	r3, [pc, #248]	; (8001bcc <updateMotors+0x274>)
 8001ad2:	edd3 7a00 	vldr	s15, [r3]
 8001ad6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ade:	d02e      	beq.n	8001b3e <updateMotors+0x1e6>

			// calculate squared magnitude of distance we have moved
			float dx=pose_x-start_pose_x;
 8001ae0:	4b3b      	ldr	r3, [pc, #236]	; (8001bd0 <updateMotors+0x278>)
 8001ae2:	ed93 7a00 	vldr	s14, [r3]
 8001ae6:	4b3b      	ldr	r3, [pc, #236]	; (8001bd4 <updateMotors+0x27c>)
 8001ae8:	edd3 7a00 	vldr	s15, [r3]
 8001aec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af0:	edc7 7a05 	vstr	s15, [r7, #20]
			float dy=pose_y-start_pose_y;
 8001af4:	4b38      	ldr	r3, [pc, #224]	; (8001bd8 <updateMotors+0x280>)
 8001af6:	ed93 7a00 	vldr	s14, [r3]
 8001afa:	4b38      	ldr	r3, [pc, #224]	; (8001bdc <updateMotors+0x284>)
 8001afc:	edd3 7a00 	vldr	s15, [r3]
 8001b00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b04:	edc7 7a04 	vstr	s15, [r7, #16]

			if (( dx*dx+dy*dy) >= target_dist_2) { // compare to square magnatude of target distance
 8001b08:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b14:	edd7 6a04 	vldr	s13, [r7, #16]
 8001b18:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b24:	4b29      	ldr	r3, [pc, #164]	; (8001bcc <updateMotors+0x274>)
 8001b26:	edd3 7a00 	vldr	s15, [r3]
 8001b2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b32:	db04      	blt.n	8001b3e <updateMotors+0x1e6>
				STOP(); // got htere so stop
 8001b34:	f7ff fee6 	bl	8001904 <STOP>
				event = ME_DONE_DRIVE; // return done event
 8001b38:	2304      	movs	r3, #4
 8001b3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			//printf("sh=%5.2f, th=%5.2f, h=%5.2f, rh=%5.2f\n",start_heading,target_heading,heading,ref_heading);
		}

	}
	// check if either bumper has a hit (if enabled)
	bool leftClif = getEdgeSensorState(BUMP_BIT_LEFT)==ES_HIT;
 8001b3e:	2001      	movs	r0, #1
 8001b40:	f7ff fce6 	bl	8001510 <getEdgeSensorState>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	bf0c      	ite	eq
 8001b4a:	2301      	moveq	r3, #1
 8001b4c:	2300      	movne	r3, #0
 8001b4e:	73fb      	strb	r3, [r7, #15]
	bool rightClif = getEdgeSensorState(BUMP_BIT_RIGHT)==ES_HIT;
 8001b50:	2002      	movs	r0, #2
 8001b52:	f7ff fcdd 	bl	8001510 <getEdgeSensorState>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	bf0c      	ite	eq
 8001b5c:	2301      	moveq	r3, #1
 8001b5e:	2300      	movne	r3, #0
 8001b60:	73bb      	strb	r3, [r7, #14]

	if(leftClif || rightClif) {
 8001b62:	7bfb      	ldrb	r3, [r7, #15]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d102      	bne.n	8001b6e <updateMotors+0x216>
 8001b68:	7bbb      	ldrb	r3, [r7, #14]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d009      	beq.n	8001b82 <updateMotors+0x22a>
		STOP(); // stop if bumper hit
 8001b6e:	f7ff fec9 	bl	8001904 <STOP>
		event = leftClif?ME_BUMP_LEFT:ME_BUMP_RIGHT; // return event that bumper is hit
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <updateMotors+0x224>
 8001b78:	2308      	movs	r3, #8
 8001b7a:	e000      	b.n	8001b7e <updateMotors+0x226>
 8001b7c:	2310      	movs	r3, #16
 8001b7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return event;
 8001b82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3728      	adds	r7, #40	; 0x28
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	200000b0 	.word	0x200000b0
 8001b94:	200000d0 	.word	0x200000d0
 8001b98:	20000304 	.word	0x20000304
 8001b9c:	20000088 	.word	0x20000088
 8001ba0:	20000308 	.word	0x20000308
 8001ba4:	20000060 	.word	0x20000060
 8001ba8:	447a0000 	.word	0x447a0000
 8001bac:	0800c6d8 	.word	0x0800c6d8
 8001bb0:	0800c6c4 	.word	0x0800c6c4
 8001bb4:	20000328 	.word	0x20000328
 8001bb8:	2000032c 	.word	0x2000032c
 8001bbc:	20000310 	.word	0x20000310
 8001bc0:	2000031c 	.word	0x2000031c
 8001bc4:	2000032d 	.word	0x2000032d
 8001bc8:	40c90fdb 	.word	0x40c90fdb
 8001bcc:	2000030c 	.word	0x2000030c
 8001bd0:	20000320 	.word	0x20000320
 8001bd4:	20000314 	.word	0x20000314
 8001bd8:	20000324 	.word	0x20000324
 8001bdc:	20000318 	.word	0x20000318

08001be0 <turnTo>:

void turnTo(float angle, float ang_vel) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	ed87 0a01 	vstr	s0, [r7, #4]
 8001bea:	edc7 0a00 	vstr	s1, [r7]

	start_heading = heading;
 8001bee:	4b1a      	ldr	r3, [pc, #104]	; (8001c58 <turnTo+0x78>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a1a      	ldr	r2, [pc, #104]	; (8001c5c <turnTo+0x7c>)
 8001bf4:	6013      	str	r3, [r2, #0]
	target_heading = fabsf(angle);
 8001bf6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bfa:	eef0 7ae7 	vabs.f32	s15, s15
 8001bfe:	4b18      	ldr	r3, [pc, #96]	; (8001c60 <turnTo+0x80>)
 8001c00:	edc3 7a00 	vstr	s15, [r3]

	target_dist_2=0.0f;
 8001c04:	4b17      	ldr	r3, [pc, #92]	; (8001c64 <turnTo+0x84>)
 8001c06:	f04f 0200 	mov.w	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
	driving=true;
 8001c0c:	4b16      	ldr	r3, [pc, #88]	; (8001c68 <turnTo+0x88>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	701a      	strb	r2, [r3, #0]

	if(angle<0.0f) {
 8001c12:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c1e:	d50c      	bpl.n	8001c3a <turnTo+0x5a>
		drive(0.0f,-fabsf(ang_vel));
 8001c20:	edd7 7a00 	vldr	s15, [r7]
 8001c24:	eef0 7ae7 	vabs.f32	s15, s15
 8001c28:	eef1 7a67 	vneg.f32	s15, s15
 8001c2c:	eef0 0a67 	vmov.f32	s1, s15
 8001c30:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8001c6c <turnTo+0x8c>
 8001c34:	f7ff fe26 	bl	8001884 <drive>
	}
	else {
		drive(0.0f,fabsf(ang_vel));
	}
}
 8001c38:	e009      	b.n	8001c4e <turnTo+0x6e>
		drive(0.0f,fabsf(ang_vel));
 8001c3a:	edd7 7a00 	vldr	s15, [r7]
 8001c3e:	eef0 7ae7 	vabs.f32	s15, s15
 8001c42:	eef0 0a67 	vmov.f32	s1, s15
 8001c46:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8001c6c <turnTo+0x8c>
 8001c4a:	f7ff fe1b 	bl	8001884 <drive>
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000328 	.word	0x20000328
 8001c5c:	2000031c 	.word	0x2000031c
 8001c60:	20000310 	.word	0x20000310
 8001c64:	2000030c 	.word	0x2000030c
 8001c68:	2000032c 	.word	0x2000032c
 8001c6c:	00000000 	.word	0x00000000

08001c70 <driveTo>:


void driveTo(float dist, float lin_vel) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c7a:	edc7 0a00 	vstr	s1, [r7]

	start_pose_x = pose_x;
 8001c7e:	4b1d      	ldr	r3, [pc, #116]	; (8001cf4 <driveTo+0x84>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a1d      	ldr	r2, [pc, #116]	; (8001cf8 <driveTo+0x88>)
 8001c84:	6013      	str	r3, [r2, #0]
	start_pose_y = pose_y;
 8001c86:	4b1d      	ldr	r3, [pc, #116]	; (8001cfc <driveTo+0x8c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a1d      	ldr	r2, [pc, #116]	; (8001d00 <driveTo+0x90>)
 8001c8c:	6013      	str	r3, [r2, #0]

	target_dist_2 = dist*dist; // use squared distance to save abs and sqrt
 8001c8e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c92:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c9a:	4b1a      	ldr	r3, [pc, #104]	; (8001d04 <driveTo+0x94>)
 8001c9c:	edc3 7a00 	vstr	s15, [r3]
	target_heading= 0.0f;
 8001ca0:	4b19      	ldr	r3, [pc, #100]	; (8001d08 <driveTo+0x98>)
 8001ca2:	f04f 0200 	mov.w	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]

	driving=true;
 8001ca8:	4b18      	ldr	r3, [pc, #96]	; (8001d0c <driveTo+0x9c>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]

	if(dist < 0.0f) {
 8001cae:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cb2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cba:	d50d      	bpl.n	8001cd8 <driveTo+0x68>
	   turn_ccw=true;
 8001cbc:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <driveTo+0xa0>)
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	701a      	strb	r2, [r3, #0]
	   drive(-lin_vel,0.0f);
 8001cc2:	edd7 7a00 	vldr	s15, [r7]
 8001cc6:	eef1 7a67 	vneg.f32	s15, s15
 8001cca:	eddf 0a12 	vldr	s1, [pc, #72]	; 8001d14 <driveTo+0xa4>
 8001cce:	eeb0 0a67 	vmov.f32	s0, s15
 8001cd2:	f7ff fdd7 	bl	8001884 <drive>
	}
	else {
	   turn_ccw=false;
	   drive(lin_vel,0.0f);
	}
}
 8001cd6:	e008      	b.n	8001cea <driveTo+0x7a>
	   turn_ccw=false;
 8001cd8:	4b0d      	ldr	r3, [pc, #52]	; (8001d10 <driveTo+0xa0>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	701a      	strb	r2, [r3, #0]
	   drive(lin_vel,0.0f);
 8001cde:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8001d14 <driveTo+0xa4>
 8001ce2:	ed97 0a00 	vldr	s0, [r7]
 8001ce6:	f7ff fdcd 	bl	8001884 <drive>
}
 8001cea:	bf00      	nop
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000320 	.word	0x20000320
 8001cf8:	20000314 	.word	0x20000314
 8001cfc:	20000324 	.word	0x20000324
 8001d00:	20000318 	.word	0x20000318
 8001d04:	2000030c 	.word	0x2000030c
 8001d08:	20000310 	.word	0x20000310
 8001d0c:	2000032c 	.word	0x2000032c
 8001d10:	2000032d 	.word	0x2000032d
 8001d14:	00000000 	.word	0x00000000

08001d18 <updatePose>:

void updatePose(float DT) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	ed87 0a01 	vstr	s0, [r7, #4]

	float dl = enc_left.state.vel*DT*WHEEL_RADIUS;
 8001d22:	4b4a      	ldr	r3, [pc, #296]	; (8001e4c <updatePose+0x134>)
 8001d24:	ed93 7a07 	vldr	s14, [r3, #28]
 8001d28:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d30:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8001e50 <updatePose+0x138>
 8001d34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d38:	edc7 7a05 	vstr	s15, [r7, #20]
	float dr = enc_right.state.vel*DT*WHEEL_RADIUS;
 8001d3c:	4b45      	ldr	r3, [pc, #276]	; (8001e54 <updatePose+0x13c>)
 8001d3e:	ed93 7a07 	vldr	s14, [r3, #28]
 8001d42:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d4a:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001e50 <updatePose+0x138>
 8001d4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d52:	edc7 7a04 	vstr	s15, [r7, #16]

	float d = (dl+dr)/2.0f;
 8001d56:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d5a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d62:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001d66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d6a:	edc7 7a03 	vstr	s15, [r7, #12]
	float dt = (dr-dl)/WHEEL_BASE;
 8001d6e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d72:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d7a:	eddf 6a37 	vldr	s13, [pc, #220]	; 8001e58 <updatePose+0x140>
 8001d7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d82:	edc7 7a02 	vstr	s15, [r7, #8]

    heading += dt;
 8001d86:	4b35      	ldr	r3, [pc, #212]	; (8001e5c <updatePose+0x144>)
 8001d88:	ed93 7a00 	vldr	s14, [r3]
 8001d8c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d94:	4b31      	ldr	r3, [pc, #196]	; (8001e5c <updatePose+0x144>)
 8001d96:	edc3 7a00 	vstr	s15, [r3]


	if(heading > M_PI_F) {
 8001d9a:	4b30      	ldr	r3, [pc, #192]	; (8001e5c <updatePose+0x144>)
 8001d9c:	edd3 7a00 	vldr	s15, [r3]
 8001da0:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001e60 <updatePose+0x148>
 8001da4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dac:	dd0a      	ble.n	8001dc4 <updatePose+0xac>
		heading -= M_2PI_F;
 8001dae:	4b2b      	ldr	r3, [pc, #172]	; (8001e5c <updatePose+0x144>)
 8001db0:	edd3 7a00 	vldr	s15, [r3]
 8001db4:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001e64 <updatePose+0x14c>
 8001db8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001dbc:	4b27      	ldr	r3, [pc, #156]	; (8001e5c <updatePose+0x144>)
 8001dbe:	edc3 7a00 	vstr	s15, [r3]
 8001dc2:	e015      	b.n	8001df0 <updatePose+0xd8>
	}
	else if(heading <= -M_PI_F) {
 8001dc4:	eddf 7a26 	vldr	s15, [pc, #152]	; 8001e60 <updatePose+0x148>
 8001dc8:	eeb1 7a67 	vneg.f32	s14, s15
 8001dcc:	4b23      	ldr	r3, [pc, #140]	; (8001e5c <updatePose+0x144>)
 8001dce:	edd3 7a00 	vldr	s15, [r3]
 8001dd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dda:	db09      	blt.n	8001df0 <updatePose+0xd8>
		heading += M_2PI_F;
 8001ddc:	4b1f      	ldr	r3, [pc, #124]	; (8001e5c <updatePose+0x144>)
 8001dde:	edd3 7a00 	vldr	s15, [r3]
 8001de2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001e64 <updatePose+0x14c>
 8001de6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dea:	4b1c      	ldr	r3, [pc, #112]	; (8001e5c <updatePose+0x144>)
 8001dec:	edc3 7a00 	vstr	s15, [r3]
	}

    pose_x += d * cosf(heading);
 8001df0:	4b1a      	ldr	r3, [pc, #104]	; (8001e5c <updatePose+0x144>)
 8001df2:	edd3 7a00 	vldr	s15, [r3]
 8001df6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dfa:	f009 f897 	bl	800af2c <cosf>
 8001dfe:	eeb0 7a40 	vmov.f32	s14, s0
 8001e02:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e0a:	4b17      	ldr	r3, [pc, #92]	; (8001e68 <updatePose+0x150>)
 8001e0c:	edd3 7a00 	vldr	s15, [r3]
 8001e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e14:	4b14      	ldr	r3, [pc, #80]	; (8001e68 <updatePose+0x150>)
 8001e16:	edc3 7a00 	vstr	s15, [r3]
	pose_y += d * sinf(heading);
 8001e1a:	4b10      	ldr	r3, [pc, #64]	; (8001e5c <updatePose+0x144>)
 8001e1c:	edd3 7a00 	vldr	s15, [r3]
 8001e20:	eeb0 0a67 	vmov.f32	s0, s15
 8001e24:	f009 f8c2 	bl	800afac <sinf>
 8001e28:	eeb0 7a40 	vmov.f32	s14, s0
 8001e2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e34:	4b0d      	ldr	r3, [pc, #52]	; (8001e6c <updatePose+0x154>)
 8001e36:	edd3 7a00 	vldr	s15, [r3]
 8001e3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e3e:	4b0b      	ldr	r3, [pc, #44]	; (8001e6c <updatePose+0x154>)
 8001e40:	edc3 7a00 	vstr	s15, [r3]

}
 8001e44:	bf00      	nop
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	200000d0 	.word	0x200000d0
 8001e50:	3d0f5c29 	.word	0x3d0f5c29
 8001e54:	200000b0 	.word	0x200000b0
 8001e58:	3db22d0e 	.word	0x3db22d0e
 8001e5c:	20000328 	.word	0x20000328
 8001e60:	40490fdb 	.word	0x40490fdb
 8001e64:	40c90fdb 	.word	0x40c90fdb
 8001e68:	20000320 	.word	0x20000320
 8001e6c:	20000324 	.word	0x20000324

08001e70 <checkSonar>:
uint32_t uSec = 10;

const float SpeedOfSound = 0.0343/2; //cm/uSec divided by 2 since its the speed to reach the object and come back
const float SONAR_TIM_SCALE = 2.8; //Define how much the time scales by

void checkSonar(SONAR_STATUS *sonar){
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(sonar->trig_port,sonar->trig_pin,RESET); //Set the Trigger pin low
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	2200      	movs	r2, #0
 8001e86:	4619      	mov	r1, r3
 8001e88:	f002 fe0c 	bl	8004aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(sonar->trig_port,sonar->trig_pin,SET);//keep high for 10uS
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	4618      	mov	r0, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	2201      	movs	r2, #1
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	f002 fe02 	bl	8004aa4 <HAL_GPIO_WritePin>
	/* This is a 10uS delay*/
	if(uSec < 2)uSec = 2;
 8001ea0:	4b1a      	ldr	r3, [pc, #104]	; (8001f0c <checkSonar+0x9c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d802      	bhi.n	8001eae <checkSonar+0x3e>
 8001ea8:	4b18      	ldr	r3, [pc, #96]	; (8001f0c <checkSonar+0x9c>)
 8001eaa:	2202      	movs	r2, #2
 8001eac:	601a      	str	r2, [r3, #0]
	TIM7->ARR = uSec - 1; 	//Sets the value in the auto reload register
 8001eae:	4b17      	ldr	r3, [pc, #92]	; (8001f0c <checkSonar+0x9c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a17      	ldr	r2, [pc, #92]	; (8001f10 <checkSonar+0xa0>)
 8001eb4:	3b01      	subs	r3, #1
 8001eb6:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM7 -> EGR = 1;		//Re-initialize the Timer
 8001eb8:	4b15      	ldr	r3, [pc, #84]	; (8001f10 <checkSonar+0xa0>)
 8001eba:	2201      	movs	r2, #1
 8001ebc:	615a      	str	r2, [r3, #20]
	TIM7 -> SR &= ~1;  	//Resets the flag
 8001ebe:	4b14      	ldr	r3, [pc, #80]	; (8001f10 <checkSonar+0xa0>)
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	4a13      	ldr	r2, [pc, #76]	; (8001f10 <checkSonar+0xa0>)
 8001ec4:	f023 0301 	bic.w	r3, r3, #1
 8001ec8:	6113      	str	r3, [r2, #16]
	TIM7 ->CR1 |= 1;		//Enables the counter
 8001eca:	4b11      	ldr	r3, [pc, #68]	; (8001f10 <checkSonar+0xa0>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a10      	ldr	r2, [pc, #64]	; (8001f10 <checkSonar+0xa0>)
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	6013      	str	r3, [r2, #0]
	while((TIM7 -> SR&0x0001) != 1);
 8001ed6:	bf00      	nop
 8001ed8:	4b0d      	ldr	r3, [pc, #52]	; (8001f10 <checkSonar+0xa0>)
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d1f9      	bne.n	8001ed8 <checkSonar+0x68>
	TIM7 -> SR &= ~(0x0001);
 8001ee4:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <checkSonar+0xa0>)
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	4a09      	ldr	r2, [pc, #36]	; (8001f10 <checkSonar+0xa0>)
 8001eea:	f023 0301 	bic.w	r3, r3, #1
 8001eee:	6113      	str	r3, [r2, #16]

	HAL_GPIO_WritePin(sonar->trig_port,sonar->trig_pin,RESET);//Set to low again to start reading
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	2200      	movs	r2, #0
 8001efe:	4619      	mov	r1, r3
 8001f00:	f002 fdd0 	bl	8004aa4 <HAL_GPIO_WritePin>
	//sonar->tick = __HAL_TIM_GET_COUNTER(&htim9); //grab the count value in the counter register
	//printf(" %c Sonar tick: %ld\n\r",sonar->sonar_ch,sonar->tick);
}
 8001f04:	bf00      	nop
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	200000f8 	.word	0x200000f8
 8001f10:	40001400 	.word	0x40001400

08001f14 <updateSonar>:

void updateSonar(SONAR_STATUS *sonar){
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
	//4. Estimate distance. 0.0f type casts as a float, multiply by actual delay 2.8uS
	//sonar->distance = (sonar->tick + 0.0f)*2.8*SpeedOfSound;
	//sonar->distance = (sonar->tock-sonar->tick + 0.0f)*SONAR_TIM_SCALE*SpeedOfSound;
	printf("Sonar tick: %ld \t Sonar tock: %ld\n\r",sonar->tick,sonar->tock);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6959      	ldr	r1, [r3, #20]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	461a      	mov	r2, r3
 8001f26:	4803      	ldr	r0, [pc, #12]	; (8001f34 <updateSonar+0x20>)
 8001f28:	f007 f8aa 	bl	8009080 <iprintf>
	//printf("%s Sonar Distance (cm): %f\n\n\r",sonar->sonar_ch,sonar->distance);

}
 8001f2c:	bf00      	nop
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	0800bb20 	.word	0x0800bb20

08001f38 <sonarISR>:
//This is called as an interrupt controller, do minimal stuff in here and leave
void sonarISR(SONARID id){
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71fb      	strb	r3, [r7, #7]
	SONAR_STATUS *sonar = &SONARS[id];
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	015b      	lsls	r3, r3, #5
 8001f46:	4a12      	ldr	r2, [pc, #72]	; (8001f90 <sonarISR+0x58>)
 8001f48:	4413      	add	r3, r2
 8001f4a:	60fb      	str	r3, [r7, #12]
	sonar->tick = __HAL_TIM_GET_COUNTER(&htim9); //grab the count value in the counter register
 8001f4c:	4b11      	ldr	r3, [pc, #68]	; (8001f94 <sonarISR+0x5c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	615a      	str	r2, [r3, #20]

	while(HAL_GPIO_ReadPin(sonar->echo_port, sonar->echo_pin)== GPIO_PIN_SET)
 8001f56:	bf00      	nop
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	4619      	mov	r1, r3
 8001f66:	4610      	mov	r0, r2
 8001f68:	f002 fd84 	bl	8004a74 <HAL_GPIO_ReadPin>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d0f2      	beq.n	8001f58 <sonarISR+0x20>
	{
		// Wait for pin to go low
	}
	sonar->tock = __HAL_TIM_GET_COUNTER(&htim9); //grab the count value in the counter register
 8001f72:	4b08      	ldr	r3, [pc, #32]	; (8001f94 <sonarISR+0x5c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	619a      	str	r2, [r3, #24]
	updateSonar(sonar->tock);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff ffc7 	bl	8001f14 <updateSonar>

}
 8001f86:	bf00      	nop
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000000 	.word	0x20000000
 8001f94:	20000a94 	.word	0x20000a94

08001f98 <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	60ba      	str	r2, [r7, #8]
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	81fb      	strh	r3, [r7, #14]
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	81bb      	strh	r3, [r7, #12]
 8001faa:	4613      	mov	r3, r2
 8001fac:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001fae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fb2:	3307      	adds	r3, #7
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	da00      	bge.n	8001fba <SSD1306_DrawBitmap+0x22>
 8001fb8:	3307      	adds	r3, #7
 8001fba:	10db      	asrs	r3, r3, #3
 8001fbc:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	82bb      	strh	r3, [r7, #20]
 8001fc6:	e044      	b.n	8002052 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 8001fc8:	2300      	movs	r3, #0
 8001fca:	827b      	strh	r3, [r7, #18]
 8001fcc:	e02f      	b.n	800202e <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 8001fce:	8a7b      	ldrh	r3, [r7, #18]
 8001fd0:	f003 0307 	and.w	r3, r3, #7
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d003      	beq.n	8001fe0 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 8001fd8:	7dfb      	ldrb	r3, [r7, #23]
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	75fb      	strb	r3, [r7, #23]
 8001fde:	e012      	b.n	8002006 <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001fe0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001fe4:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001fe8:	fb02 f203 	mul.w	r2, r2, r3
 8001fec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	da00      	bge.n	8001ff6 <SSD1306_DrawBitmap+0x5e>
 8001ff4:	3307      	adds	r3, #7
 8001ff6:	10db      	asrs	r3, r3, #3
 8001ff8:	b21b      	sxth	r3, r3
 8001ffa:	4413      	add	r3, r2
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	4413      	add	r3, r2
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8002006:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800200a:	2b00      	cmp	r3, #0
 800200c:	da09      	bge.n	8002022 <SSD1306_DrawBitmap+0x8a>
 800200e:	89fa      	ldrh	r2, [r7, #14]
 8002010:	8a7b      	ldrh	r3, [r7, #18]
 8002012:	4413      	add	r3, r2
 8002014:	b29b      	uxth	r3, r3
 8002016:	89b9      	ldrh	r1, [r7, #12]
 8002018:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800201a:	b2d2      	uxtb	r2, r2
 800201c:	4618      	mov	r0, r3
 800201e:	f000 f92d 	bl	800227c <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 8002022:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002026:	b29b      	uxth	r3, r3
 8002028:	3301      	adds	r3, #1
 800202a:	b29b      	uxth	r3, r3
 800202c:	827b      	strh	r3, [r7, #18]
 800202e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002032:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002036:	429a      	cmp	r2, r3
 8002038:	dbc9      	blt.n	8001fce <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 800203a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800203e:	b29b      	uxth	r3, r3
 8002040:	3301      	adds	r3, #1
 8002042:	b29b      	uxth	r3, r3
 8002044:	82bb      	strh	r3, [r7, #20]
 8002046:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800204a:	b29b      	uxth	r3, r3
 800204c:	3301      	adds	r3, #1
 800204e:	b29b      	uxth	r3, r3
 8002050:	81bb      	strh	r3, [r7, #12]
 8002052:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002056:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800205a:	429a      	cmp	r2, r3
 800205c:	dbb4      	blt.n	8001fc8 <SSD1306_DrawBitmap+0x30>
        }
    }
}
 800205e:	bf00      	nop
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800206e:	f000 fa29 	bl	80024c4 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002072:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002076:	2201      	movs	r2, #1
 8002078:	2178      	movs	r1, #120	; 0x78
 800207a:	485b      	ldr	r0, [pc, #364]	; (80021e8 <SSD1306_Init+0x180>)
 800207c:	f002 ff94 	bl	8004fa8 <HAL_I2C_IsDeviceReady>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8002086:	2300      	movs	r3, #0
 8002088:	e0a9      	b.n	80021de <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800208a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800208e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002090:	e002      	b.n	8002098 <SSD1306_Init+0x30>
		p--;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3b01      	subs	r3, #1
 8002096:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1f9      	bne.n	8002092 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800209e:	22ae      	movs	r2, #174	; 0xae
 80020a0:	2100      	movs	r1, #0
 80020a2:	2078      	movs	r0, #120	; 0x78
 80020a4:	f000 fa6a 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80020a8:	2220      	movs	r2, #32
 80020aa:	2100      	movs	r1, #0
 80020ac:	2078      	movs	r0, #120	; 0x78
 80020ae:	f000 fa65 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80020b2:	2210      	movs	r2, #16
 80020b4:	2100      	movs	r1, #0
 80020b6:	2078      	movs	r0, #120	; 0x78
 80020b8:	f000 fa60 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80020bc:	22b0      	movs	r2, #176	; 0xb0
 80020be:	2100      	movs	r1, #0
 80020c0:	2078      	movs	r0, #120	; 0x78
 80020c2:	f000 fa5b 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80020c6:	22c8      	movs	r2, #200	; 0xc8
 80020c8:	2100      	movs	r1, #0
 80020ca:	2078      	movs	r0, #120	; 0x78
 80020cc:	f000 fa56 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80020d0:	2200      	movs	r2, #0
 80020d2:	2100      	movs	r1, #0
 80020d4:	2078      	movs	r0, #120	; 0x78
 80020d6:	f000 fa51 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80020da:	2210      	movs	r2, #16
 80020dc:	2100      	movs	r1, #0
 80020de:	2078      	movs	r0, #120	; 0x78
 80020e0:	f000 fa4c 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80020e4:	2240      	movs	r2, #64	; 0x40
 80020e6:	2100      	movs	r1, #0
 80020e8:	2078      	movs	r0, #120	; 0x78
 80020ea:	f000 fa47 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80020ee:	2281      	movs	r2, #129	; 0x81
 80020f0:	2100      	movs	r1, #0
 80020f2:	2078      	movs	r0, #120	; 0x78
 80020f4:	f000 fa42 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80020f8:	22ff      	movs	r2, #255	; 0xff
 80020fa:	2100      	movs	r1, #0
 80020fc:	2078      	movs	r0, #120	; 0x78
 80020fe:	f000 fa3d 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8002102:	22a1      	movs	r2, #161	; 0xa1
 8002104:	2100      	movs	r1, #0
 8002106:	2078      	movs	r0, #120	; 0x78
 8002108:	f000 fa38 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800210c:	22a6      	movs	r2, #166	; 0xa6
 800210e:	2100      	movs	r1, #0
 8002110:	2078      	movs	r0, #120	; 0x78
 8002112:	f000 fa33 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8002116:	22a8      	movs	r2, #168	; 0xa8
 8002118:	2100      	movs	r1, #0
 800211a:	2078      	movs	r0, #120	; 0x78
 800211c:	f000 fa2e 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002120:	223f      	movs	r2, #63	; 0x3f
 8002122:	2100      	movs	r1, #0
 8002124:	2078      	movs	r0, #120	; 0x78
 8002126:	f000 fa29 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800212a:	22a4      	movs	r2, #164	; 0xa4
 800212c:	2100      	movs	r1, #0
 800212e:	2078      	movs	r0, #120	; 0x78
 8002130:	f000 fa24 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002134:	22d3      	movs	r2, #211	; 0xd3
 8002136:	2100      	movs	r1, #0
 8002138:	2078      	movs	r0, #120	; 0x78
 800213a:	f000 fa1f 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800213e:	2200      	movs	r2, #0
 8002140:	2100      	movs	r1, #0
 8002142:	2078      	movs	r0, #120	; 0x78
 8002144:	f000 fa1a 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002148:	22d5      	movs	r2, #213	; 0xd5
 800214a:	2100      	movs	r1, #0
 800214c:	2078      	movs	r0, #120	; 0x78
 800214e:	f000 fa15 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8002152:	22f0      	movs	r2, #240	; 0xf0
 8002154:	2100      	movs	r1, #0
 8002156:	2078      	movs	r0, #120	; 0x78
 8002158:	f000 fa10 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800215c:	22d9      	movs	r2, #217	; 0xd9
 800215e:	2100      	movs	r1, #0
 8002160:	2078      	movs	r0, #120	; 0x78
 8002162:	f000 fa0b 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002166:	2222      	movs	r2, #34	; 0x22
 8002168:	2100      	movs	r1, #0
 800216a:	2078      	movs	r0, #120	; 0x78
 800216c:	f000 fa06 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002170:	22da      	movs	r2, #218	; 0xda
 8002172:	2100      	movs	r1, #0
 8002174:	2078      	movs	r0, #120	; 0x78
 8002176:	f000 fa01 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800217a:	2212      	movs	r2, #18
 800217c:	2100      	movs	r1, #0
 800217e:	2078      	movs	r0, #120	; 0x78
 8002180:	f000 f9fc 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002184:	22db      	movs	r2, #219	; 0xdb
 8002186:	2100      	movs	r1, #0
 8002188:	2078      	movs	r0, #120	; 0x78
 800218a:	f000 f9f7 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800218e:	2220      	movs	r2, #32
 8002190:	2100      	movs	r1, #0
 8002192:	2078      	movs	r0, #120	; 0x78
 8002194:	f000 f9f2 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002198:	228d      	movs	r2, #141	; 0x8d
 800219a:	2100      	movs	r1, #0
 800219c:	2078      	movs	r0, #120	; 0x78
 800219e:	f000 f9ed 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80021a2:	2214      	movs	r2, #20
 80021a4:	2100      	movs	r1, #0
 80021a6:	2078      	movs	r0, #120	; 0x78
 80021a8:	f000 f9e8 	bl	800257c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80021ac:	22af      	movs	r2, #175	; 0xaf
 80021ae:	2100      	movs	r1, #0
 80021b0:	2078      	movs	r0, #120	; 0x78
 80021b2:	f000 f9e3 	bl	800257c <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80021b6:	222e      	movs	r2, #46	; 0x2e
 80021b8:	2100      	movs	r1, #0
 80021ba:	2078      	movs	r0, #120	; 0x78
 80021bc:	f000 f9de 	bl	800257c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80021c0:	2000      	movs	r0, #0
 80021c2:	f000 f843 	bl	800224c <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80021c6:	f000 f813 	bl	80021f0 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80021ca:	4b08      	ldr	r3, [pc, #32]	; (80021ec <SSD1306_Init+0x184>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80021d0:	4b06      	ldr	r3, [pc, #24]	; (80021ec <SSD1306_Init+0x184>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80021d6:	4b05      	ldr	r3, [pc, #20]	; (80021ec <SSD1306_Init+0x184>)
 80021d8:	2201      	movs	r2, #1
 80021da:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80021dc:	2301      	movs	r3, #1
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20000828 	.word	0x20000828
 80021ec:	20000730 	.word	0x20000730

080021f0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80021f6:	2300      	movs	r3, #0
 80021f8:	71fb      	strb	r3, [r7, #7]
 80021fa:	e01d      	b.n	8002238 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	3b50      	subs	r3, #80	; 0x50
 8002200:	b2db      	uxtb	r3, r3
 8002202:	461a      	mov	r2, r3
 8002204:	2100      	movs	r1, #0
 8002206:	2078      	movs	r0, #120	; 0x78
 8002208:	f000 f9b8 	bl	800257c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800220c:	2200      	movs	r2, #0
 800220e:	2100      	movs	r1, #0
 8002210:	2078      	movs	r0, #120	; 0x78
 8002212:	f000 f9b3 	bl	800257c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002216:	2210      	movs	r2, #16
 8002218:	2100      	movs	r1, #0
 800221a:	2078      	movs	r0, #120	; 0x78
 800221c:	f000 f9ae 	bl	800257c <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	01db      	lsls	r3, r3, #7
 8002224:	4a08      	ldr	r2, [pc, #32]	; (8002248 <SSD1306_UpdateScreen+0x58>)
 8002226:	441a      	add	r2, r3
 8002228:	2380      	movs	r3, #128	; 0x80
 800222a:	2140      	movs	r1, #64	; 0x40
 800222c:	2078      	movs	r0, #120	; 0x78
 800222e:	f000 f95d 	bl	80024ec <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	3301      	adds	r3, #1
 8002236:	71fb      	strb	r3, [r7, #7]
 8002238:	79fb      	ldrb	r3, [r7, #7]
 800223a:	2b07      	cmp	r3, #7
 800223c:	d9de      	bls.n	80021fc <SSD1306_UpdateScreen+0xc>
	}
}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000330 	.word	0x20000330

0800224c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d101      	bne.n	8002260 <SSD1306_Fill+0x14>
 800225c:	2300      	movs	r3, #0
 800225e:	e000      	b.n	8002262 <SSD1306_Fill+0x16>
 8002260:	23ff      	movs	r3, #255	; 0xff
 8002262:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002266:	4619      	mov	r1, r3
 8002268:	4803      	ldr	r0, [pc, #12]	; (8002278 <SSD1306_Fill+0x2c>)
 800226a:	f006 fa4b 	bl	8008704 <memset>
}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000330 	.word	0x20000330

0800227c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	80fb      	strh	r3, [r7, #6]
 8002286:	460b      	mov	r3, r1
 8002288:	80bb      	strh	r3, [r7, #4]
 800228a:	4613      	mov	r3, r2
 800228c:	70fb      	strb	r3, [r7, #3]
	if (
 800228e:	88fb      	ldrh	r3, [r7, #6]
 8002290:	2b7f      	cmp	r3, #127	; 0x7f
 8002292:	d848      	bhi.n	8002326 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8002294:	88bb      	ldrh	r3, [r7, #4]
 8002296:	2b3f      	cmp	r3, #63	; 0x3f
 8002298:	d845      	bhi.n	8002326 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800229a:	4b26      	ldr	r3, [pc, #152]	; (8002334 <SSD1306_DrawPixel+0xb8>)
 800229c:	791b      	ldrb	r3, [r3, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d006      	beq.n	80022b0 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80022a2:	78fb      	ldrb	r3, [r7, #3]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	bf0c      	ite	eq
 80022a8:	2301      	moveq	r3, #1
 80022aa:	2300      	movne	r3, #0
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80022b0:	78fb      	ldrb	r3, [r7, #3]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d11a      	bne.n	80022ec <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80022b6:	88fa      	ldrh	r2, [r7, #6]
 80022b8:	88bb      	ldrh	r3, [r7, #4]
 80022ba:	08db      	lsrs	r3, r3, #3
 80022bc:	b298      	uxth	r0, r3
 80022be:	4603      	mov	r3, r0
 80022c0:	01db      	lsls	r3, r3, #7
 80022c2:	4413      	add	r3, r2
 80022c4:	4a1c      	ldr	r2, [pc, #112]	; (8002338 <SSD1306_DrawPixel+0xbc>)
 80022c6:	5cd3      	ldrb	r3, [r2, r3]
 80022c8:	b25a      	sxtb	r2, r3
 80022ca:	88bb      	ldrh	r3, [r7, #4]
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	2101      	movs	r1, #1
 80022d2:	fa01 f303 	lsl.w	r3, r1, r3
 80022d6:	b25b      	sxtb	r3, r3
 80022d8:	4313      	orrs	r3, r2
 80022da:	b259      	sxtb	r1, r3
 80022dc:	88fa      	ldrh	r2, [r7, #6]
 80022de:	4603      	mov	r3, r0
 80022e0:	01db      	lsls	r3, r3, #7
 80022e2:	4413      	add	r3, r2
 80022e4:	b2c9      	uxtb	r1, r1
 80022e6:	4a14      	ldr	r2, [pc, #80]	; (8002338 <SSD1306_DrawPixel+0xbc>)
 80022e8:	54d1      	strb	r1, [r2, r3]
 80022ea:	e01d      	b.n	8002328 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80022ec:	88fa      	ldrh	r2, [r7, #6]
 80022ee:	88bb      	ldrh	r3, [r7, #4]
 80022f0:	08db      	lsrs	r3, r3, #3
 80022f2:	b298      	uxth	r0, r3
 80022f4:	4603      	mov	r3, r0
 80022f6:	01db      	lsls	r3, r3, #7
 80022f8:	4413      	add	r3, r2
 80022fa:	4a0f      	ldr	r2, [pc, #60]	; (8002338 <SSD1306_DrawPixel+0xbc>)
 80022fc:	5cd3      	ldrb	r3, [r2, r3]
 80022fe:	b25a      	sxtb	r2, r3
 8002300:	88bb      	ldrh	r3, [r7, #4]
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	2101      	movs	r1, #1
 8002308:	fa01 f303 	lsl.w	r3, r1, r3
 800230c:	b25b      	sxtb	r3, r3
 800230e:	43db      	mvns	r3, r3
 8002310:	b25b      	sxtb	r3, r3
 8002312:	4013      	ands	r3, r2
 8002314:	b259      	sxtb	r1, r3
 8002316:	88fa      	ldrh	r2, [r7, #6]
 8002318:	4603      	mov	r3, r0
 800231a:	01db      	lsls	r3, r3, #7
 800231c:	4413      	add	r3, r2
 800231e:	b2c9      	uxtb	r1, r1
 8002320:	4a05      	ldr	r2, [pc, #20]	; (8002338 <SSD1306_DrawPixel+0xbc>)
 8002322:	54d1      	strb	r1, [r2, r3]
 8002324:	e000      	b.n	8002328 <SSD1306_DrawPixel+0xac>
		return;
 8002326:	bf00      	nop
	}
}
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	20000730 	.word	0x20000730
 8002338:	20000330 	.word	0x20000330

0800233c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	460a      	mov	r2, r1
 8002346:	80fb      	strh	r3, [r7, #6]
 8002348:	4613      	mov	r3, r2
 800234a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800234c:	4a05      	ldr	r2, [pc, #20]	; (8002364 <SSD1306_GotoXY+0x28>)
 800234e:	88fb      	ldrh	r3, [r7, #6]
 8002350:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8002352:	4a04      	ldr	r2, [pc, #16]	; (8002364 <SSD1306_GotoXY+0x28>)
 8002354:	88bb      	ldrh	r3, [r7, #4]
 8002356:	8053      	strh	r3, [r2, #2]
}
 8002358:	bf00      	nop
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	20000730 	.word	0x20000730

08002368 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	6039      	str	r1, [r7, #0]
 8002372:	71fb      	strb	r3, [r7, #7]
 8002374:	4613      	mov	r3, r2
 8002376:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002378:	4b3a      	ldr	r3, [pc, #232]	; (8002464 <SSD1306_Putc+0xfc>)
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	461a      	mov	r2, r3
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	4413      	add	r3, r2
	if (
 8002384:	2b7f      	cmp	r3, #127	; 0x7f
 8002386:	dc07      	bgt.n	8002398 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8002388:	4b36      	ldr	r3, [pc, #216]	; (8002464 <SSD1306_Putc+0xfc>)
 800238a:	885b      	ldrh	r3, [r3, #2]
 800238c:	461a      	mov	r2, r3
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	785b      	ldrb	r3, [r3, #1]
 8002392:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002394:	2b3f      	cmp	r3, #63	; 0x3f
 8002396:	dd01      	ble.n	800239c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8002398:	2300      	movs	r3, #0
 800239a:	e05e      	b.n	800245a <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	e04b      	b.n	800243a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	3b20      	subs	r3, #32
 80023aa:	6839      	ldr	r1, [r7, #0]
 80023ac:	7849      	ldrb	r1, [r1, #1]
 80023ae:	fb01 f303 	mul.w	r3, r1, r3
 80023b2:	4619      	mov	r1, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	440b      	add	r3, r1
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	4413      	add	r3, r2
 80023bc:	881b      	ldrh	r3, [r3, #0]
 80023be:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80023c0:	2300      	movs	r3, #0
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	e030      	b.n	8002428 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d010      	beq.n	80023f8 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80023d6:	4b23      	ldr	r3, [pc, #140]	; (8002464 <SSD1306_Putc+0xfc>)
 80023d8:	881a      	ldrh	r2, [r3, #0]
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	b29b      	uxth	r3, r3
 80023de:	4413      	add	r3, r2
 80023e0:	b298      	uxth	r0, r3
 80023e2:	4b20      	ldr	r3, [pc, #128]	; (8002464 <SSD1306_Putc+0xfc>)
 80023e4:	885a      	ldrh	r2, [r3, #2]
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	4413      	add	r3, r2
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	79ba      	ldrb	r2, [r7, #6]
 80023f0:	4619      	mov	r1, r3
 80023f2:	f7ff ff43 	bl	800227c <SSD1306_DrawPixel>
 80023f6:	e014      	b.n	8002422 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80023f8:	4b1a      	ldr	r3, [pc, #104]	; (8002464 <SSD1306_Putc+0xfc>)
 80023fa:	881a      	ldrh	r2, [r3, #0]
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	b29b      	uxth	r3, r3
 8002400:	4413      	add	r3, r2
 8002402:	b298      	uxth	r0, r3
 8002404:	4b17      	ldr	r3, [pc, #92]	; (8002464 <SSD1306_Putc+0xfc>)
 8002406:	885a      	ldrh	r2, [r3, #2]
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	b29b      	uxth	r3, r3
 800240c:	4413      	add	r3, r2
 800240e:	b299      	uxth	r1, r3
 8002410:	79bb      	ldrb	r3, [r7, #6]
 8002412:	2b00      	cmp	r3, #0
 8002414:	bf0c      	ite	eq
 8002416:	2301      	moveq	r3, #1
 8002418:	2300      	movne	r3, #0
 800241a:	b2db      	uxtb	r3, r3
 800241c:	461a      	mov	r2, r3
 800241e:	f7ff ff2d 	bl	800227c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	3301      	adds	r3, #1
 8002426:	613b      	str	r3, [r7, #16]
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	461a      	mov	r2, r3
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	4293      	cmp	r3, r2
 8002432:	d3c8      	bcc.n	80023c6 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	3301      	adds	r3, #1
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	785b      	ldrb	r3, [r3, #1]
 800243e:	461a      	mov	r2, r3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	4293      	cmp	r3, r2
 8002444:	d3ad      	bcc.n	80023a2 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8002446:	4b07      	ldr	r3, [pc, #28]	; (8002464 <SSD1306_Putc+0xfc>)
 8002448:	881a      	ldrh	r2, [r3, #0]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	b29b      	uxth	r3, r3
 8002450:	4413      	add	r3, r2
 8002452:	b29a      	uxth	r2, r3
 8002454:	4b03      	ldr	r3, [pc, #12]	; (8002464 <SSD1306_Putc+0xfc>)
 8002456:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8002458:	79fb      	ldrb	r3, [r7, #7]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3718      	adds	r7, #24
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000730 	.word	0x20000730

08002468 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	4613      	mov	r3, r2
 8002474:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8002476:	e012      	b.n	800249e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	79fa      	ldrb	r2, [r7, #7]
 800247e:	68b9      	ldr	r1, [r7, #8]
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff ff71 	bl	8002368 <SSD1306_Putc>
 8002486:	4603      	mov	r3, r0
 8002488:	461a      	mov	r2, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	429a      	cmp	r2, r3
 8002490:	d002      	beq.n	8002498 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	e008      	b.n	80024aa <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	3301      	adds	r3, #1
 800249c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1e8      	bne.n	8002478 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	781b      	ldrb	r3, [r3, #0]
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80024b6:	2000      	movs	r0, #0
 80024b8:	f7ff fec8 	bl	800224c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80024bc:	f7ff fe98 	bl	80021f0 <SSD1306_UpdateScreen>
}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80024ca:	4b07      	ldr	r3, [pc, #28]	; (80024e8 <ssd1306_I2C_Init+0x24>)
 80024cc:	607b      	str	r3, [r7, #4]
	while(p>0)
 80024ce:	e002      	b.n	80024d6 <ssd1306_I2C_Init+0x12>
		p--;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3b01      	subs	r3, #1
 80024d4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1f9      	bne.n	80024d0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	0003d090 	.word	0x0003d090

080024ec <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80024ec:	b590      	push	{r4, r7, lr}
 80024ee:	b0c7      	sub	sp, #284	; 0x11c
 80024f0:	af02      	add	r7, sp, #8
 80024f2:	4604      	mov	r4, r0
 80024f4:	4608      	mov	r0, r1
 80024f6:	4639      	mov	r1, r7
 80024f8:	600a      	str	r2, [r1, #0]
 80024fa:	4619      	mov	r1, r3
 80024fc:	1dfb      	adds	r3, r7, #7
 80024fe:	4622      	mov	r2, r4
 8002500:	701a      	strb	r2, [r3, #0]
 8002502:	1dbb      	adds	r3, r7, #6
 8002504:	4602      	mov	r2, r0
 8002506:	701a      	strb	r2, [r3, #0]
 8002508:	1d3b      	adds	r3, r7, #4
 800250a:	460a      	mov	r2, r1
 800250c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800250e:	f107 030c 	add.w	r3, r7, #12
 8002512:	1dba      	adds	r2, r7, #6
 8002514:	7812      	ldrb	r2, [r2, #0]
 8002516:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8002518:	2300      	movs	r3, #0
 800251a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800251e:	e010      	b.n	8002542 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8002520:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002524:	463a      	mov	r2, r7
 8002526:	6812      	ldr	r2, [r2, #0]
 8002528:	441a      	add	r2, r3
 800252a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800252e:	3301      	adds	r3, #1
 8002530:	7811      	ldrb	r1, [r2, #0]
 8002532:	f107 020c 	add.w	r2, r7, #12
 8002536:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8002538:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800253c:	3301      	adds	r3, #1
 800253e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002542:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002546:	b29b      	uxth	r3, r3
 8002548:	1d3a      	adds	r2, r7, #4
 800254a:	8812      	ldrh	r2, [r2, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d8e7      	bhi.n	8002520 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8002550:	1dfb      	adds	r3, r7, #7
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	b299      	uxth	r1, r3
 8002556:	1d3b      	adds	r3, r7, #4
 8002558:	881b      	ldrh	r3, [r3, #0]
 800255a:	3301      	adds	r3, #1
 800255c:	b298      	uxth	r0, r3
 800255e:	f107 020c 	add.w	r2, r7, #12
 8002562:	230a      	movs	r3, #10
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	4603      	mov	r3, r0
 8002568:	4803      	ldr	r0, [pc, #12]	; (8002578 <ssd1306_I2C_WriteMulti+0x8c>)
 800256a:	f002 fc1f 	bl	8004dac <HAL_I2C_Master_Transmit>
}
 800256e:	bf00      	nop
 8002570:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002574:	46bd      	mov	sp, r7
 8002576:	bd90      	pop	{r4, r7, pc}
 8002578:	20000828 	.word	0x20000828

0800257c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af02      	add	r7, sp, #8
 8002582:	4603      	mov	r3, r0
 8002584:	71fb      	strb	r3, [r7, #7]
 8002586:	460b      	mov	r3, r1
 8002588:	71bb      	strb	r3, [r7, #6]
 800258a:	4613      	mov	r3, r2
 800258c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800258e:	79bb      	ldrb	r3, [r7, #6]
 8002590:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002592:	797b      	ldrb	r3, [r7, #5]
 8002594:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	b299      	uxth	r1, r3
 800259a:	f107 020c 	add.w	r2, r7, #12
 800259e:	230a      	movs	r3, #10
 80025a0:	9300      	str	r3, [sp, #0]
 80025a2:	2302      	movs	r3, #2
 80025a4:	4803      	ldr	r0, [pc, #12]	; (80025b4 <ssd1306_I2C_Write+0x38>)
 80025a6:	f002 fc01 	bl	8004dac <HAL_I2C_Master_Transmit>
}
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000828 	.word	0x20000828

080025b8 <setEncoderState>:
//	slipEncode((uint8_t*)&telemetry,sizeof(telemetry));
//}


// Update the current telemetry encoder state
void setEncoderState(ENCODER_STATE * enc_left, ENCODER_STATE * enc_right) {
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
	telemetry.enc_left = *enc_left;
 80025c2:	4b0a      	ldr	r3, [pc, #40]	; (80025ec <setEncoderState+0x34>)
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	3328      	adds	r3, #40	; 0x28
 80025c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025cc:	e883 0003 	stmia.w	r3, {r0, r1}
	telemetry.enc_right = *enc_right;
 80025d0:	4b06      	ldr	r3, [pc, #24]	; (80025ec <setEncoderState+0x34>)
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	3330      	adds	r3, #48	; 0x30
 80025d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025da:	e883 0003 	stmia.w	r3, {r0, r1}
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	20000738 	.word	0x20000738

080025f0 <setPIDState>:

// Update the current telemetry PID state
void setPIDState(PID_STATE * pid_left, PID_STATE * pid_right) {
 80025f0:	b4b0      	push	{r4, r5, r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
	telemetry.pid_left = *pid_left;
 80025fa:	4a0b      	ldr	r2, [pc, #44]	; (8002628 <setPIDState+0x38>)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4614      	mov	r4, r2
 8002600:	461d      	mov	r5, r3
 8002602:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002604:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002606:	682b      	ldr	r3, [r5, #0]
 8002608:	6023      	str	r3, [r4, #0]
	telemetry.pid_right = *pid_right;
 800260a:	4b07      	ldr	r3, [pc, #28]	; (8002628 <setPIDState+0x38>)
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	f103 0414 	add.w	r4, r3, #20
 8002612:	4615      	mov	r5, r2
 8002614:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002616:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002618:	682b      	ldr	r3, [r5, #0]
 800261a:	6023      	str	r3, [r4, #0]
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	bcb0      	pop	{r4, r5, r7}
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	20000738 	.word	0x20000738

0800262c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8002630:	4b16      	ldr	r3, [pc, #88]	; (800268c <MX_CAN1_Init+0x60>)
 8002632:	4a17      	ldr	r2, [pc, #92]	; (8002690 <MX_CAN1_Init+0x64>)
 8002634:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8002636:	4b15      	ldr	r3, [pc, #84]	; (800268c <MX_CAN1_Init+0x60>)
 8002638:	2210      	movs	r2, #16
 800263a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800263c:	4b13      	ldr	r3, [pc, #76]	; (800268c <MX_CAN1_Init+0x60>)
 800263e:	2200      	movs	r2, #0
 8002640:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002642:	4b12      	ldr	r3, [pc, #72]	; (800268c <MX_CAN1_Init+0x60>)
 8002644:	2200      	movs	r2, #0
 8002646:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8002648:	4b10      	ldr	r3, [pc, #64]	; (800268c <MX_CAN1_Init+0x60>)
 800264a:	2200      	movs	r2, #0
 800264c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800264e:	4b0f      	ldr	r3, [pc, #60]	; (800268c <MX_CAN1_Init+0x60>)
 8002650:	2200      	movs	r2, #0
 8002652:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002654:	4b0d      	ldr	r3, [pc, #52]	; (800268c <MX_CAN1_Init+0x60>)
 8002656:	2200      	movs	r2, #0
 8002658:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800265a:	4b0c      	ldr	r3, [pc, #48]	; (800268c <MX_CAN1_Init+0x60>)
 800265c:	2200      	movs	r2, #0
 800265e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002660:	4b0a      	ldr	r3, [pc, #40]	; (800268c <MX_CAN1_Init+0x60>)
 8002662:	2200      	movs	r2, #0
 8002664:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002666:	4b09      	ldr	r3, [pc, #36]	; (800268c <MX_CAN1_Init+0x60>)
 8002668:	2200      	movs	r2, #0
 800266a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800266c:	4b07      	ldr	r3, [pc, #28]	; (800268c <MX_CAN1_Init+0x60>)
 800266e:	2200      	movs	r2, #0
 8002670:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002672:	4b06      	ldr	r3, [pc, #24]	; (800268c <MX_CAN1_Init+0x60>)
 8002674:	2200      	movs	r2, #0
 8002676:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002678:	4804      	ldr	r0, [pc, #16]	; (800268c <MX_CAN1_Init+0x60>)
 800267a:	f001 fd65 	bl	8004148 <HAL_CAN_Init>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8002684:	f000 fbd9 	bl	8002e3a <Error_Handler>
  }

}
 8002688:	bf00      	nop
 800268a:	bd80      	pop	{r7, pc}
 800268c:	20000798 	.word	0x20000798
 8002690:	40006400 	.word	0x40006400

08002694 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b08a      	sub	sp, #40	; 0x28
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800269c:	f107 0314 	add.w	r3, r7, #20
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a19      	ldr	r2, [pc, #100]	; (8002718 <HAL_CAN_MspInit+0x84>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d12c      	bne.n	8002710 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	613b      	str	r3, [r7, #16]
 80026ba:	4b18      	ldr	r3, [pc, #96]	; (800271c <HAL_CAN_MspInit+0x88>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026be:	4a17      	ldr	r2, [pc, #92]	; (800271c <HAL_CAN_MspInit+0x88>)
 80026c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026c4:	6413      	str	r3, [r2, #64]	; 0x40
 80026c6:	4b15      	ldr	r3, [pc, #84]	; (800271c <HAL_CAN_MspInit+0x88>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	4b11      	ldr	r3, [pc, #68]	; (800271c <HAL_CAN_MspInit+0x88>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026da:	4a10      	ldr	r2, [pc, #64]	; (800271c <HAL_CAN_MspInit+0x88>)
 80026dc:	f043 0301 	orr.w	r3, r3, #1
 80026e0:	6313      	str	r3, [r2, #48]	; 0x30
 80026e2:	4b0e      	ldr	r3, [pc, #56]	; (800271c <HAL_CAN_MspInit+0x88>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80026ee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80026f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f4:	2302      	movs	r3, #2
 80026f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f8:	2300      	movs	r3, #0
 80026fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026fc:	2303      	movs	r3, #3
 80026fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002700:	2309      	movs	r3, #9
 8002702:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002704:	f107 0314 	add.w	r3, r7, #20
 8002708:	4619      	mov	r1, r3
 800270a:	4805      	ldr	r0, [pc, #20]	; (8002720 <HAL_CAN_MspInit+0x8c>)
 800270c:	f002 f818 	bl	8004740 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002710:	bf00      	nop
 8002712:	3728      	adds	r7, #40	; 0x28
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	40006400 	.word	0x40006400
 800271c:	40023800 	.word	0x40023800
 8002720:	40020000 	.word	0x40020000

08002724 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800272a:	463b      	mov	r3, r7
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002732:	4b0f      	ldr	r3, [pc, #60]	; (8002770 <MX_DAC_Init+0x4c>)
 8002734:	4a0f      	ldr	r2, [pc, #60]	; (8002774 <MX_DAC_Init+0x50>)
 8002736:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002738:	480d      	ldr	r0, [pc, #52]	; (8002770 <MX_DAC_Init+0x4c>)
 800273a:	f001 ff12 	bl	8004562 <HAL_DAC_Init>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002744:	f000 fb79 	bl	8002e3a <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002748:	2300      	movs	r3, #0
 800274a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800274c:	2300      	movs	r3, #0
 800274e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002750:	463b      	mov	r3, r7
 8002752:	2200      	movs	r2, #0
 8002754:	4619      	mov	r1, r3
 8002756:	4806      	ldr	r0, [pc, #24]	; (8002770 <MX_DAC_Init+0x4c>)
 8002758:	f001 ff79 	bl	800464e <HAL_DAC_ConfigChannel>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002762:	f000 fb6a 	bl	8002e3a <Error_Handler>
  }

}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	200007c0 	.word	0x200007c0
 8002774:	40007400 	.word	0x40007400

08002778 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08a      	sub	sp, #40	; 0x28
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002780:	f107 0314 	add.w	r3, r7, #20
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	605a      	str	r2, [r3, #4]
 800278a:	609a      	str	r2, [r3, #8]
 800278c:	60da      	str	r2, [r3, #12]
 800278e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a1b      	ldr	r2, [pc, #108]	; (8002804 <HAL_DAC_MspInit+0x8c>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d12f      	bne.n	80027fa <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	613b      	str	r3, [r7, #16]
 800279e:	4b1a      	ldr	r3, [pc, #104]	; (8002808 <HAL_DAC_MspInit+0x90>)
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	4a19      	ldr	r2, [pc, #100]	; (8002808 <HAL_DAC_MspInit+0x90>)
 80027a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80027a8:	6413      	str	r3, [r2, #64]	; 0x40
 80027aa:	4b17      	ldr	r3, [pc, #92]	; (8002808 <HAL_DAC_MspInit+0x90>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80027b2:	613b      	str	r3, [r7, #16]
 80027b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	4b13      	ldr	r3, [pc, #76]	; (8002808 <HAL_DAC_MspInit+0x90>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	4a12      	ldr	r2, [pc, #72]	; (8002808 <HAL_DAC_MspInit+0x90>)
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	6313      	str	r3, [r2, #48]	; 0x30
 80027c6:	4b10      	ldr	r3, [pc, #64]	; (8002808 <HAL_DAC_MspInit+0x90>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80027d2:	2310      	movs	r3, #16
 80027d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027d6:	2303      	movs	r3, #3
 80027d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027de:	f107 0314 	add.w	r3, r7, #20
 80027e2:	4619      	mov	r1, r3
 80027e4:	4809      	ldr	r0, [pc, #36]	; (800280c <HAL_DAC_MspInit+0x94>)
 80027e6:	f001 ffab 	bl	8004740 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80027ea:	2200      	movs	r2, #0
 80027ec:	2100      	movs	r1, #0
 80027ee:	2036      	movs	r0, #54	; 0x36
 80027f0:	f001 fe81 	bl	80044f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80027f4:	2036      	movs	r0, #54	; 0x36
 80027f6:	f001 fe9a 	bl	800452e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80027fa:	bf00      	nop
 80027fc:	3728      	adds	r7, #40	; 0x28
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40007400 	.word	0x40007400
 8002808:	40023800 	.word	0x40023800
 800280c:	40020000 	.word	0x40020000

08002810 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b08a      	sub	sp, #40	; 0x28
 8002814:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002816:	f107 0314 	add.w	r3, r7, #20
 800281a:	2200      	movs	r2, #0
 800281c:	601a      	str	r2, [r3, #0]
 800281e:	605a      	str	r2, [r3, #4]
 8002820:	609a      	str	r2, [r3, #8]
 8002822:	60da      	str	r2, [r3, #12]
 8002824:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	613b      	str	r3, [r7, #16]
 800282a:	4b6e      	ldr	r3, [pc, #440]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a6d      	ldr	r2, [pc, #436]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 8002830:	f043 0304 	orr.w	r3, r3, #4
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b6b      	ldr	r3, [pc, #428]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	613b      	str	r3, [r7, #16]
 8002840:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	4b67      	ldr	r3, [pc, #412]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284a:	4a66      	ldr	r2, [pc, #408]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 800284c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002850:	6313      	str	r3, [r2, #48]	; 0x30
 8002852:	4b64      	ldr	r3, [pc, #400]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	60bb      	str	r3, [r7, #8]
 8002862:	4b60      	ldr	r3, [pc, #384]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002866:	4a5f      	ldr	r2, [pc, #380]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 8002868:	f043 0301 	orr.w	r3, r3, #1
 800286c:	6313      	str	r3, [r2, #48]	; 0x30
 800286e:	4b5d      	ldr	r3, [pc, #372]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	60bb      	str	r3, [r7, #8]
 8002878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	607b      	str	r3, [r7, #4]
 800287e:	4b59      	ldr	r3, [pc, #356]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	4a58      	ldr	r2, [pc, #352]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 8002884:	f043 0302 	orr.w	r3, r3, #2
 8002888:	6313      	str	r3, [r2, #48]	; 0x30
 800288a:	4b56      	ldr	r3, [pc, #344]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	607b      	str	r3, [r7, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	603b      	str	r3, [r7, #0]
 800289a:	4b52      	ldr	r3, [pc, #328]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289e:	4a51      	ldr	r2, [pc, #324]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 80028a0:	f043 0308 	orr.w	r3, r3, #8
 80028a4:	6313      	str	r3, [r2, #48]	; 0x30
 80028a6:	4b4f      	ldr	r3, [pc, #316]	; (80029e4 <MX_GPIO_Init+0x1d4>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	f003 0308 	and.w	r3, r3, #8
 80028ae:	603b      	str	r3, [r7, #0]
 80028b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IMU_RST_Pin|REV_BIT0_Pin|RGB_INT1_Pin|RGB_INT2_Pin
 80028b2:	2200      	movs	r2, #0
 80028b4:	f241 1173 	movw	r1, #4467	; 0x1173
 80028b8:	484b      	ldr	r0, [pc, #300]	; (80029e8 <MX_GPIO_Init+0x1d8>)
 80028ba:	f002 f8f3 	bl	8004aa4 <HAL_GPIO_WritePin>
                          |ROMI_SLPL_Pin|TRIG_CTR_Pin|ROMI_DIRL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Blinky_Pin|TRIGR_Pin|SPI_CS_AUX_Pin, GPIO_PIN_RESET);
 80028be:	2200      	movs	r2, #0
 80028c0:	f248 4120 	movw	r1, #33824	; 0x8420
 80028c4:	4849      	ldr	r0, [pc, #292]	; (80029ec <MX_GPIO_Init+0x1dc>)
 80028c6:	f002 f8ed 	bl	8004aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIGL_Pin|ROMI_DIRR_Pin|ROMI_SLPR_Pin, GPIO_PIN_RESET);
 80028ca:	2200      	movs	r2, #0
 80028cc:	f246 0101 	movw	r1, #24577	; 0x6001
 80028d0:	4847      	ldr	r0, [pc, #284]	; (80029f0 <MX_GPIO_Init+0x1e0>)
 80028d2:	f002 f8e7 	bl	8004aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_FLASH_GPIO_Port, SPI_CS_FLASH_Pin, GPIO_PIN_RESET);
 80028d6:	2200      	movs	r2, #0
 80028d8:	2104      	movs	r1, #4
 80028da:	4846      	ldr	r0, [pc, #280]	; (80029f4 <MX_GPIO_Init+0x1e4>)
 80028dc:	f002 f8e2 	bl	8004aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_BTN_Pin;
 80028e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028e6:	4b44      	ldr	r3, [pc, #272]	; (80029f8 <MX_GPIO_Init+0x1e8>)
 80028e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OLED_BTN_GPIO_Port, &GPIO_InitStruct);
 80028ee:	f107 0314 	add.w	r3, r7, #20
 80028f2:	4619      	mov	r1, r3
 80028f4:	483c      	ldr	r0, [pc, #240]	; (80029e8 <MX_GPIO_Init+0x1d8>)
 80028f6:	f001 ff23 	bl	8004740 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = IMU_RST_Pin|REV_BIT0_Pin|RGB_INT1_Pin|RGB_INT2_Pin
 80028fa:	f241 1373 	movw	r3, #4467	; 0x1173
 80028fe:	617b      	str	r3, [r7, #20]
                          |ROMI_SLPL_Pin|TRIG_CTR_Pin|ROMI_DIRL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002900:	2301      	movs	r3, #1
 8002902:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2300      	movs	r3, #0
 8002906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002908:	2300      	movs	r3, #0
 800290a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800290c:	f107 0314 	add.w	r3, r7, #20
 8002910:	4619      	mov	r1, r3
 8002912:	4835      	ldr	r0, [pc, #212]	; (80029e8 <MX_GPIO_Init+0x1d8>)
 8002914:	f001 ff14 	bl	8004740 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = REV_BIT1_Pin|REV_BIT2_Pin;
 8002918:	230c      	movs	r3, #12
 800291a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800291c:	2300      	movs	r3, #0
 800291e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002920:	2300      	movs	r3, #0
 8002922:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002924:	f107 0314 	add.w	r3, r7, #20
 8002928:	4619      	mov	r1, r3
 800292a:	482f      	ldr	r0, [pc, #188]	; (80029e8 <MX_GPIO_Init+0x1d8>)
 800292c:	f001 ff08 	bl	8004740 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Blinky_Pin|TRIGR_Pin|SPI_CS_AUX_Pin;
 8002930:	f248 4320 	movw	r3, #33824	; 0x8420
 8002934:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002936:	2301      	movs	r3, #1
 8002938:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293a:	2300      	movs	r3, #0
 800293c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293e:	2300      	movs	r3, #0
 8002940:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002942:	f107 0314 	add.w	r3, r7, #20
 8002946:	4619      	mov	r1, r3
 8002948:	4828      	ldr	r0, [pc, #160]	; (80029ec <MX_GPIO_Init+0x1dc>)
 800294a:	f001 fef9 	bl	8004740 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TRIGL_Pin|ROMI_DIRR_Pin|ROMI_SLPR_Pin;
 800294e:	f246 0301 	movw	r3, #24577	; 0x6001
 8002952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002954:	2301      	movs	r3, #1
 8002956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002958:	2300      	movs	r3, #0
 800295a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295c:	2300      	movs	r3, #0
 800295e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	4619      	mov	r1, r3
 8002966:	4822      	ldr	r0, [pc, #136]	; (80029f0 <MX_GPIO_Init+0x1e0>)
 8002968:	f001 feea 	bl	8004740 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = QTRR_Pin|QTRL_Pin;
 800296c:	f241 0304 	movw	r3, #4100	; 0x1004
 8002970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002972:	4b22      	ldr	r3, [pc, #136]	; (80029fc <MX_GPIO_Init+0x1ec>)
 8002974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297a:	f107 0314 	add.w	r3, r7, #20
 800297e:	4619      	mov	r1, r3
 8002980:	481b      	ldr	r0, [pc, #108]	; (80029f0 <MX_GPIO_Init+0x1e0>)
 8002982:	f001 fedd 	bl	8004740 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_CTR_Pin;
 8002986:	2380      	movs	r3, #128	; 0x80
 8002988:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800298a:	4b1c      	ldr	r3, [pc, #112]	; (80029fc <MX_GPIO_Init+0x1ec>)
 800298c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298e:	2300      	movs	r3, #0
 8002990:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_CTR_GPIO_Port, &GPIO_InitStruct);
 8002992:	f107 0314 	add.w	r3, r7, #20
 8002996:	4619      	mov	r1, r3
 8002998:	4813      	ldr	r0, [pc, #76]	; (80029e8 <MX_GPIO_Init+0x1d8>)
 800299a:	f001 fed1 	bl	8004740 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_FLASH_Pin;
 800299e:	2304      	movs	r3, #4
 80029a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a2:	2301      	movs	r3, #1
 80029a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029aa:	2300      	movs	r3, #0
 80029ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_FLASH_GPIO_Port, &GPIO_InitStruct);
 80029ae:	f107 0314 	add.w	r3, r7, #20
 80029b2:	4619      	mov	r1, r3
 80029b4:	480f      	ldr	r0, [pc, #60]	; (80029f4 <MX_GPIO_Init+0x1e4>)
 80029b6:	f001 fec3 	bl	8004740 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80029ba:	2200      	movs	r2, #0
 80029bc:	2100      	movs	r1, #0
 80029be:	2017      	movs	r0, #23
 80029c0:	f001 fd99 	bl	80044f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80029c4:	2017      	movs	r0, #23
 80029c6:	f001 fdb2 	bl	800452e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80029ca:	2200      	movs	r2, #0
 80029cc:	2100      	movs	r1, #0
 80029ce:	2028      	movs	r0, #40	; 0x28
 80029d0:	f001 fd91 	bl	80044f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029d4:	2028      	movs	r0, #40	; 0x28
 80029d6:	f001 fdaa 	bl	800452e <HAL_NVIC_EnableIRQ>

}
 80029da:	bf00      	nop
 80029dc:	3728      	adds	r7, #40	; 0x28
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40023800 	.word	0x40023800
 80029e8:	40020800 	.word	0x40020800
 80029ec:	40020000 	.word	0x40020000
 80029f0:	40020400 	.word	0x40020400
 80029f4:	40020c00 	.word	0x40020c00
 80029f8:	10210000 	.word	0x10210000
 80029fc:	10110000 	.word	0x10110000

08002a00 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002a04:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <MX_I2C1_Init+0x50>)
 8002a06:	4a13      	ldr	r2, [pc, #76]	; (8002a54 <MX_I2C1_Init+0x54>)
 8002a08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002a0a:	4b11      	ldr	r3, [pc, #68]	; (8002a50 <MX_I2C1_Init+0x50>)
 8002a0c:	4a12      	ldr	r2, [pc, #72]	; (8002a58 <MX_I2C1_Init+0x58>)
 8002a0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a10:	4b0f      	ldr	r3, [pc, #60]	; (8002a50 <MX_I2C1_Init+0x50>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002a16:	4b0e      	ldr	r3, [pc, #56]	; (8002a50 <MX_I2C1_Init+0x50>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a1c:	4b0c      	ldr	r3, [pc, #48]	; (8002a50 <MX_I2C1_Init+0x50>)
 8002a1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a22:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a24:	4b0a      	ldr	r3, [pc, #40]	; (8002a50 <MX_I2C1_Init+0x50>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002a2a:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <MX_I2C1_Init+0x50>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a30:	4b07      	ldr	r3, [pc, #28]	; (8002a50 <MX_I2C1_Init+0x50>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a36:	4b06      	ldr	r3, [pc, #24]	; (8002a50 <MX_I2C1_Init+0x50>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a3c:	4804      	ldr	r0, [pc, #16]	; (8002a50 <MX_I2C1_Init+0x50>)
 8002a3e:	f002 f87d 	bl	8004b3c <HAL_I2C_Init>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002a48:	f000 f9f7 	bl	8002e3a <Error_Handler>
  }

}
 8002a4c:	bf00      	nop
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	20000828 	.word	0x20000828
 8002a54:	40005400 	.word	0x40005400
 8002a58:	00061a80 	.word	0x00061a80

08002a5c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8002a60:	4b12      	ldr	r3, [pc, #72]	; (8002aac <MX_I2C3_Init+0x50>)
 8002a62:	4a13      	ldr	r2, [pc, #76]	; (8002ab0 <MX_I2C3_Init+0x54>)
 8002a64:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002a66:	4b11      	ldr	r3, [pc, #68]	; (8002aac <MX_I2C3_Init+0x50>)
 8002a68:	4a12      	ldr	r2, [pc, #72]	; (8002ab4 <MX_I2C3_Init+0x58>)
 8002a6a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a6c:	4b0f      	ldr	r3, [pc, #60]	; (8002aac <MX_I2C3_Init+0x50>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002a72:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <MX_I2C3_Init+0x50>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a78:	4b0c      	ldr	r3, [pc, #48]	; (8002aac <MX_I2C3_Init+0x50>)
 8002a7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a7e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a80:	4b0a      	ldr	r3, [pc, #40]	; (8002aac <MX_I2C3_Init+0x50>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002a86:	4b09      	ldr	r3, [pc, #36]	; (8002aac <MX_I2C3_Init+0x50>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a8c:	4b07      	ldr	r3, [pc, #28]	; (8002aac <MX_I2C3_Init+0x50>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a92:	4b06      	ldr	r3, [pc, #24]	; (8002aac <MX_I2C3_Init+0x50>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002a98:	4804      	ldr	r0, [pc, #16]	; (8002aac <MX_I2C3_Init+0x50>)
 8002a9a:	f002 f84f 	bl	8004b3c <HAL_I2C_Init>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002aa4:	f000 f9c9 	bl	8002e3a <Error_Handler>
  }

}
 8002aa8:	bf00      	nop
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	200007d4 	.word	0x200007d4
 8002ab0:	40005c00 	.word	0x40005c00
 8002ab4:	000186a0 	.word	0x000186a0

08002ab8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b08c      	sub	sp, #48	; 0x30
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	f107 031c 	add.w	r3, r7, #28
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a42      	ldr	r2, [pc, #264]	; (8002be0 <HAL_I2C_MspInit+0x128>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d12d      	bne.n	8002b36 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	61bb      	str	r3, [r7, #24]
 8002ade:	4b41      	ldr	r3, [pc, #260]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	4a40      	ldr	r2, [pc, #256]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002ae4:	f043 0302 	orr.w	r3, r3, #2
 8002ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aea:	4b3e      	ldr	r3, [pc, #248]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	61bb      	str	r3, [r7, #24]
 8002af4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002af6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002afc:	2312      	movs	r3, #18
 8002afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b00:	2301      	movs	r3, #1
 8002b02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b04:	2303      	movs	r3, #3
 8002b06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b08:	2304      	movs	r3, #4
 8002b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b0c:	f107 031c 	add.w	r3, r7, #28
 8002b10:	4619      	mov	r1, r3
 8002b12:	4835      	ldr	r0, [pc, #212]	; (8002be8 <HAL_I2C_MspInit+0x130>)
 8002b14:	f001 fe14 	bl	8004740 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b18:	2300      	movs	r3, #0
 8002b1a:	617b      	str	r3, [r7, #20]
 8002b1c:	4b31      	ldr	r3, [pc, #196]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b20:	4a30      	ldr	r2, [pc, #192]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002b22:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b26:	6413      	str	r3, [r2, #64]	; 0x40
 8002b28:	4b2e      	ldr	r3, [pc, #184]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b30:	617b      	str	r3, [r7, #20]
 8002b32:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8002b34:	e050      	b.n	8002bd8 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a2c      	ldr	r2, [pc, #176]	; (8002bec <HAL_I2C_MspInit+0x134>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d14b      	bne.n	8002bd8 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b40:	2300      	movs	r3, #0
 8002b42:	613b      	str	r3, [r7, #16]
 8002b44:	4b27      	ldr	r3, [pc, #156]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b48:	4a26      	ldr	r2, [pc, #152]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002b4a:	f043 0304 	orr.w	r3, r3, #4
 8002b4e:	6313      	str	r3, [r2, #48]	; 0x30
 8002b50:	4b24      	ldr	r3, [pc, #144]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	613b      	str	r3, [r7, #16]
 8002b5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]
 8002b60:	4b20      	ldr	r3, [pc, #128]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b64:	4a1f      	ldr	r2, [pc, #124]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002b66:	f043 0301 	orr.w	r3, r3, #1
 8002b6a:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6c:	4b1d      	ldr	r3, [pc, #116]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b70:	f003 0301 	and.w	r3, r3, #1
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b7e:	2312      	movs	r3, #18
 8002b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b82:	2301      	movs	r3, #1
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b86:	2303      	movs	r3, #3
 8002b88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b8a:	2304      	movs	r3, #4
 8002b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b8e:	f107 031c 	add.w	r3, r7, #28
 8002b92:	4619      	mov	r1, r3
 8002b94:	4816      	ldr	r0, [pc, #88]	; (8002bf0 <HAL_I2C_MspInit+0x138>)
 8002b96:	f001 fdd3 	bl	8004740 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ba0:	2312      	movs	r3, #18
 8002ba2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002bac:	2304      	movs	r3, #4
 8002bae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb0:	f107 031c 	add.w	r3, r7, #28
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	480f      	ldr	r0, [pc, #60]	; (8002bf4 <HAL_I2C_MspInit+0x13c>)
 8002bb8:	f001 fdc2 	bl	8004740 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60bb      	str	r3, [r7, #8]
 8002bc0:	4b08      	ldr	r3, [pc, #32]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc4:	4a07      	ldr	r2, [pc, #28]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002bc6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002bca:	6413      	str	r3, [r2, #64]	; 0x40
 8002bcc:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <HAL_I2C_MspInit+0x12c>)
 8002bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	68bb      	ldr	r3, [r7, #8]
}
 8002bd8:	bf00      	nop
 8002bda:	3730      	adds	r7, #48	; 0x30
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40005400 	.word	0x40005400
 8002be4:	40023800 	.word	0x40023800
 8002be8:	40020400 	.word	0x40020400
 8002bec:	40005c00 	.word	0x40005c00
 8002bf0:	40020800 	.word	0x40020800
 8002bf4:	40020000 	.word	0x40020000

08002bf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002bfc:	f001 fa10 	bl	8004020 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c00:	f000 f82e 	bl	8002c60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c04:	f7ff fe04 	bl	8002810 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002c08:	f000 fb4a 	bl	80032a0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002c0c:	f000 fbbe 	bl	800338c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8002c10:	f001 f902 	bl	8003e18 <MX_USART2_UART_Init>
  MX_DAC_Init();
 8002c14:	f7ff fd86 	bl	8002724 <MX_DAC_Init>
  MX_I2C1_Init();
 8002c18:	f7ff fef2 	bl	8002a00 <MX_I2C1_Init>
  MX_I2C3_Init();
 8002c1c:	f7ff ff1e 	bl	8002a5c <MX_I2C3_Init>
  MX_SPI1_Init();
 8002c20:	f000 f912 	bl	8002e48 <MX_SPI1_Init>
  MX_TIM4_Init();
 8002c24:	f000 fc06 	bl	8003434 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002c28:	f000 fc7a 	bl	8003520 <MX_TIM5_Init>
  MX_TIM6_Init();
 8002c2c:	f000 fccc 	bl	80035c8 <MX_TIM6_Init>
  MX_TIM9_Init();
 8002c30:	f000 fdba 	bl	80037a8 <MX_TIM9_Init>
  MX_TIM11_Init();
 8002c34:	f000 fdf2 	bl	800381c <MX_TIM11_Init>
  MX_USART3_UART_Init();
 8002c38:	f001 f918 	bl	8003e6c <MX_USART3_UART_Init>
  MX_CAN1_Init();
 8002c3c:	f7ff fcf6 	bl	800262c <MX_CAN1_Init>
  MX_TIM7_Init();
 8002c40:	f000 fcf8 	bl	8003634 <MX_TIM7_Init>
  MX_TIM1_Init();
 8002c44:	f000 fad6 	bl	80031f4 <MX_TIM1_Init>
  MX_TIM12_Init();
 8002c48:	f000 fe36 	bl	80038b8 <MX_TIM12_Init>
  MX_TIM8_Init();
 8002c4c:	f000 fd28 	bl	80036a0 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  //Start the timer
  HAL_TIM_Base_Start_IT(&htim6);
 8002c50:	4802      	ldr	r0, [pc, #8]	; (8002c5c <main+0x64>)
 8002c52:	f003 f9f6 	bl	8006042 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  appMain(); // will not return from here
 8002c56:	f7fe f9f3 	bl	8001040 <appMain>
 8002c5a:	e7fc      	b.n	8002c56 <main+0x5e>
 8002c5c:	20000a14 	.word	0x20000a14

08002c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b094      	sub	sp, #80	; 0x50
 8002c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c66:	f107 0320 	add.w	r3, r7, #32
 8002c6a:	2230      	movs	r2, #48	; 0x30
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f005 fd48 	bl	8008704 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c74:	f107 030c 	add.w	r3, r7, #12
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	605a      	str	r2, [r3, #4]
 8002c7e:	609a      	str	r2, [r3, #8]
 8002c80:	60da      	str	r2, [r3, #12]
 8002c82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c84:	2300      	movs	r3, #0
 8002c86:	60bb      	str	r3, [r7, #8]
 8002c88:	4b28      	ldr	r3, [pc, #160]	; (8002d2c <SystemClock_Config+0xcc>)
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8c:	4a27      	ldr	r2, [pc, #156]	; (8002d2c <SystemClock_Config+0xcc>)
 8002c8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c92:	6413      	str	r3, [r2, #64]	; 0x40
 8002c94:	4b25      	ldr	r3, [pc, #148]	; (8002d2c <SystemClock_Config+0xcc>)
 8002c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	607b      	str	r3, [r7, #4]
 8002ca4:	4b22      	ldr	r3, [pc, #136]	; (8002d30 <SystemClock_Config+0xd0>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a21      	ldr	r2, [pc, #132]	; (8002d30 <SystemClock_Config+0xd0>)
 8002caa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cae:	6013      	str	r3, [r2, #0]
 8002cb0:	4b1f      	ldr	r3, [pc, #124]	; (8002d30 <SystemClock_Config+0xd0>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cb8:	607b      	str	r3, [r7, #4]
 8002cba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cc4:	2310      	movs	r3, #16
 8002cc6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cc8:	2302      	movs	r3, #2
 8002cca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002cd0:	2308      	movs	r3, #8
 8002cd2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002cd4:	2364      	movs	r3, #100	; 0x64
 8002cd6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002cdc:	2304      	movs	r3, #4
 8002cde:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ce0:	f107 0320 	add.w	r3, r7, #32
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f002 fc97 	bl	8005618 <HAL_RCC_OscConfig>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d001      	beq.n	8002cf4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002cf0:	f000 f8a3 	bl	8002e3a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cf4:	230f      	movs	r3, #15
 8002cf6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002d00:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002d04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002d06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002d0c:	f107 030c 	add.w	r3, r7, #12
 8002d10:	2103      	movs	r1, #3
 8002d12:	4618      	mov	r0, r3
 8002d14:	f002 fef0 	bl	8005af8 <HAL_RCC_ClockConfig>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002d1e:	f000 f88c 	bl	8002e3a <Error_Handler>
  }
}
 8002d22:	bf00      	nop
 8002d24:	3750      	adds	r7, #80	; 0x50
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	40007000 	.word	0x40007000

08002d34 <__io_putchar>:

/* USER CODE BEGIN 4 */

/* This function sets up the serial printf*/
int __io_putchar(int ch) {
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef sts = HAL_UART_Transmit(&IO_UART ,(uint8_t*)&ch,1,10);
 8002d3c:	1d39      	adds	r1, r7, #4
 8002d3e:	230a      	movs	r3, #10
 8002d40:	2201      	movs	r2, #1
 8002d42:	4808      	ldr	r0, [pc, #32]	; (8002d64 <__io_putchar+0x30>)
 8002d44:	f004 fc51 	bl	80075ea <HAL_UART_Transmit>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	73fb      	strb	r3, [r7, #15]
    if(sts == HAL_OK) {
 8002d4c:	7bfb      	ldrb	r3, [r7, #15]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <__io_putchar+0x22>
        return ch;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	e001      	b.n	8002d5a <__io_putchar+0x26>
    }
    return EOF;
 8002d56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	20000bd4 	.word	0x20000bd4

08002d68 <__io_getchar>:
int __io_getchar(void) {
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
    if(__HAL_UART_GET_FLAG(&IO_UART , UART_FLAG_RXNE)) {
 8002d6e:	4b1f      	ldr	r3, [pc, #124]	; (8002dec <__io_getchar+0x84>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0320 	and.w	r3, r3, #32
 8002d78:	2b20      	cmp	r3, #32
 8002d7a:	d130      	bne.n	8002dde <__io_getchar+0x76>
        uint8_t ch=0;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	73bb      	strb	r3, [r7, #14]
        __HAL_UART_CLEAR_FEFLAG(&IO_UART );
 8002d80:	2300      	movs	r3, #0
 8002d82:	60bb      	str	r3, [r7, #8]
 8002d84:	4b19      	ldr	r3, [pc, #100]	; (8002dec <__io_getchar+0x84>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	60bb      	str	r3, [r7, #8]
 8002d8c:	4b17      	ldr	r3, [pc, #92]	; (8002dec <__io_getchar+0x84>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	60bb      	str	r3, [r7, #8]
 8002d94:	68bb      	ldr	r3, [r7, #8]
        __HAL_UART_CLEAR_OREFLAG(&IO_UART );
 8002d96:	2300      	movs	r3, #0
 8002d98:	607b      	str	r3, [r7, #4]
 8002d9a:	4b14      	ldr	r3, [pc, #80]	; (8002dec <__io_getchar+0x84>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	607b      	str	r3, [r7, #4]
 8002da2:	4b12      	ldr	r3, [pc, #72]	; (8002dec <__io_getchar+0x84>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	607b      	str	r3, [r7, #4]
 8002daa:	687b      	ldr	r3, [r7, #4]
        __HAL_UART_CLEAR_PEFLAG(&IO_UART );
 8002dac:	2300      	movs	r3, #0
 8002dae:	603b      	str	r3, [r7, #0]
 8002db0:	4b0e      	ldr	r3, [pc, #56]	; (8002dec <__io_getchar+0x84>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	603b      	str	r3, [r7, #0]
 8002db8:	4b0c      	ldr	r3, [pc, #48]	; (8002dec <__io_getchar+0x84>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	603b      	str	r3, [r7, #0]
 8002dc0:	683b      	ldr	r3, [r7, #0]
        HAL_StatusTypeDef sts = HAL_UART_Receive(&IO_UART ,&ch,1,1);
 8002dc2:	f107 010e 	add.w	r1, r7, #14
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	2201      	movs	r2, #1
 8002dca:	4808      	ldr	r0, [pc, #32]	; (8002dec <__io_getchar+0x84>)
 8002dcc:	f004 fca6 	bl	800771c <HAL_UART_Receive>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	73fb      	strb	r3, [r7, #15]
        if(sts == HAL_OK) {
 8002dd4:	7bfb      	ldrb	r3, [r7, #15]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <__io_getchar+0x76>
            return (int)ch;
 8002dda:	7bbb      	ldrb	r3, [r7, #14]
 8002ddc:	e001      	b.n	8002de2 <__io_getchar+0x7a>
        }
    }
    return EOF;
 8002dde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	20000bd4 	.word	0x20000bd4

08002df0 <_read>:
int _read(int file, char *ptr, int len){
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
int DataIdx;
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	617b      	str	r3, [r7, #20]
 8002e00:	e012      	b.n	8002e28 <_read+0x38>
        int ch =  __io_getchar();
 8002e02:	f7ff ffb1 	bl	8002d68 <__io_getchar>
 8002e06:	6138      	str	r0, [r7, #16]
        if(ch != EOF) {
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e0e:	d006      	beq.n	8002e1e <_read+0x2e>
             *ptr++ = ch;
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	1c5a      	adds	r2, r3, #1
 8002e14:	60ba      	str	r2, [r7, #8]
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	b2d2      	uxtb	r2, r2
 8002e1a:	701a      	strb	r2, [r3, #0]
 8002e1c:	e001      	b.n	8002e22 <_read+0x32>
        }
        else {
            return DataIdx;
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	e007      	b.n	8002e32 <_read+0x42>
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	3301      	adds	r3, #1
 8002e26:	617b      	str	r3, [r7, #20]
 8002e28:	697a      	ldr	r2, [r7, #20]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	dbe8      	blt.n	8002e02 <_read+0x12>
        }
    }
    return len;
 8002e30:	687b      	ldr	r3, [r7, #4]
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3718      	adds	r7, #24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}

08002e3a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002e3e:	bf00      	nop
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002e4c:	4b17      	ldr	r3, [pc, #92]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e4e:	4a18      	ldr	r2, [pc, #96]	; (8002eb0 <MX_SPI1_Init+0x68>)
 8002e50:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e52:	4b16      	ldr	r3, [pc, #88]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e58:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e5a:	4b14      	ldr	r3, [pc, #80]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e60:	4b12      	ldr	r3, [pc, #72]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e66:	4b11      	ldr	r3, [pc, #68]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e6c:	4b0f      	ldr	r3, [pc, #60]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e72:	4b0e      	ldr	r3, [pc, #56]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e78:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e7a:	4b0c      	ldr	r3, [pc, #48]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e80:	4b0a      	ldr	r3, [pc, #40]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e86:	4b09      	ldr	r3, [pc, #36]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e8c:	4b07      	ldr	r3, [pc, #28]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002e92:	4b06      	ldr	r3, [pc, #24]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e94:	220a      	movs	r2, #10
 8002e96:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002e98:	4804      	ldr	r0, [pc, #16]	; (8002eac <MX_SPI1_Init+0x64>)
 8002e9a:	f003 f81f 	bl	8005edc <HAL_SPI_Init>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002ea4:	f7ff ffc9 	bl	8002e3a <Error_Handler>
  }

}
 8002ea8:	bf00      	nop
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	2000087c 	.word	0x2000087c
 8002eb0:	40013000 	.word	0x40013000

08002eb4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b08a      	sub	sp, #40	; 0x28
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ebc:	f107 0314 	add.w	r3, r7, #20
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	609a      	str	r2, [r3, #8]
 8002ec8:	60da      	str	r2, [r3, #12]
 8002eca:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a28      	ldr	r2, [pc, #160]	; (8002f74 <HAL_SPI_MspInit+0xc0>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d149      	bne.n	8002f6a <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	613b      	str	r3, [r7, #16]
 8002eda:	4b27      	ldr	r3, [pc, #156]	; (8002f78 <HAL_SPI_MspInit+0xc4>)
 8002edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ede:	4a26      	ldr	r2, [pc, #152]	; (8002f78 <HAL_SPI_MspInit+0xc4>)
 8002ee0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ee4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ee6:	4b24      	ldr	r3, [pc, #144]	; (8002f78 <HAL_SPI_MspInit+0xc4>)
 8002ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eee:	613b      	str	r3, [r7, #16]
 8002ef0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	60fb      	str	r3, [r7, #12]
 8002ef6:	4b20      	ldr	r3, [pc, #128]	; (8002f78 <HAL_SPI_MspInit+0xc4>)
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	4a1f      	ldr	r2, [pc, #124]	; (8002f78 <HAL_SPI_MspInit+0xc4>)
 8002efc:	f043 0301 	orr.w	r3, r3, #1
 8002f00:	6313      	str	r3, [r2, #48]	; 0x30
 8002f02:	4b1d      	ldr	r3, [pc, #116]	; (8002f78 <HAL_SPI_MspInit+0xc4>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	60fb      	str	r3, [r7, #12]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60bb      	str	r3, [r7, #8]
 8002f12:	4b19      	ldr	r3, [pc, #100]	; (8002f78 <HAL_SPI_MspInit+0xc4>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	4a18      	ldr	r2, [pc, #96]	; (8002f78 <HAL_SPI_MspInit+0xc4>)
 8002f18:	f043 0302 	orr.w	r3, r3, #2
 8002f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f1e:	4b16      	ldr	r3, [pc, #88]	; (8002f78 <HAL_SPI_MspInit+0xc4>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	60bb      	str	r3, [r7, #8]
 8002f28:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f2a:	23c0      	movs	r3, #192	; 0xc0
 8002f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f2e:	2302      	movs	r3, #2
 8002f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f36:	2303      	movs	r3, #3
 8002f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f3a:	2305      	movs	r3, #5
 8002f3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f3e:	f107 0314 	add.w	r3, r7, #20
 8002f42:	4619      	mov	r1, r3
 8002f44:	480d      	ldr	r0, [pc, #52]	; (8002f7c <HAL_SPI_MspInit+0xc8>)
 8002f46:	f001 fbfb 	bl	8004740 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002f4a:	2308      	movs	r3, #8
 8002f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	2300      	movs	r3, #0
 8002f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f56:	2303      	movs	r3, #3
 8002f58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f5a:	2305      	movs	r3, #5
 8002f5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f5e:	f107 0314 	add.w	r3, r7, #20
 8002f62:	4619      	mov	r1, r3
 8002f64:	4806      	ldr	r0, [pc, #24]	; (8002f80 <HAL_SPI_MspInit+0xcc>)
 8002f66:	f001 fbeb 	bl	8004740 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002f6a:	bf00      	nop
 8002f6c:	3728      	adds	r7, #40	; 0x28
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	40013000 	.word	0x40013000
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	40020000 	.word	0x40020000
 8002f80:	40020400 	.word	0x40020400

08002f84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	607b      	str	r3, [r7, #4]
 8002f8e:	4b10      	ldr	r3, [pc, #64]	; (8002fd0 <HAL_MspInit+0x4c>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f92:	4a0f      	ldr	r2, [pc, #60]	; (8002fd0 <HAL_MspInit+0x4c>)
 8002f94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f98:	6453      	str	r3, [r2, #68]	; 0x44
 8002f9a:	4b0d      	ldr	r3, [pc, #52]	; (8002fd0 <HAL_MspInit+0x4c>)
 8002f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fa2:	607b      	str	r3, [r7, #4]
 8002fa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	603b      	str	r3, [r7, #0]
 8002faa:	4b09      	ldr	r3, [pc, #36]	; (8002fd0 <HAL_MspInit+0x4c>)
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	4a08      	ldr	r2, [pc, #32]	; (8002fd0 <HAL_MspInit+0x4c>)
 8002fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8002fb6:	4b06      	ldr	r3, [pc, #24]	; (8002fd0 <HAL_MspInit+0x4c>)
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fbe:	603b      	str	r3, [r7, #0]
 8002fc0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	40023800 	.word	0x40023800

08002fd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002fd8:	bf00      	nop
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fe6:	e7fe      	b.n	8002fe6 <HardFault_Handler+0x4>

08002fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fec:	e7fe      	b.n	8002fec <MemManage_Handler+0x4>

08002fee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ff2:	e7fe      	b.n	8002ff2 <BusFault_Handler+0x4>

08002ff4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ff8:	e7fe      	b.n	8002ff8 <UsageFault_Handler+0x4>

08002ffa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ffa:	b480      	push	{r7}
 8002ffc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ffe:	bf00      	nop
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800300c:	bf00      	nop
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr

08003016 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003016:	b480      	push	{r7}
 8003018:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800301a:	bf00      	nop
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003028:	f001 f84c 	bl	80040c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800302c:	bf00      	nop
 800302e:	bd80      	pop	{r7, pc}

08003030 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003034:	2080      	movs	r0, #128	; 0x80
 8003036:	f001 fd69 	bl	8004b0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800303a:	bf00      	nop
 800303c:	bd80      	pop	{r7, pc}
	...

08003040 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003044:	4802      	ldr	r0, [pc, #8]	; (8003050 <TIM2_IRQHandler+0x10>)
 8003046:	f003 f9b3 	bl	80063b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800304a:	bf00      	nop
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	20000ad4 	.word	0x20000ad4

08003054 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003058:	4802      	ldr	r0, [pc, #8]	; (8003064 <USART2_IRQHandler+0x10>)
 800305a:	f004 fc05 	bl	8007868 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800305e:	bf00      	nop
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20000bd4 	.word	0x20000bd4

08003068 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_13)){
 800306c:	4b0a      	ldr	r3, [pc, #40]	; (8003098 <EXTI15_10_IRQHandler+0x30>)
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d004      	beq.n	8003082 <EXTI15_10_IRQHandler+0x1a>
		printf("Screen Pressed\r\n");
 8003078:	4808      	ldr	r0, [pc, #32]	; (800309c <EXTI15_10_IRQHandler+0x34>)
 800307a:	f006 f889 	bl	8009190 <puts>
		EXTI->PR & (GPIO_PIN_13); //Clear the flag
 800307e:	4b06      	ldr	r3, [pc, #24]	; (8003098 <EXTI15_10_IRQHandler+0x30>)
 8003080:	695b      	ldr	r3, [r3, #20]

	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003082:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003086:	f001 fd41 	bl	8004b0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800308a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800308e:	f001 fd3d 	bl	8004b0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003092:	bf00      	nop
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	40013c00 	.word	0x40013c00
 800309c:	0800bb44 	.word	0x0800bb44

080030a0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 80030a4:	4803      	ldr	r0, [pc, #12]	; (80030b4 <TIM6_DAC_IRQHandler+0x14>)
 80030a6:	f001 fa7e 	bl	80045a6 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 80030aa:	4803      	ldr	r0, [pc, #12]	; (80030b8 <TIM6_DAC_IRQHandler+0x18>)
 80030ac:	f003 f980 	bl	80063b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80030b0:	bf00      	nop
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	200007c0 	.word	0x200007c0
 80030b8:	20000a14 	.word	0x20000a14

080030bc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80030c0:	4802      	ldr	r0, [pc, #8]	; (80030cc <TIM7_IRQHandler+0x10>)
 80030c2:	f003 f975 	bl	80063b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80030c6:	bf00      	nop
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	20000b54 	.word	0x20000b54

080030d0 <_write>:

return len;
}

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030dc:	2300      	movs	r3, #0
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	e009      	b.n	80030f6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	1c5a      	adds	r2, r3, #1
 80030e6:	60ba      	str	r2, [r7, #8]
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff fe22 	bl	8002d34 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	3301      	adds	r3, #1
 80030f4:	617b      	str	r3, [r7, #20]
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	dbf1      	blt.n	80030e2 <_write+0x12>
	}
	return len;
 80030fe:	687b      	ldr	r3, [r7, #4]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <_close>:

int _close(int file)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
	return -1;
 8003110:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003114:	4618      	mov	r0, r3
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003130:	605a      	str	r2, [r3, #4]
	return 0;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <_isatty>:

int _isatty(int file)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
	return 1;
 8003148:	2301      	movs	r3, #1
}
 800314a:	4618      	mov	r0, r3
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003156:	b480      	push	{r7}
 8003158:	b085      	sub	sp, #20
 800315a:	af00      	add	r7, sp, #0
 800315c:	60f8      	str	r0, [r7, #12]
 800315e:	60b9      	str	r1, [r7, #8]
 8003160:	607a      	str	r2, [r7, #4]
	return 0;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003178:	4b11      	ldr	r3, [pc, #68]	; (80031c0 <_sbrk+0x50>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d102      	bne.n	8003186 <_sbrk+0x16>
		heap_end = &end;
 8003180:	4b0f      	ldr	r3, [pc, #60]	; (80031c0 <_sbrk+0x50>)
 8003182:	4a10      	ldr	r2, [pc, #64]	; (80031c4 <_sbrk+0x54>)
 8003184:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003186:	4b0e      	ldr	r3, [pc, #56]	; (80031c0 <_sbrk+0x50>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800318c:	4b0c      	ldr	r3, [pc, #48]	; (80031c0 <_sbrk+0x50>)
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4413      	add	r3, r2
 8003194:	466a      	mov	r2, sp
 8003196:	4293      	cmp	r3, r2
 8003198:	d907      	bls.n	80031aa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800319a:	f005 f991 	bl	80084c0 <__errno>
 800319e:	4602      	mov	r2, r0
 80031a0:	230c      	movs	r3, #12
 80031a2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80031a4:	f04f 33ff 	mov.w	r3, #4294967295
 80031a8:	e006      	b.n	80031b8 <_sbrk+0x48>
	}

	heap_end += incr;
 80031aa:	4b05      	ldr	r3, [pc, #20]	; (80031c0 <_sbrk+0x50>)
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4413      	add	r3, r2
 80031b2:	4a03      	ldr	r2, [pc, #12]	; (80031c0 <_sbrk+0x50>)
 80031b4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80031b6:	68fb      	ldr	r3, [r7, #12]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3710      	adds	r7, #16
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	2000077c 	.word	0x2000077c
 80031c4:	20000c20 	.word	0x20000c20

080031c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031cc:	4b08      	ldr	r3, [pc, #32]	; (80031f0 <SystemInit+0x28>)
 80031ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031d2:	4a07      	ldr	r2, [pc, #28]	; (80031f0 <SystemInit+0x28>)
 80031d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80031dc:	4b04      	ldr	r3, [pc, #16]	; (80031f0 <SystemInit+0x28>)
 80031de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80031e2:	609a      	str	r2, [r3, #8]
#endif
}
 80031e4:	bf00      	nop
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	e000ed00 	.word	0xe000ed00

080031f4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031fa:	f107 0310 	add.w	r3, r7, #16
 80031fe:	2200      	movs	r2, #0
 8003200:	601a      	str	r2, [r3, #0]
 8003202:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003204:	463b      	mov	r3, r7
 8003206:	2200      	movs	r2, #0
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	605a      	str	r2, [r3, #4]
 800320c:	609a      	str	r2, [r3, #8]
 800320e:	60da      	str	r2, [r3, #12]

  htim1.Instance = TIM1;
 8003210:	4b21      	ldr	r3, [pc, #132]	; (8003298 <MX_TIM1_Init+0xa4>)
 8003212:	4a22      	ldr	r2, [pc, #136]	; (800329c <MX_TIM1_Init+0xa8>)
 8003214:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003216:	4b20      	ldr	r3, [pc, #128]	; (8003298 <MX_TIM1_Init+0xa4>)
 8003218:	2200      	movs	r2, #0
 800321a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800321c:	4b1e      	ldr	r3, [pc, #120]	; (8003298 <MX_TIM1_Init+0xa4>)
 800321e:	2200      	movs	r2, #0
 8003220:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003222:	4b1d      	ldr	r3, [pc, #116]	; (8003298 <MX_TIM1_Init+0xa4>)
 8003224:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003228:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800322a:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <MX_TIM1_Init+0xa4>)
 800322c:	2200      	movs	r2, #0
 800322e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003230:	4b19      	ldr	r3, [pc, #100]	; (8003298 <MX_TIM1_Init+0xa4>)
 8003232:	2200      	movs	r2, #0
 8003234:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003236:	4b18      	ldr	r3, [pc, #96]	; (8003298 <MX_TIM1_Init+0xa4>)
 8003238:	2200      	movs	r2, #0
 800323a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800323c:	4816      	ldr	r0, [pc, #88]	; (8003298 <MX_TIM1_Init+0xa4>)
 800323e:	f002 ffc3 	bl	80061c8 <HAL_TIM_IC_Init>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003248:	f7ff fdf7 	bl	8002e3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800324c:	2300      	movs	r3, #0
 800324e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003250:	2300      	movs	r3, #0
 8003252:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003254:	f107 0310 	add.w	r3, r7, #16
 8003258:	4619      	mov	r1, r3
 800325a:	480f      	ldr	r0, [pc, #60]	; (8003298 <MX_TIM1_Init+0xa4>)
 800325c:	f004 f896 	bl	800738c <HAL_TIMEx_MasterConfigSynchronization>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003266:	f7ff fde8 	bl	8002e3a <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800326a:	2300      	movs	r3, #0
 800326c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800326e:	2301      	movs	r3, #1
 8003270:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003272:	2300      	movs	r3, #0
 8003274:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003276:	2300      	movs	r3, #0
 8003278:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800327a:	463b      	mov	r3, r7
 800327c:	2204      	movs	r2, #4
 800327e:	4619      	mov	r1, r3
 8003280:	4805      	ldr	r0, [pc, #20]	; (8003298 <MX_TIM1_Init+0xa4>)
 8003282:	f003 f9fd 	bl	8006680 <HAL_TIM_IC_ConfigChannel>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 800328c:	f7ff fdd5 	bl	8002e3a <Error_Handler>
  }

}
 8003290:	bf00      	nop
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	20000a54 	.word	0x20000a54
 800329c:	40010000 	.word	0x40010000

080032a0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b08e      	sub	sp, #56	; 0x38
 80032a4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80032aa:	2200      	movs	r2, #0
 80032ac:	601a      	str	r2, [r3, #0]
 80032ae:	605a      	str	r2, [r3, #4]
 80032b0:	609a      	str	r2, [r3, #8]
 80032b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032b4:	f107 0320 	add.w	r3, r7, #32
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]
 80032bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80032be:	1d3b      	adds	r3, r7, #4
 80032c0:	2200      	movs	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	605a      	str	r2, [r3, #4]
 80032c6:	609a      	str	r2, [r3, #8]
 80032c8:	60da      	str	r2, [r3, #12]
 80032ca:	611a      	str	r2, [r3, #16]
 80032cc:	615a      	str	r2, [r3, #20]
 80032ce:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80032d0:	4b2d      	ldr	r3, [pc, #180]	; (8003388 <MX_TIM2_Init+0xe8>)
 80032d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80032d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 80032d8:	4b2b      	ldr	r3, [pc, #172]	; (8003388 <MX_TIM2_Init+0xe8>)
 80032da:	2201      	movs	r2, #1
 80032dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032de:	4b2a      	ldr	r3, [pc, #168]	; (8003388 <MX_TIM2_Init+0xe8>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = MOTOR_PWM_PERIOD;
 80032e4:	4b28      	ldr	r3, [pc, #160]	; (8003388 <MX_TIM2_Init+0xe8>)
 80032e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80032ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032ec:	4b26      	ldr	r3, [pc, #152]	; (8003388 <MX_TIM2_Init+0xe8>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032f2:	4b25      	ldr	r3, [pc, #148]	; (8003388 <MX_TIM2_Init+0xe8>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032f8:	4823      	ldr	r0, [pc, #140]	; (8003388 <MX_TIM2_Init+0xe8>)
 80032fa:	f002 fe53 	bl	8005fa4 <HAL_TIM_Base_Init>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003304:	f7ff fd99 	bl	8002e3a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800330c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800330e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003312:	4619      	mov	r1, r3
 8003314:	481c      	ldr	r0, [pc, #112]	; (8003388 <MX_TIM2_Init+0xe8>)
 8003316:	f003 fb15 	bl	8006944 <HAL_TIM_ConfigClockSource>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003320:	f7ff fd8b 	bl	8002e3a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003324:	4818      	ldr	r0, [pc, #96]	; (8003388 <MX_TIM2_Init+0xe8>)
 8003326:	f002 fedb 	bl	80060e0 <HAL_TIM_PWM_Init>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003330:	f7ff fd83 	bl	8002e3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003334:	2300      	movs	r3, #0
 8003336:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003338:	2300      	movs	r3, #0
 800333a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800333c:	f107 0320 	add.w	r3, r7, #32
 8003340:	4619      	mov	r1, r3
 8003342:	4811      	ldr	r0, [pc, #68]	; (8003388 <MX_TIM2_Init+0xe8>)
 8003344:	f004 f822 	bl	800738c <HAL_TIMEx_MasterConfigSynchronization>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800334e:	f7ff fd74 	bl	8002e3a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003352:	2360      	movs	r3, #96	; 0x60
 8003354:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003356:	2300      	movs	r3, #0
 8003358:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800335e:	2300      	movs	r3, #0
 8003360:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003362:	1d3b      	adds	r3, r7, #4
 8003364:	2208      	movs	r2, #8
 8003366:	4619      	mov	r1, r3
 8003368:	4807      	ldr	r0, [pc, #28]	; (8003388 <MX_TIM2_Init+0xe8>)
 800336a:	f003 fa25 	bl	80067b8 <HAL_TIM_PWM_ConfigChannel>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d001      	beq.n	8003378 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003374:	f7ff fd61 	bl	8002e3a <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8003378:	4803      	ldr	r0, [pc, #12]	; (8003388 <MX_TIM2_Init+0xe8>)
 800337a:	f000 fca1 	bl	8003cc0 <HAL_TIM_MspPostInit>

}
 800337e:	bf00      	nop
 8003380:	3738      	adds	r7, #56	; 0x38
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	20000ad4 	.word	0x20000ad4

0800338c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b08c      	sub	sp, #48	; 0x30
 8003390:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8003392:	f107 030c 	add.w	r3, r7, #12
 8003396:	2224      	movs	r2, #36	; 0x24
 8003398:	2100      	movs	r1, #0
 800339a:	4618      	mov	r0, r3
 800339c:	f005 f9b2 	bl	8008704 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033a0:	1d3b      	adds	r3, r7, #4
 80033a2:	2200      	movs	r2, #0
 80033a4:	601a      	str	r2, [r3, #0]
 80033a6:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80033a8:	4b20      	ldr	r3, [pc, #128]	; (800342c <MX_TIM3_Init+0xa0>)
 80033aa:	4a21      	ldr	r2, [pc, #132]	; (8003430 <MX_TIM3_Init+0xa4>)
 80033ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80033ae:	4b1f      	ldr	r3, [pc, #124]	; (800342c <MX_TIM3_Init+0xa0>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033b4:	4b1d      	ldr	r3, [pc, #116]	; (800342c <MX_TIM3_Init+0xa0>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 80033ba:	4b1c      	ldr	r3, [pc, #112]	; (800342c <MX_TIM3_Init+0xa0>)
 80033bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033c2:	4b1a      	ldr	r3, [pc, #104]	; (800342c <MX_TIM3_Init+0xa0>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033c8:	4b18      	ldr	r3, [pc, #96]	; (800342c <MX_TIM3_Init+0xa0>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80033ce:	2303      	movs	r3, #3
 80033d0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80033d2:	2300      	movs	r3, #0
 80033d4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80033d6:	2301      	movs	r3, #1
 80033d8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80033da:	2300      	movs	r3, #0
 80033dc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80033de:	2300      	movs	r3, #0
 80033e0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80033e2:	2300      	movs	r3, #0
 80033e4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80033e6:	2301      	movs	r3, #1
 80033e8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80033ea:	2300      	movs	r3, #0
 80033ec:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80033ee:	2300      	movs	r3, #0
 80033f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80033f2:	f107 030c 	add.w	r3, r7, #12
 80033f6:	4619      	mov	r1, r3
 80033f8:	480c      	ldr	r0, [pc, #48]	; (800342c <MX_TIM3_Init+0xa0>)
 80033fa:	f002 ff10 	bl	800621e <HAL_TIM_Encoder_Init>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003404:	f7ff fd19 	bl	8002e3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003408:	2300      	movs	r3, #0
 800340a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800340c:	2300      	movs	r3, #0
 800340e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003410:	1d3b      	adds	r3, r7, #4
 8003412:	4619      	mov	r1, r3
 8003414:	4805      	ldr	r0, [pc, #20]	; (800342c <MX_TIM3_Init+0xa0>)
 8003416:	f003 ffb9 	bl	800738c <HAL_TIMEx_MasterConfigSynchronization>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d001      	beq.n	8003424 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003420:	f7ff fd0b 	bl	8002e3a <Error_Handler>
  }

}
 8003424:	bf00      	nop
 8003426:	3730      	adds	r7, #48	; 0x30
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	20000994 	.word	0x20000994
 8003430:	40000400 	.word	0x40000400

08003434 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08e      	sub	sp, #56	; 0x38
 8003438:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800343a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800343e:	2200      	movs	r2, #0
 8003440:	601a      	str	r2, [r3, #0]
 8003442:	605a      	str	r2, [r3, #4]
 8003444:	609a      	str	r2, [r3, #8]
 8003446:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003448:	f107 0320 	add.w	r3, r7, #32
 800344c:	2200      	movs	r2, #0
 800344e:	601a      	str	r2, [r3, #0]
 8003450:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003452:	1d3b      	adds	r3, r7, #4
 8003454:	2200      	movs	r2, #0
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	605a      	str	r2, [r3, #4]
 800345a:	609a      	str	r2, [r3, #8]
 800345c:	60da      	str	r2, [r3, #12]
 800345e:	611a      	str	r2, [r3, #16]
 8003460:	615a      	str	r2, [r3, #20]
 8003462:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8003464:	4b2c      	ldr	r3, [pc, #176]	; (8003518 <MX_TIM4_Init+0xe4>)
 8003466:	4a2d      	ldr	r2, [pc, #180]	; (800351c <MX_TIM4_Init+0xe8>)
 8003468:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2-1;
 800346a:	4b2b      	ldr	r3, [pc, #172]	; (8003518 <MX_TIM4_Init+0xe4>)
 800346c:	2201      	movs	r2, #1
 800346e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003470:	4b29      	ldr	r3, [pc, #164]	; (8003518 <MX_TIM4_Init+0xe4>)
 8003472:	2200      	movs	r2, #0
 8003474:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = MOTOR_PWM_PERIOD;
 8003476:	4b28      	ldr	r3, [pc, #160]	; (8003518 <MX_TIM4_Init+0xe4>)
 8003478:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800347c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800347e:	4b26      	ldr	r3, [pc, #152]	; (8003518 <MX_TIM4_Init+0xe4>)
 8003480:	2200      	movs	r2, #0
 8003482:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003484:	4b24      	ldr	r3, [pc, #144]	; (8003518 <MX_TIM4_Init+0xe4>)
 8003486:	2200      	movs	r2, #0
 8003488:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800348a:	4823      	ldr	r0, [pc, #140]	; (8003518 <MX_TIM4_Init+0xe4>)
 800348c:	f002 fd8a 	bl	8005fa4 <HAL_TIM_Base_Init>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8003496:	f7ff fcd0 	bl	8002e3a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800349a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800349e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80034a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034a4:	4619      	mov	r1, r3
 80034a6:	481c      	ldr	r0, [pc, #112]	; (8003518 <MX_TIM4_Init+0xe4>)
 80034a8:	f003 fa4c 	bl	8006944 <HAL_TIM_ConfigClockSource>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d001      	beq.n	80034b6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80034b2:	f7ff fcc2 	bl	8002e3a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80034b6:	4818      	ldr	r0, [pc, #96]	; (8003518 <MX_TIM4_Init+0xe4>)
 80034b8:	f002 fe12 	bl	80060e0 <HAL_TIM_PWM_Init>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80034c2:	f7ff fcba 	bl	8002e3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034c6:	2300      	movs	r3, #0
 80034c8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034ca:	2300      	movs	r3, #0
 80034cc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80034ce:	f107 0320 	add.w	r3, r7, #32
 80034d2:	4619      	mov	r1, r3
 80034d4:	4810      	ldr	r0, [pc, #64]	; (8003518 <MX_TIM4_Init+0xe4>)
 80034d6:	f003 ff59 	bl	800738c <HAL_TIMEx_MasterConfigSynchronization>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80034e0:	f7ff fcab 	bl	8002e3a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034e4:	2360      	movs	r3, #96	; 0x60
 80034e6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80034e8:	2300      	movs	r3, #0
 80034ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034ec:	2300      	movs	r3, #0
 80034ee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034f0:	2300      	movs	r3, #0
 80034f2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80034f4:	1d3b      	adds	r3, r7, #4
 80034f6:	2200      	movs	r2, #0
 80034f8:	4619      	mov	r1, r3
 80034fa:	4807      	ldr	r0, [pc, #28]	; (8003518 <MX_TIM4_Init+0xe4>)
 80034fc:	f003 f95c 	bl	80067b8 <HAL_TIM_PWM_ConfigChannel>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8003506:	f7ff fc98 	bl	8002e3a <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 800350a:	4803      	ldr	r0, [pc, #12]	; (8003518 <MX_TIM4_Init+0xe4>)
 800350c:	f000 fbd8 	bl	8003cc0 <HAL_TIM_MspPostInit>

}
 8003510:	bf00      	nop
 8003512:	3738      	adds	r7, #56	; 0x38
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	20000914 	.word	0x20000914
 800351c:	40000800 	.word	0x40000800

08003520 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b08c      	sub	sp, #48	; 0x30
 8003524:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8003526:	f107 030c 	add.w	r3, r7, #12
 800352a:	2224      	movs	r2, #36	; 0x24
 800352c:	2100      	movs	r1, #0
 800352e:	4618      	mov	r0, r3
 8003530:	f005 f8e8 	bl	8008704 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003534:	1d3b      	adds	r3, r7, #4
 8003536:	2200      	movs	r2, #0
 8003538:	601a      	str	r2, [r3, #0]
 800353a:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 800353c:	4b20      	ldr	r3, [pc, #128]	; (80035c0 <MX_TIM5_Init+0xa0>)
 800353e:	4a21      	ldr	r2, [pc, #132]	; (80035c4 <MX_TIM5_Init+0xa4>)
 8003540:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003542:	4b1f      	ldr	r3, [pc, #124]	; (80035c0 <MX_TIM5_Init+0xa0>)
 8003544:	2200      	movs	r2, #0
 8003546:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003548:	4b1d      	ldr	r3, [pc, #116]	; (80035c0 <MX_TIM5_Init+0xa0>)
 800354a:	2200      	movs	r2, #0
 800354c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFF;
 800354e:	4b1c      	ldr	r3, [pc, #112]	; (80035c0 <MX_TIM5_Init+0xa0>)
 8003550:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003554:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003556:	4b1a      	ldr	r3, [pc, #104]	; (80035c0 <MX_TIM5_Init+0xa0>)
 8003558:	2200      	movs	r2, #0
 800355a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800355c:	4b18      	ldr	r3, [pc, #96]	; (80035c0 <MX_TIM5_Init+0xa0>)
 800355e:	2200      	movs	r2, #0
 8003560:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003562:	2303      	movs	r3, #3
 8003564:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003566:	2300      	movs	r3, #0
 8003568:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800356a:	2301      	movs	r3, #1
 800356c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800356e:	2300      	movs	r3, #0
 8003570:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003576:	2300      	movs	r3, #0
 8003578:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800357a:	2301      	movs	r3, #1
 800357c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800357e:	2300      	movs	r3, #0
 8003580:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003582:	2300      	movs	r3, #0
 8003584:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8003586:	f107 030c 	add.w	r3, r7, #12
 800358a:	4619      	mov	r1, r3
 800358c:	480c      	ldr	r0, [pc, #48]	; (80035c0 <MX_TIM5_Init+0xa0>)
 800358e:	f002 fe46 	bl	800621e <HAL_TIM_Encoder_Init>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8003598:	f7ff fc4f 	bl	8002e3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800359c:	2300      	movs	r3, #0
 800359e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035a0:	2300      	movs	r3, #0
 80035a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80035a4:	1d3b      	adds	r3, r7, #4
 80035a6:	4619      	mov	r1, r3
 80035a8:	4805      	ldr	r0, [pc, #20]	; (80035c0 <MX_TIM5_Init+0xa0>)
 80035aa:	f003 feef 	bl	800738c <HAL_TIMEx_MasterConfigSynchronization>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80035b4:	f7ff fc41 	bl	8002e3a <Error_Handler>
  }

}
 80035b8:	bf00      	nop
 80035ba:	3730      	adds	r7, #48	; 0x30
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	20000954 	.word	0x20000954
 80035c4:	40000c00 	.word	0x40000c00

080035c8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035ce:	463b      	mov	r3, r7
 80035d0:	2200      	movs	r2, #0
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 80035d6:	4b15      	ldr	r3, [pc, #84]	; (800362c <MX_TIM6_Init+0x64>)
 80035d8:	4a15      	ldr	r2, [pc, #84]	; (8003630 <MX_TIM6_Init+0x68>)
 80035da:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 800-1;
 80035dc:	4b13      	ldr	r3, [pc, #76]	; (800362c <MX_TIM6_Init+0x64>)
 80035de:	f240 321f 	movw	r2, #799	; 0x31f
 80035e2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035e4:	4b11      	ldr	r3, [pc, #68]	; (800362c <MX_TIM6_Init+0x64>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 6241;
 80035ea:	4b10      	ldr	r3, [pc, #64]	; (800362c <MX_TIM6_Init+0x64>)
 80035ec:	f641 0261 	movw	r2, #6241	; 0x1861
 80035f0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035f2:	4b0e      	ldr	r3, [pc, #56]	; (800362c <MX_TIM6_Init+0x64>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80035f8:	480c      	ldr	r0, [pc, #48]	; (800362c <MX_TIM6_Init+0x64>)
 80035fa:	f002 fcd3 	bl	8005fa4 <HAL_TIM_Base_Init>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003604:	f7ff fc19 	bl	8002e3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003608:	2300      	movs	r3, #0
 800360a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800360c:	2300      	movs	r3, #0
 800360e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003610:	463b      	mov	r3, r7
 8003612:	4619      	mov	r1, r3
 8003614:	4805      	ldr	r0, [pc, #20]	; (800362c <MX_TIM6_Init+0x64>)
 8003616:	f003 feb9 	bl	800738c <HAL_TIMEx_MasterConfigSynchronization>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003620:	f7ff fc0b 	bl	8002e3a <Error_Handler>
  }

}
 8003624:	bf00      	nop
 8003626:	3708      	adds	r7, #8
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	20000a14 	.word	0x20000a14
 8003630:	40001000 	.word	0x40001000

08003634 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800363a:	463b      	mov	r3, r7
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 8003642:	4b15      	ldr	r3, [pc, #84]	; (8003698 <MX_TIM7_Init+0x64>)
 8003644:	4a15      	ldr	r2, [pc, #84]	; (800369c <MX_TIM7_Init+0x68>)
 8003646:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 51-1;
 8003648:	4b13      	ldr	r3, [pc, #76]	; (8003698 <MX_TIM7_Init+0x64>)
 800364a:	2232      	movs	r2, #50	; 0x32
 800364c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800364e:	4b12      	ldr	r3, [pc, #72]	; (8003698 <MX_TIM7_Init+0x64>)
 8003650:	2200      	movs	r2, #0
 8003652:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 8003654:	4b10      	ldr	r3, [pc, #64]	; (8003698 <MX_TIM7_Init+0x64>)
 8003656:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800365a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800365c:	4b0e      	ldr	r3, [pc, #56]	; (8003698 <MX_TIM7_Init+0x64>)
 800365e:	2200      	movs	r2, #0
 8003660:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003662:	480d      	ldr	r0, [pc, #52]	; (8003698 <MX_TIM7_Init+0x64>)
 8003664:	f002 fc9e 	bl	8005fa4 <HAL_TIM_Base_Init>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800366e:	f7ff fbe4 	bl	8002e3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003672:	2300      	movs	r3, #0
 8003674:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003676:	2300      	movs	r3, #0
 8003678:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800367a:	463b      	mov	r3, r7
 800367c:	4619      	mov	r1, r3
 800367e:	4806      	ldr	r0, [pc, #24]	; (8003698 <MX_TIM7_Init+0x64>)
 8003680:	f003 fe84 	bl	800738c <HAL_TIMEx_MasterConfigSynchronization>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800368a:	f7ff fbd6 	bl	8002e3a <Error_Handler>
  }

}
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20000b54 	.word	0x20000b54
 800369c:	40001400 	.word	0x40001400

080036a0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b092      	sub	sp, #72	; 0x48
 80036a4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80036aa:	2200      	movs	r2, #0
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036b4:	2200      	movs	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]
 80036b8:	605a      	str	r2, [r3, #4]
 80036ba:	609a      	str	r2, [r3, #8]
 80036bc:	60da      	str	r2, [r3, #12]
 80036be:	611a      	str	r2, [r3, #16]
 80036c0:	615a      	str	r2, [r3, #20]
 80036c2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80036c4:	1d3b      	adds	r3, r7, #4
 80036c6:	2220      	movs	r2, #32
 80036c8:	2100      	movs	r1, #0
 80036ca:	4618      	mov	r0, r3
 80036cc:	f005 f81a 	bl	8008704 <memset>

  htim8.Instance = TIM8;
 80036d0:	4b33      	ldr	r3, [pc, #204]	; (80037a0 <MX_TIM8_Init+0x100>)
 80036d2:	4a34      	ldr	r2, [pc, #208]	; (80037a4 <MX_TIM8_Init+0x104>)
 80036d4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80036d6:	4b32      	ldr	r3, [pc, #200]	; (80037a0 <MX_TIM8_Init+0x100>)
 80036d8:	2200      	movs	r2, #0
 80036da:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036dc:	4b30      	ldr	r3, [pc, #192]	; (80037a0 <MX_TIM8_Init+0x100>)
 80036de:	2200      	movs	r2, #0
 80036e0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80036e2:	4b2f      	ldr	r3, [pc, #188]	; (80037a0 <MX_TIM8_Init+0x100>)
 80036e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036e8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036ea:	4b2d      	ldr	r3, [pc, #180]	; (80037a0 <MX_TIM8_Init+0x100>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80036f0:	4b2b      	ldr	r3, [pc, #172]	; (80037a0 <MX_TIM8_Init+0x100>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036f6:	4b2a      	ldr	r3, [pc, #168]	; (80037a0 <MX_TIM8_Init+0x100>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 80036fc:	4828      	ldr	r0, [pc, #160]	; (80037a0 <MX_TIM8_Init+0x100>)
 80036fe:	f002 fcc4 	bl	800608a <HAL_TIM_OC_Init>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8003708:	f7ff fb97 	bl	8002e3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800370c:	2300      	movs	r3, #0
 800370e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003710:	2300      	movs	r3, #0
 8003712:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003714:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003718:	4619      	mov	r1, r3
 800371a:	4821      	ldr	r0, [pc, #132]	; (80037a0 <MX_TIM8_Init+0x100>)
 800371c:	f003 fe36 	bl	800738c <HAL_TIMEx_MasterConfigSynchronization>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8003726:	f7ff fb88 	bl	8002e3a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800372a:	2300      	movs	r3, #0
 800372c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800372e:	2300      	movs	r3, #0
 8003730:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003732:	2300      	movs	r3, #0
 8003734:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003736:	2300      	movs	r3, #0
 8003738:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800373a:	2300      	movs	r3, #0
 800373c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800373e:	2300      	movs	r3, #0
 8003740:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003742:	2300      	movs	r3, #0
 8003744:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003746:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800374a:	2208      	movs	r2, #8
 800374c:	4619      	mov	r1, r3
 800374e:	4814      	ldr	r0, [pc, #80]	; (80037a0 <MX_TIM8_Init+0x100>)
 8003750:	f002 ff36 	bl	80065c0 <HAL_TIM_OC_ConfigChannel>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 800375a:	f7ff fb6e 	bl	8002e3a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800375e:	2300      	movs	r3, #0
 8003760:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003762:	2300      	movs	r3, #0
 8003764:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003766:	2300      	movs	r3, #0
 8003768:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800376a:	2300      	movs	r3, #0
 800376c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800376e:	2300      	movs	r3, #0
 8003770:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003772:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003776:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003778:	2300      	movs	r3, #0
 800377a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800377c:	1d3b      	adds	r3, r7, #4
 800377e:	4619      	mov	r1, r3
 8003780:	4807      	ldr	r0, [pc, #28]	; (80037a0 <MX_TIM8_Init+0x100>)
 8003782:	f003 fe7f 	bl	8007484 <HAL_TIMEx_ConfigBreakDeadTime>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <MX_TIM8_Init+0xf0>
  {
    Error_Handler();
 800378c:	f7ff fb55 	bl	8002e3a <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8003790:	4803      	ldr	r0, [pc, #12]	; (80037a0 <MX_TIM8_Init+0x100>)
 8003792:	f000 fa95 	bl	8003cc0 <HAL_TIM_MspPostInit>

}
 8003796:	bf00      	nop
 8003798:	3748      	adds	r7, #72	; 0x48
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	200008d4 	.word	0x200008d4
 80037a4:	40010400 	.word	0x40010400

080037a8 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037ae:	463b      	mov	r3, r7
 80037b0:	2200      	movs	r2, #0
 80037b2:	601a      	str	r2, [r3, #0]
 80037b4:	605a      	str	r2, [r3, #4]
 80037b6:	609a      	str	r2, [r3, #8]
 80037b8:	60da      	str	r2, [r3, #12]

  htim9.Instance = TIM9;
 80037ba:	4b16      	ldr	r3, [pc, #88]	; (8003814 <MX_TIM9_Init+0x6c>)
 80037bc:	4a16      	ldr	r2, [pc, #88]	; (8003818 <MX_TIM9_Init+0x70>)
 80037be:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 50-1;
 80037c0:	4b14      	ldr	r3, [pc, #80]	; (8003814 <MX_TIM9_Init+0x6c>)
 80037c2:	2231      	movs	r2, #49	; 0x31
 80037c4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037c6:	4b13      	ldr	r3, [pc, #76]	; (8003814 <MX_TIM9_Init+0x6c>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 0xFFFF;
 80037cc:	4b11      	ldr	r3, [pc, #68]	; (8003814 <MX_TIM9_Init+0x6c>)
 80037ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037d2:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037d4:	4b0f      	ldr	r3, [pc, #60]	; (8003814 <MX_TIM9_Init+0x6c>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037da:	4b0e      	ldr	r3, [pc, #56]	; (8003814 <MX_TIM9_Init+0x6c>)
 80037dc:	2200      	movs	r2, #0
 80037de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80037e0:	480c      	ldr	r0, [pc, #48]	; (8003814 <MX_TIM9_Init+0x6c>)
 80037e2:	f002 fbdf 	bl	8005fa4 <HAL_TIM_Base_Init>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 80037ec:	f7ff fb25 	bl	8002e3a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037f4:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80037f6:	463b      	mov	r3, r7
 80037f8:	4619      	mov	r1, r3
 80037fa:	4806      	ldr	r0, [pc, #24]	; (8003814 <MX_TIM9_Init+0x6c>)
 80037fc:	f003 f8a2 	bl	8006944 <HAL_TIM_ConfigClockSource>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8003806:	f7ff fb18 	bl	8002e3a <Error_Handler>
  }

}
 800380a:	bf00      	nop
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	20000a94 	.word	0x20000a94
 8003818:	40014000 	.word	0x40014000

0800381c <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003822:	1d3b      	adds	r3, r7, #4
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	605a      	str	r2, [r3, #4]
 800382a:	609a      	str	r2, [r3, #8]
 800382c:	60da      	str	r2, [r3, #12]
 800382e:	611a      	str	r2, [r3, #16]
 8003830:	615a      	str	r2, [r3, #20]
 8003832:	619a      	str	r2, [r3, #24]

  htim11.Instance = TIM11;
 8003834:	4b1e      	ldr	r3, [pc, #120]	; (80038b0 <MX_TIM11_Init+0x94>)
 8003836:	4a1f      	ldr	r2, [pc, #124]	; (80038b4 <MX_TIM11_Init+0x98>)
 8003838:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 800383a:	4b1d      	ldr	r3, [pc, #116]	; (80038b0 <MX_TIM11_Init+0x94>)
 800383c:	2200      	movs	r2, #0
 800383e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003840:	4b1b      	ldr	r3, [pc, #108]	; (80038b0 <MX_TIM11_Init+0x94>)
 8003842:	2200      	movs	r2, #0
 8003844:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8003846:	4b1a      	ldr	r3, [pc, #104]	; (80038b0 <MX_TIM11_Init+0x94>)
 8003848:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800384c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800384e:	4b18      	ldr	r3, [pc, #96]	; (80038b0 <MX_TIM11_Init+0x94>)
 8003850:	2200      	movs	r2, #0
 8003852:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003854:	4b16      	ldr	r3, [pc, #88]	; (80038b0 <MX_TIM11_Init+0x94>)
 8003856:	2200      	movs	r2, #0
 8003858:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800385a:	4815      	ldr	r0, [pc, #84]	; (80038b0 <MX_TIM11_Init+0x94>)
 800385c:	f002 fba2 	bl	8005fa4 <HAL_TIM_Base_Init>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8003866:	f7ff fae8 	bl	8002e3a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800386a:	4811      	ldr	r0, [pc, #68]	; (80038b0 <MX_TIM11_Init+0x94>)
 800386c:	f002 fc38 	bl	80060e0 <HAL_TIM_PWM_Init>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8003876:	f7ff fae0 	bl	8002e3a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800387a:	2360      	movs	r3, #96	; 0x60
 800387c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800387e:	2300      	movs	r3, #0
 8003880:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003882:	2300      	movs	r3, #0
 8003884:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800388a:	1d3b      	adds	r3, r7, #4
 800388c:	2200      	movs	r2, #0
 800388e:	4619      	mov	r1, r3
 8003890:	4807      	ldr	r0, [pc, #28]	; (80038b0 <MX_TIM11_Init+0x94>)
 8003892:	f002 ff91 	bl	80067b8 <HAL_TIM_PWM_ConfigChannel>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 800389c:	f7ff facd 	bl	8002e3a <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim11);
 80038a0:	4803      	ldr	r0, [pc, #12]	; (80038b0 <MX_TIM11_Init+0x94>)
 80038a2:	f000 fa0d 	bl	8003cc0 <HAL_TIM_MspPostInit>

}
 80038a6:	bf00      	nop
 80038a8:	3720      	adds	r7, #32
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	200009d4 	.word	0x200009d4
 80038b4:	40014800 	.word	0x40014800

080038b8 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
  TIM_IC_InitTypeDef sConfigIC = {0};
 80038be:	463b      	mov	r3, r7
 80038c0:	2200      	movs	r2, #0
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	605a      	str	r2, [r3, #4]
 80038c6:	609a      	str	r2, [r3, #8]
 80038c8:	60da      	str	r2, [r3, #12]

  htim12.Instance = TIM12;
 80038ca:	4b19      	ldr	r3, [pc, #100]	; (8003930 <MX_TIM12_Init+0x78>)
 80038cc:	4a19      	ldr	r2, [pc, #100]	; (8003934 <MX_TIM12_Init+0x7c>)
 80038ce:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 80038d0:	4b17      	ldr	r3, [pc, #92]	; (8003930 <MX_TIM12_Init+0x78>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d6:	4b16      	ldr	r3, [pc, #88]	; (8003930 <MX_TIM12_Init+0x78>)
 80038d8:	2200      	movs	r2, #0
 80038da:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 80038dc:	4b14      	ldr	r3, [pc, #80]	; (8003930 <MX_TIM12_Init+0x78>)
 80038de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80038e2:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038e4:	4b12      	ldr	r3, [pc, #72]	; (8003930 <MX_TIM12_Init+0x78>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038ea:	4b11      	ldr	r3, [pc, #68]	; (8003930 <MX_TIM12_Init+0x78>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 80038f0:	480f      	ldr	r0, [pc, #60]	; (8003930 <MX_TIM12_Init+0x78>)
 80038f2:	f002 fc69 	bl	80061c8 <HAL_TIM_IC_Init>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d001      	beq.n	8003900 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 80038fc:	f7ff fa9d 	bl	8002e3a <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003900:	2300      	movs	r3, #0
 8003902:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003904:	2301      	movs	r3, #1
 8003906:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003908:	2300      	movs	r3, #0
 800390a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800390c:	2300      	movs	r3, #0
 800390e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003910:	463b      	mov	r3, r7
 8003912:	2204      	movs	r2, #4
 8003914:	4619      	mov	r1, r3
 8003916:	4806      	ldr	r0, [pc, #24]	; (8003930 <MX_TIM12_Init+0x78>)
 8003918:	f002 feb2 	bl	8006680 <HAL_TIM_IC_ConfigChannel>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <MX_TIM12_Init+0x6e>
  {
    Error_Handler();
 8003922:	f7ff fa8a 	bl	8002e3a <Error_Handler>
  }

}
 8003926:	bf00      	nop
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	20000b14 	.word	0x20000b14
 8003934:	40001800 	.word	0x40001800

08003938 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08c      	sub	sp, #48	; 0x30
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003940:	f107 031c 	add.w	r3, r7, #28
 8003944:	2200      	movs	r2, #0
 8003946:	601a      	str	r2, [r3, #0]
 8003948:	605a      	str	r2, [r3, #4]
 800394a:	609a      	str	r2, [r3, #8]
 800394c:	60da      	str	r2, [r3, #12]
 800394e:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a33      	ldr	r2, [pc, #204]	; (8003a24 <HAL_TIM_IC_MspInit+0xec>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d12d      	bne.n	80039b6 <HAL_TIM_IC_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800395a:	2300      	movs	r3, #0
 800395c:	61bb      	str	r3, [r7, #24]
 800395e:	4b32      	ldr	r3, [pc, #200]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 8003960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003962:	4a31      	ldr	r2, [pc, #196]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 8003964:	f043 0301 	orr.w	r3, r3, #1
 8003968:	6453      	str	r3, [r2, #68]	; 0x44
 800396a:	4b2f      	ldr	r3, [pc, #188]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 800396c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	61bb      	str	r3, [r7, #24]
 8003974:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	617b      	str	r3, [r7, #20]
 800397a:	4b2b      	ldr	r3, [pc, #172]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 800397c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397e:	4a2a      	ldr	r2, [pc, #168]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 8003980:	f043 0301 	orr.w	r3, r3, #1
 8003984:	6313      	str	r3, [r2, #48]	; 0x30
 8003986:	4b28      	ldr	r3, [pc, #160]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 8003988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	617b      	str	r3, [r7, #20]
 8003990:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ECHOR_Pin;
 8003992:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003998:	2302      	movs	r3, #2
 800399a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800399c:	2300      	movs	r3, #0
 800399e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039a0:	2300      	movs	r3, #0
 80039a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80039a4:	2301      	movs	r3, #1
 80039a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ECHOR_GPIO_Port, &GPIO_InitStruct);
 80039a8:	f107 031c 	add.w	r3, r7, #28
 80039ac:	4619      	mov	r1, r3
 80039ae:	481f      	ldr	r0, [pc, #124]	; (8003a2c <HAL_TIM_IC_MspInit+0xf4>)
 80039b0:	f000 fec6 	bl	8004740 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80039b4:	e031      	b.n	8003a1a <HAL_TIM_IC_MspInit+0xe2>
  else if(tim_icHandle->Instance==TIM12)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a1d      	ldr	r2, [pc, #116]	; (8003a30 <HAL_TIM_IC_MspInit+0xf8>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d12c      	bne.n	8003a1a <HAL_TIM_IC_MspInit+0xe2>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80039c0:	2300      	movs	r3, #0
 80039c2:	613b      	str	r3, [r7, #16]
 80039c4:	4b18      	ldr	r3, [pc, #96]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 80039c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c8:	4a17      	ldr	r2, [pc, #92]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 80039ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039ce:	6413      	str	r3, [r2, #64]	; 0x40
 80039d0:	4b15      	ldr	r3, [pc, #84]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 80039d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039d8:	613b      	str	r3, [r7, #16]
 80039da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039dc:	2300      	movs	r3, #0
 80039de:	60fb      	str	r3, [r7, #12]
 80039e0:	4b11      	ldr	r3, [pc, #68]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 80039e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e4:	4a10      	ldr	r2, [pc, #64]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 80039e6:	f043 0302 	orr.w	r3, r3, #2
 80039ea:	6313      	str	r3, [r2, #48]	; 0x30
 80039ec:	4b0e      	ldr	r3, [pc, #56]	; (8003a28 <HAL_TIM_IC_MspInit+0xf0>)
 80039ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	60fb      	str	r3, [r7, #12]
 80039f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ECHOL_Pin;
 80039f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039fe:	2302      	movs	r3, #2
 8003a00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a02:	2300      	movs	r3, #0
 8003a04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a06:	2300      	movs	r3, #0
 8003a08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003a0a:	2309      	movs	r3, #9
 8003a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ECHOL_GPIO_Port, &GPIO_InitStruct);
 8003a0e:	f107 031c 	add.w	r3, r7, #28
 8003a12:	4619      	mov	r1, r3
 8003a14:	4807      	ldr	r0, [pc, #28]	; (8003a34 <HAL_TIM_IC_MspInit+0xfc>)
 8003a16:	f000 fe93 	bl	8004740 <HAL_GPIO_Init>
}
 8003a1a:	bf00      	nop
 8003a1c:	3730      	adds	r7, #48	; 0x30
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	40010000 	.word	0x40010000
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	40020000 	.word	0x40020000
 8003a30:	40001800 	.word	0x40001800
 8003a34:	40020400 	.word	0x40020400

08003a38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b088      	sub	sp, #32
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a48:	d116      	bne.n	8003a78 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	61fb      	str	r3, [r7, #28]
 8003a4e:	4b46      	ldr	r3, [pc, #280]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a52:	4a45      	ldr	r2, [pc, #276]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003a54:	f043 0301 	orr.w	r3, r3, #1
 8003a58:	6413      	str	r3, [r2, #64]	; 0x40
 8003a5a:	4b43      	ldr	r3, [pc, #268]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	61fb      	str	r3, [r7, #28]
 8003a64:	69fb      	ldr	r3, [r7, #28]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003a66:	2200      	movs	r2, #0
 8003a68:	2100      	movs	r1, #0
 8003a6a:	201c      	movs	r0, #28
 8003a6c:	f000 fd43 	bl	80044f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003a70:	201c      	movs	r0, #28
 8003a72:	f000 fd5c 	bl	800452e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8003a76:	e072      	b.n	8003b5e <HAL_TIM_Base_MspInit+0x126>
  else if(tim_baseHandle->Instance==TIM4)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a3b      	ldr	r2, [pc, #236]	; (8003b6c <HAL_TIM_Base_MspInit+0x134>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d10e      	bne.n	8003aa0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a82:	2300      	movs	r3, #0
 8003a84:	61bb      	str	r3, [r7, #24]
 8003a86:	4b38      	ldr	r3, [pc, #224]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8a:	4a37      	ldr	r2, [pc, #220]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003a8c:	f043 0304 	orr.w	r3, r3, #4
 8003a90:	6413      	str	r3, [r2, #64]	; 0x40
 8003a92:	4b35      	ldr	r3, [pc, #212]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a96:	f003 0304 	and.w	r3, r3, #4
 8003a9a:	61bb      	str	r3, [r7, #24]
 8003a9c:	69bb      	ldr	r3, [r7, #24]
}
 8003a9e:	e05e      	b.n	8003b5e <HAL_TIM_Base_MspInit+0x126>
  else if(tim_baseHandle->Instance==TIM6)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a32      	ldr	r2, [pc, #200]	; (8003b70 <HAL_TIM_Base_MspInit+0x138>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d116      	bne.n	8003ad8 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003aaa:	2300      	movs	r3, #0
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	4b2e      	ldr	r3, [pc, #184]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	4a2d      	ldr	r2, [pc, #180]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003ab4:	f043 0310 	orr.w	r3, r3, #16
 8003ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aba:	4b2b      	ldr	r3, [pc, #172]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abe:	f003 0310 	and.w	r3, r3, #16
 8003ac2:	617b      	str	r3, [r7, #20]
 8003ac4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	2100      	movs	r1, #0
 8003aca:	2036      	movs	r0, #54	; 0x36
 8003acc:	f000 fd13 	bl	80044f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003ad0:	2036      	movs	r0, #54	; 0x36
 8003ad2:	f000 fd2c 	bl	800452e <HAL_NVIC_EnableIRQ>
}
 8003ad6:	e042      	b.n	8003b5e <HAL_TIM_Base_MspInit+0x126>
  else if(tim_baseHandle->Instance==TIM7)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a25      	ldr	r2, [pc, #148]	; (8003b74 <HAL_TIM_Base_MspInit+0x13c>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d116      	bne.n	8003b10 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	613b      	str	r3, [r7, #16]
 8003ae6:	4b20      	ldr	r3, [pc, #128]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aea:	4a1f      	ldr	r2, [pc, #124]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003aec:	f043 0320 	orr.w	r3, r3, #32
 8003af0:	6413      	str	r3, [r2, #64]	; 0x40
 8003af2:	4b1d      	ldr	r3, [pc, #116]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af6:	f003 0320 	and.w	r3, r3, #32
 8003afa:	613b      	str	r3, [r7, #16]
 8003afc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003afe:	2200      	movs	r2, #0
 8003b00:	2100      	movs	r1, #0
 8003b02:	2037      	movs	r0, #55	; 0x37
 8003b04:	f000 fcf7 	bl	80044f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003b08:	2037      	movs	r0, #55	; 0x37
 8003b0a:	f000 fd10 	bl	800452e <HAL_NVIC_EnableIRQ>
}
 8003b0e:	e026      	b.n	8003b5e <HAL_TIM_Base_MspInit+0x126>
  else if(tim_baseHandle->Instance==TIM9)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a18      	ldr	r2, [pc, #96]	; (8003b78 <HAL_TIM_Base_MspInit+0x140>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d10e      	bne.n	8003b38 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	60fb      	str	r3, [r7, #12]
 8003b1e:	4b12      	ldr	r3, [pc, #72]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b22:	4a11      	ldr	r2, [pc, #68]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b28:	6453      	str	r3, [r2, #68]	; 0x44
 8003b2a:	4b0f      	ldr	r3, [pc, #60]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b32:	60fb      	str	r3, [r7, #12]
 8003b34:	68fb      	ldr	r3, [r7, #12]
}
 8003b36:	e012      	b.n	8003b5e <HAL_TIM_Base_MspInit+0x126>
  else if(tim_baseHandle->Instance==TIM11)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a0f      	ldr	r2, [pc, #60]	; (8003b7c <HAL_TIM_Base_MspInit+0x144>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d10d      	bne.n	8003b5e <HAL_TIM_Base_MspInit+0x126>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003b42:	2300      	movs	r3, #0
 8003b44:	60bb      	str	r3, [r7, #8]
 8003b46:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b4a:	4a07      	ldr	r2, [pc, #28]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b50:	6453      	str	r3, [r2, #68]	; 0x44
 8003b52:	4b05      	ldr	r3, [pc, #20]	; (8003b68 <HAL_TIM_Base_MspInit+0x130>)
 8003b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b5a:	60bb      	str	r3, [r7, #8]
 8003b5c:	68bb      	ldr	r3, [r7, #8]
}
 8003b5e:	bf00      	nop
 8003b60:	3720      	adds	r7, #32
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	40023800 	.word	0x40023800
 8003b6c:	40000800 	.word	0x40000800
 8003b70:	40001000 	.word	0x40001000
 8003b74:	40001400 	.word	0x40001400
 8003b78:	40014000 	.word	0x40014000
 8003b7c:	40014800 	.word	0x40014800

08003b80 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b08c      	sub	sp, #48	; 0x30
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b88:	f107 031c 	add.w	r3, r7, #28
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	605a      	str	r2, [r3, #4]
 8003b92:	609a      	str	r2, [r3, #8]
 8003b94:	60da      	str	r2, [r3, #12]
 8003b96:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a32      	ldr	r2, [pc, #200]	; (8003c68 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d12c      	bne.n	8003bfc <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	61bb      	str	r3, [r7, #24]
 8003ba6:	4b31      	ldr	r3, [pc, #196]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003baa:	4a30      	ldr	r2, [pc, #192]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003bac:	f043 0302 	orr.w	r3, r3, #2
 8003bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8003bb2:	4b2e      	ldr	r3, [pc, #184]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	61bb      	str	r3, [r7, #24]
 8003bbc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	617b      	str	r3, [r7, #20]
 8003bc2:	4b2a      	ldr	r3, [pc, #168]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	4a29      	ldr	r2, [pc, #164]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003bc8:	f043 0302 	orr.w	r3, r3, #2
 8003bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8003bce:	4b27      	ldr	r3, [pc, #156]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	617b      	str	r3, [r7, #20]
 8003bd8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCR_CHA_Pin|ENCR_CHB_Pin;
 8003bda:	2330      	movs	r3, #48	; 0x30
 8003bdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bde:	2302      	movs	r3, #2
 8003be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be2:	2300      	movs	r3, #0
 8003be4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003be6:	2300      	movs	r3, #0
 8003be8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003bea:	2302      	movs	r3, #2
 8003bec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bee:	f107 031c 	add.w	r3, r7, #28
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	481e      	ldr	r0, [pc, #120]	; (8003c70 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003bf6:	f000 fda3 	bl	8004740 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003bfa:	e030      	b.n	8003c5e <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM5)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a1c      	ldr	r2, [pc, #112]	; (8003c74 <HAL_TIM_Encoder_MspInit+0xf4>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d12b      	bne.n	8003c5e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003c06:	2300      	movs	r3, #0
 8003c08:	613b      	str	r3, [r7, #16]
 8003c0a:	4b18      	ldr	r3, [pc, #96]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	4a17      	ldr	r2, [pc, #92]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003c10:	f043 0308 	orr.w	r3, r3, #8
 8003c14:	6413      	str	r3, [r2, #64]	; 0x40
 8003c16:	4b15      	ldr	r3, [pc, #84]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	f003 0308 	and.w	r3, r3, #8
 8003c1e:	613b      	str	r3, [r7, #16]
 8003c20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c22:	2300      	movs	r3, #0
 8003c24:	60fb      	str	r3, [r7, #12]
 8003c26:	4b11      	ldr	r3, [pc, #68]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c2a:	4a10      	ldr	r2, [pc, #64]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003c2c:	f043 0301 	orr.w	r3, r3, #1
 8003c30:	6313      	str	r3, [r2, #48]	; 0x30
 8003c32:	4b0e      	ldr	r3, [pc, #56]	; (8003c6c <HAL_TIM_Encoder_MspInit+0xec>)
 8003c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	60fb      	str	r3, [r7, #12]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCL_CHA_Pin|ENCL_CHB_Pin;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c42:	2302      	movs	r3, #2
 8003c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c46:	2300      	movs	r3, #0
 8003c48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003c4e:	2302      	movs	r3, #2
 8003c50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c52:	f107 031c 	add.w	r3, r7, #28
 8003c56:	4619      	mov	r1, r3
 8003c58:	4807      	ldr	r0, [pc, #28]	; (8003c78 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003c5a:	f000 fd71 	bl	8004740 <HAL_GPIO_Init>
}
 8003c5e:	bf00      	nop
 8003c60:	3730      	adds	r7, #48	; 0x30
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	40000400 	.word	0x40000400
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	40020400 	.word	0x40020400
 8003c74:	40000c00 	.word	0x40000c00
 8003c78:	40020000 	.word	0x40020000

08003c7c <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM8)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a0b      	ldr	r2, [pc, #44]	; (8003cb8 <HAL_TIM_OC_MspInit+0x3c>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d10d      	bne.n	8003caa <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	60fb      	str	r3, [r7, #12]
 8003c92:	4b0a      	ldr	r3, [pc, #40]	; (8003cbc <HAL_TIM_OC_MspInit+0x40>)
 8003c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c96:	4a09      	ldr	r2, [pc, #36]	; (8003cbc <HAL_TIM_OC_MspInit+0x40>)
 8003c98:	f043 0302 	orr.w	r3, r3, #2
 8003c9c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c9e:	4b07      	ldr	r3, [pc, #28]	; (8003cbc <HAL_TIM_OC_MspInit+0x40>)
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003caa:	bf00      	nop
 8003cac:	3714      	adds	r7, #20
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	40010400 	.word	0x40010400
 8003cbc:	40023800 	.word	0x40023800

08003cc0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b08c      	sub	sp, #48	; 0x30
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc8:	f107 031c 	add.w	r3, r7, #28
 8003ccc:	2200      	movs	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]
 8003cd0:	605a      	str	r2, [r3, #4]
 8003cd2:	609a      	str	r2, [r3, #8]
 8003cd4:	60da      	str	r2, [r3, #12]
 8003cd6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ce0:	d11f      	bne.n	8003d22 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	61bb      	str	r3, [r7, #24]
 8003ce6:	4b47      	ldr	r3, [pc, #284]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cea:	4a46      	ldr	r2, [pc, #280]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003cec:	f043 0302 	orr.w	r3, r3, #2
 8003cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8003cf2:	4b44      	ldr	r3, [pc, #272]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	61bb      	str	r3, [r7, #24]
 8003cfc:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = ROMI_PWMR_Pin;
 8003cfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d04:	2302      	movs	r3, #2
 8003d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003d10:	2301      	movs	r3, #1
 8003d12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ROMI_PWMR_GPIO_Port, &GPIO_InitStruct);
 8003d14:	f107 031c 	add.w	r3, r7, #28
 8003d18:	4619      	mov	r1, r3
 8003d1a:	483b      	ldr	r0, [pc, #236]	; (8003e08 <HAL_TIM_MspPostInit+0x148>)
 8003d1c:	f000 fd10 	bl	8004740 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8003d20:	e06b      	b.n	8003dfa <HAL_TIM_MspPostInit+0x13a>
  else if(timHandle->Instance==TIM4)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a39      	ldr	r2, [pc, #228]	; (8003e0c <HAL_TIM_MspPostInit+0x14c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d11e      	bne.n	8003d6a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	617b      	str	r3, [r7, #20]
 8003d30:	4b34      	ldr	r3, [pc, #208]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d34:	4a33      	ldr	r2, [pc, #204]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003d36:	f043 0302 	orr.w	r3, r3, #2
 8003d3a:	6313      	str	r3, [r2, #48]	; 0x30
 8003d3c:	4b31      	ldr	r3, [pc, #196]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	617b      	str	r3, [r7, #20]
 8003d46:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ROMI_PWML_Pin;
 8003d48:	2340      	movs	r3, #64	; 0x40
 8003d4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d50:	2300      	movs	r3, #0
 8003d52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d54:	2300      	movs	r3, #0
 8003d56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003d58:	2302      	movs	r3, #2
 8003d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ROMI_PWML_GPIO_Port, &GPIO_InitStruct);
 8003d5c:	f107 031c 	add.w	r3, r7, #28
 8003d60:	4619      	mov	r1, r3
 8003d62:	4829      	ldr	r0, [pc, #164]	; (8003e08 <HAL_TIM_MspPostInit+0x148>)
 8003d64:	f000 fcec 	bl	8004740 <HAL_GPIO_Init>
}
 8003d68:	e047      	b.n	8003dfa <HAL_TIM_MspPostInit+0x13a>
  else if(timHandle->Instance==TIM8)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a28      	ldr	r2, [pc, #160]	; (8003e10 <HAL_TIM_MspPostInit+0x150>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d11e      	bne.n	8003db2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d74:	2300      	movs	r3, #0
 8003d76:	613b      	str	r3, [r7, #16]
 8003d78:	4b22      	ldr	r3, [pc, #136]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7c:	4a21      	ldr	r2, [pc, #132]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003d7e:	f043 0302 	orr.w	r3, r3, #2
 8003d82:	6313      	str	r3, [r2, #48]	; 0x30
 8003d84:	4b1f      	ldr	r3, [pc, #124]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	613b      	str	r3, [r7, #16]
 8003d8e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SERVO1_PWM_Pin;
 8003d90:	2302      	movs	r3, #2
 8003d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d94:	2302      	movs	r3, #2
 8003d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003da0:	2303      	movs	r3, #3
 8003da2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO1_PWM_GPIO_Port, &GPIO_InitStruct);
 8003da4:	f107 031c 	add.w	r3, r7, #28
 8003da8:	4619      	mov	r1, r3
 8003daa:	4817      	ldr	r0, [pc, #92]	; (8003e08 <HAL_TIM_MspPostInit+0x148>)
 8003dac:	f000 fcc8 	bl	8004740 <HAL_GPIO_Init>
}
 8003db0:	e023      	b.n	8003dfa <HAL_TIM_MspPostInit+0x13a>
  else if(timHandle->Instance==TIM11)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a17      	ldr	r2, [pc, #92]	; (8003e14 <HAL_TIM_MspPostInit+0x154>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d11e      	bne.n	8003dfa <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	60fb      	str	r3, [r7, #12]
 8003dc0:	4b10      	ldr	r3, [pc, #64]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc4:	4a0f      	ldr	r2, [pc, #60]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003dc6:	f043 0302 	orr.w	r3, r3, #2
 8003dca:	6313      	str	r3, [r2, #48]	; 0x30
 8003dcc:	4b0d      	ldr	r3, [pc, #52]	; (8003e04 <HAL_TIM_MspPostInit+0x144>)
 8003dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	60fb      	str	r3, [r7, #12]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO2_PWM_Pin;
 8003dd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ddc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dde:	2302      	movs	r3, #2
 8003de0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de2:	2300      	movs	r3, #0
 8003de4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003de6:	2300      	movs	r3, #0
 8003de8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8003dea:	2303      	movs	r3, #3
 8003dec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO2_PWM_GPIO_Port, &GPIO_InitStruct);
 8003dee:	f107 031c 	add.w	r3, r7, #28
 8003df2:	4619      	mov	r1, r3
 8003df4:	4804      	ldr	r0, [pc, #16]	; (8003e08 <HAL_TIM_MspPostInit+0x148>)
 8003df6:	f000 fca3 	bl	8004740 <HAL_GPIO_Init>
}
 8003dfa:	bf00      	nop
 8003dfc:	3730      	adds	r7, #48	; 0x30
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	40023800 	.word	0x40023800
 8003e08:	40020400 	.word	0x40020400
 8003e0c:	40000800 	.word	0x40000800
 8003e10:	40010400 	.word	0x40010400
 8003e14:	40014800 	.word	0x40014800

08003e18 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8003e1c:	4b11      	ldr	r3, [pc, #68]	; (8003e64 <MX_USART2_UART_Init+0x4c>)
 8003e1e:	4a12      	ldr	r2, [pc, #72]	; (8003e68 <MX_USART2_UART_Init+0x50>)
 8003e20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003e22:	4b10      	ldr	r3, [pc, #64]	; (8003e64 <MX_USART2_UART_Init+0x4c>)
 8003e24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003e28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003e2a:	4b0e      	ldr	r3, [pc, #56]	; (8003e64 <MX_USART2_UART_Init+0x4c>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003e30:	4b0c      	ldr	r3, [pc, #48]	; (8003e64 <MX_USART2_UART_Init+0x4c>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003e36:	4b0b      	ldr	r3, [pc, #44]	; (8003e64 <MX_USART2_UART_Init+0x4c>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003e3c:	4b09      	ldr	r3, [pc, #36]	; (8003e64 <MX_USART2_UART_Init+0x4c>)
 8003e3e:	220c      	movs	r2, #12
 8003e40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e42:	4b08      	ldr	r3, [pc, #32]	; (8003e64 <MX_USART2_UART_Init+0x4c>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e48:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <MX_USART2_UART_Init+0x4c>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003e4e:	4805      	ldr	r0, [pc, #20]	; (8003e64 <MX_USART2_UART_Init+0x4c>)
 8003e50:	f003 fb7e 	bl	8007550 <HAL_UART_Init>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003e5a:	f7fe ffee 	bl	8002e3a <Error_Handler>
  }

}
 8003e5e:	bf00      	nop
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	20000bd4 	.word	0x20000bd4
 8003e68:	40004400 	.word	0x40004400

08003e6c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8003e70:	4b11      	ldr	r3, [pc, #68]	; (8003eb8 <MX_USART3_UART_Init+0x4c>)
 8003e72:	4a12      	ldr	r2, [pc, #72]	; (8003ebc <MX_USART3_UART_Init+0x50>)
 8003e74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003e76:	4b10      	ldr	r3, [pc, #64]	; (8003eb8 <MX_USART3_UART_Init+0x4c>)
 8003e78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003e7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003e7e:	4b0e      	ldr	r3, [pc, #56]	; (8003eb8 <MX_USART3_UART_Init+0x4c>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003e84:	4b0c      	ldr	r3, [pc, #48]	; (8003eb8 <MX_USART3_UART_Init+0x4c>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003e8a:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <MX_USART3_UART_Init+0x4c>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003e90:	4b09      	ldr	r3, [pc, #36]	; (8003eb8 <MX_USART3_UART_Init+0x4c>)
 8003e92:	220c      	movs	r2, #12
 8003e94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e96:	4b08      	ldr	r3, [pc, #32]	; (8003eb8 <MX_USART3_UART_Init+0x4c>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e9c:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <MX_USART3_UART_Init+0x4c>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003ea2:	4805      	ldr	r0, [pc, #20]	; (8003eb8 <MX_USART3_UART_Init+0x4c>)
 8003ea4:	f003 fb54 	bl	8007550 <HAL_UART_Init>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003eae:	f7fe ffc4 	bl	8002e3a <Error_Handler>
  }

}
 8003eb2:	bf00      	nop
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	20000b94 	.word	0x20000b94
 8003ebc:	40004800 	.word	0x40004800

08003ec0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b08c      	sub	sp, #48	; 0x30
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ec8:	f107 031c 	add.w	r3, r7, #28
 8003ecc:	2200      	movs	r2, #0
 8003ece:	601a      	str	r2, [r3, #0]
 8003ed0:	605a      	str	r2, [r3, #4]
 8003ed2:	609a      	str	r2, [r3, #8]
 8003ed4:	60da      	str	r2, [r3, #12]
 8003ed6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a36      	ldr	r2, [pc, #216]	; (8003fb8 <HAL_UART_MspInit+0xf8>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d134      	bne.n	8003f4c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61bb      	str	r3, [r7, #24]
 8003ee6:	4b35      	ldr	r3, [pc, #212]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eea:	4a34      	ldr	r2, [pc, #208]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003eec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ef0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ef2:	4b32      	ldr	r3, [pc, #200]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003efa:	61bb      	str	r3, [r7, #24]
 8003efc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003efe:	2300      	movs	r3, #0
 8003f00:	617b      	str	r3, [r7, #20]
 8003f02:	4b2e      	ldr	r3, [pc, #184]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f06:	4a2d      	ldr	r2, [pc, #180]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003f08:	f043 0301 	orr.w	r3, r3, #1
 8003f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f0e:	4b2b      	ldr	r3, [pc, #172]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	617b      	str	r3, [r7, #20]
 8003f18:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003f1a:	230c      	movs	r3, #12
 8003f1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f1e:	2302      	movs	r3, #2
 8003f20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f22:	2300      	movs	r3, #0
 8003f24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f26:	2303      	movs	r3, #3
 8003f28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003f2a:	2307      	movs	r3, #7
 8003f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f2e:	f107 031c 	add.w	r3, r7, #28
 8003f32:	4619      	mov	r1, r3
 8003f34:	4822      	ldr	r0, [pc, #136]	; (8003fc0 <HAL_UART_MspInit+0x100>)
 8003f36:	f000 fc03 	bl	8004740 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	2026      	movs	r0, #38	; 0x26
 8003f40:	f000 fad9 	bl	80044f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003f44:	2026      	movs	r0, #38	; 0x26
 8003f46:	f000 faf2 	bl	800452e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003f4a:	e031      	b.n	8003fb0 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART3)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a1c      	ldr	r2, [pc, #112]	; (8003fc4 <HAL_UART_MspInit+0x104>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d12c      	bne.n	8003fb0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003f56:	2300      	movs	r3, #0
 8003f58:	613b      	str	r3, [r7, #16]
 8003f5a:	4b18      	ldr	r3, [pc, #96]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	4a17      	ldr	r2, [pc, #92]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003f60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f64:	6413      	str	r3, [r2, #64]	; 0x40
 8003f66:	4b15      	ldr	r3, [pc, #84]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f6e:	613b      	str	r3, [r7, #16]
 8003f70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f72:	2300      	movs	r3, #0
 8003f74:	60fb      	str	r3, [r7, #12]
 8003f76:	4b11      	ldr	r3, [pc, #68]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7a:	4a10      	ldr	r2, [pc, #64]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003f7c:	f043 0304 	orr.w	r3, r3, #4
 8003f80:	6313      	str	r3, [r2, #48]	; 0x30
 8003f82:	4b0e      	ldr	r3, [pc, #56]	; (8003fbc <HAL_UART_MspInit+0xfc>)
 8003f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	60fb      	str	r3, [r7, #12]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003f8e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003f92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f94:	2302      	movs	r3, #2
 8003f96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003fa0:	2307      	movs	r3, #7
 8003fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fa4:	f107 031c 	add.w	r3, r7, #28
 8003fa8:	4619      	mov	r1, r3
 8003faa:	4807      	ldr	r0, [pc, #28]	; (8003fc8 <HAL_UART_MspInit+0x108>)
 8003fac:	f000 fbc8 	bl	8004740 <HAL_GPIO_Init>
}
 8003fb0:	bf00      	nop
 8003fb2:	3730      	adds	r7, #48	; 0x30
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	40004400 	.word	0x40004400
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	40020000 	.word	0x40020000
 8003fc4:	40004800 	.word	0x40004800
 8003fc8:	40020800 	.word	0x40020800

08003fcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003fcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004004 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003fd0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003fd2:	e003      	b.n	8003fdc <LoopCopyDataInit>

08003fd4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003fd4:	4b0c      	ldr	r3, [pc, #48]	; (8004008 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003fd6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003fd8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003fda:	3104      	adds	r1, #4

08003fdc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003fdc:	480b      	ldr	r0, [pc, #44]	; (800400c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003fde:	4b0c      	ldr	r3, [pc, #48]	; (8004010 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003fe0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003fe2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003fe4:	d3f6      	bcc.n	8003fd4 <CopyDataInit>
  ldr  r2, =_sbss
 8003fe6:	4a0b      	ldr	r2, [pc, #44]	; (8004014 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003fe8:	e002      	b.n	8003ff0 <LoopFillZerobss>

08003fea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003fea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003fec:	f842 3b04 	str.w	r3, [r2], #4

08003ff0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003ff0:	4b09      	ldr	r3, [pc, #36]	; (8004018 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003ff2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003ff4:	d3f9      	bcc.n	8003fea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003ff6:	f7ff f8e7 	bl	80031c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ffa:	f004 fb5f 	bl	80086bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ffe:	f7fe fdfb 	bl	8002bf8 <main>
  bx  lr    
 8004002:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004004:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004008:	0800cda8 	.word	0x0800cda8
  ldr  r0, =_sdata
 800400c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004010:	200002d8 	.word	0x200002d8
  ldr  r2, =_sbss
 8004014:	200002d8 	.word	0x200002d8
  ldr  r3, = _ebss
 8004018:	20000c1c 	.word	0x20000c1c

0800401c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800401c:	e7fe      	b.n	800401c <ADC_IRQHandler>
	...

08004020 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004024:	4b0e      	ldr	r3, [pc, #56]	; (8004060 <HAL_Init+0x40>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a0d      	ldr	r2, [pc, #52]	; (8004060 <HAL_Init+0x40>)
 800402a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800402e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004030:	4b0b      	ldr	r3, [pc, #44]	; (8004060 <HAL_Init+0x40>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a0a      	ldr	r2, [pc, #40]	; (8004060 <HAL_Init+0x40>)
 8004036:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800403a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800403c:	4b08      	ldr	r3, [pc, #32]	; (8004060 <HAL_Init+0x40>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a07      	ldr	r2, [pc, #28]	; (8004060 <HAL_Init+0x40>)
 8004042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004046:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004048:	2003      	movs	r0, #3
 800404a:	f000 fa49 	bl	80044e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800404e:	2000      	movs	r0, #0
 8004050:	f000 f808 	bl	8004064 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004054:	f7fe ff96 	bl	8002f84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	40023c00 	.word	0x40023c00

08004064 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800406c:	4b12      	ldr	r3, [pc, #72]	; (80040b8 <HAL_InitTick+0x54>)
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	4b12      	ldr	r3, [pc, #72]	; (80040bc <HAL_InitTick+0x58>)
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	4619      	mov	r1, r3
 8004076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800407a:	fbb3 f3f1 	udiv	r3, r3, r1
 800407e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004082:	4618      	mov	r0, r3
 8004084:	f000 fa61 	bl	800454a <HAL_SYSTICK_Config>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e00e      	b.n	80040b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2b0f      	cmp	r3, #15
 8004096:	d80a      	bhi.n	80040ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004098:	2200      	movs	r2, #0
 800409a:	6879      	ldr	r1, [r7, #4]
 800409c:	f04f 30ff 	mov.w	r0, #4294967295
 80040a0:	f000 fa29 	bl	80044f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040a4:	4a06      	ldr	r2, [pc, #24]	; (80040c0 <HAL_InitTick+0x5c>)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
 80040ac:	e000      	b.n	80040b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3708      	adds	r7, #8
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	200000fc 	.word	0x200000fc
 80040bc:	20000104 	.word	0x20000104
 80040c0:	20000100 	.word	0x20000100

080040c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040c8:	4b06      	ldr	r3, [pc, #24]	; (80040e4 <HAL_IncTick+0x20>)
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	461a      	mov	r2, r3
 80040ce:	4b06      	ldr	r3, [pc, #24]	; (80040e8 <HAL_IncTick+0x24>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4413      	add	r3, r2
 80040d4:	4a04      	ldr	r2, [pc, #16]	; (80040e8 <HAL_IncTick+0x24>)
 80040d6:	6013      	str	r3, [r2, #0]
}
 80040d8:	bf00      	nop
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	20000104 	.word	0x20000104
 80040e8:	20000c14 	.word	0x20000c14

080040ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
  return uwTick;
 80040f0:	4b03      	ldr	r3, [pc, #12]	; (8004100 <HAL_GetTick+0x14>)
 80040f2:	681b      	ldr	r3, [r3, #0]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	20000c14 	.word	0x20000c14

08004104 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800410c:	f7ff ffee 	bl	80040ec <HAL_GetTick>
 8004110:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800411c:	d005      	beq.n	800412a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800411e:	4b09      	ldr	r3, [pc, #36]	; (8004144 <HAL_Delay+0x40>)
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	461a      	mov	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	4413      	add	r3, r2
 8004128:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800412a:	bf00      	nop
 800412c:	f7ff ffde 	bl	80040ec <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	429a      	cmp	r2, r3
 800413a:	d8f7      	bhi.n	800412c <HAL_Delay+0x28>
  {
  }
}
 800413c:	bf00      	nop
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	20000104 	.word	0x20000104

08004148 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e0ed      	b.n	8004336 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	d102      	bne.n	800416c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7fe fa94 	bl	8002694 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 0202 	bic.w	r2, r2, #2
 800417a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800417c:	f7ff ffb6 	bl	80040ec <HAL_GetTick>
 8004180:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004182:	e012      	b.n	80041aa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004184:	f7ff ffb2 	bl	80040ec <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b0a      	cmp	r3, #10
 8004190:	d90b      	bls.n	80041aa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004196:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2205      	movs	r2, #5
 80041a2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e0c5      	b.n	8004336 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1e5      	bne.n	8004184 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f042 0201 	orr.w	r2, r2, #1
 80041c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041c8:	f7ff ff90 	bl	80040ec <HAL_GetTick>
 80041cc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80041ce:	e012      	b.n	80041f6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80041d0:	f7ff ff8c 	bl	80040ec <HAL_GetTick>
 80041d4:	4602      	mov	r2, r0
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	2b0a      	cmp	r3, #10
 80041dc:	d90b      	bls.n	80041f6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2205      	movs	r2, #5
 80041ee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e09f      	b.n	8004336 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	2b00      	cmp	r3, #0
 8004202:	d0e5      	beq.n	80041d0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	7e1b      	ldrb	r3, [r3, #24]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d108      	bne.n	800421e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	e007      	b.n	800422e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800422c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	7e5b      	ldrb	r3, [r3, #25]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d108      	bne.n	8004248 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004244:	601a      	str	r2, [r3, #0]
 8004246:	e007      	b.n	8004258 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004256:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	7e9b      	ldrb	r3, [r3, #26]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d108      	bne.n	8004272 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0220 	orr.w	r2, r2, #32
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	e007      	b.n	8004282 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 0220 	bic.w	r2, r2, #32
 8004280:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	7edb      	ldrb	r3, [r3, #27]
 8004286:	2b01      	cmp	r3, #1
 8004288:	d108      	bne.n	800429c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f022 0210 	bic.w	r2, r2, #16
 8004298:	601a      	str	r2, [r3, #0]
 800429a:	e007      	b.n	80042ac <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0210 	orr.w	r2, r2, #16
 80042aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	7f1b      	ldrb	r3, [r3, #28]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d108      	bne.n	80042c6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f042 0208 	orr.w	r2, r2, #8
 80042c2:	601a      	str	r2, [r3, #0]
 80042c4:	e007      	b.n	80042d6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0208 	bic.w	r2, r2, #8
 80042d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	7f5b      	ldrb	r3, [r3, #29]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d108      	bne.n	80042f0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f042 0204 	orr.w	r2, r2, #4
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	e007      	b.n	8004300 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f022 0204 	bic.w	r2, r2, #4
 80042fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	431a      	orrs	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	ea42 0103 	orr.w	r1, r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	1e5a      	subs	r2, r3, #1
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	430a      	orrs	r2, r1
 8004324:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
	...

08004340 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f003 0307 	and.w	r3, r3, #7
 800434e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004350:	4b0c      	ldr	r3, [pc, #48]	; (8004384 <__NVIC_SetPriorityGrouping+0x44>)
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800435c:	4013      	ands	r3, r2
 800435e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004368:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800436c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004370:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004372:	4a04      	ldr	r2, [pc, #16]	; (8004384 <__NVIC_SetPriorityGrouping+0x44>)
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	60d3      	str	r3, [r2, #12]
}
 8004378:	bf00      	nop
 800437a:	3714      	adds	r7, #20
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	e000ed00 	.word	0xe000ed00

08004388 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004388:	b480      	push	{r7}
 800438a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800438c:	4b04      	ldr	r3, [pc, #16]	; (80043a0 <__NVIC_GetPriorityGrouping+0x18>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	0a1b      	lsrs	r3, r3, #8
 8004392:	f003 0307 	and.w	r3, r3, #7
}
 8004396:	4618      	mov	r0, r3
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr
 80043a0:	e000ed00 	.word	0xe000ed00

080043a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	4603      	mov	r3, r0
 80043ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	db0b      	blt.n	80043ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043b6:	79fb      	ldrb	r3, [r7, #7]
 80043b8:	f003 021f 	and.w	r2, r3, #31
 80043bc:	4907      	ldr	r1, [pc, #28]	; (80043dc <__NVIC_EnableIRQ+0x38>)
 80043be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c2:	095b      	lsrs	r3, r3, #5
 80043c4:	2001      	movs	r0, #1
 80043c6:	fa00 f202 	lsl.w	r2, r0, r2
 80043ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80043ce:	bf00      	nop
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	e000e100 	.word	0xe000e100

080043e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	6039      	str	r1, [r7, #0]
 80043ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	db0a      	blt.n	800440a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	490c      	ldr	r1, [pc, #48]	; (800442c <__NVIC_SetPriority+0x4c>)
 80043fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043fe:	0112      	lsls	r2, r2, #4
 8004400:	b2d2      	uxtb	r2, r2
 8004402:	440b      	add	r3, r1
 8004404:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004408:	e00a      	b.n	8004420 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	b2da      	uxtb	r2, r3
 800440e:	4908      	ldr	r1, [pc, #32]	; (8004430 <__NVIC_SetPriority+0x50>)
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	3b04      	subs	r3, #4
 8004418:	0112      	lsls	r2, r2, #4
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	440b      	add	r3, r1
 800441e:	761a      	strb	r2, [r3, #24]
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr
 800442c:	e000e100 	.word	0xe000e100
 8004430:	e000ed00 	.word	0xe000ed00

08004434 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004434:	b480      	push	{r7}
 8004436:	b089      	sub	sp, #36	; 0x24
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f003 0307 	and.w	r3, r3, #7
 8004446:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	f1c3 0307 	rsb	r3, r3, #7
 800444e:	2b04      	cmp	r3, #4
 8004450:	bf28      	it	cs
 8004452:	2304      	movcs	r3, #4
 8004454:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	3304      	adds	r3, #4
 800445a:	2b06      	cmp	r3, #6
 800445c:	d902      	bls.n	8004464 <NVIC_EncodePriority+0x30>
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	3b03      	subs	r3, #3
 8004462:	e000      	b.n	8004466 <NVIC_EncodePriority+0x32>
 8004464:	2300      	movs	r3, #0
 8004466:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004468:	f04f 32ff 	mov.w	r2, #4294967295
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	43da      	mvns	r2, r3
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	401a      	ands	r2, r3
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800447c:	f04f 31ff 	mov.w	r1, #4294967295
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	fa01 f303 	lsl.w	r3, r1, r3
 8004486:	43d9      	mvns	r1, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800448c:	4313      	orrs	r3, r2
         );
}
 800448e:	4618      	mov	r0, r3
 8004490:	3724      	adds	r7, #36	; 0x24
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr
	...

0800449c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	3b01      	subs	r3, #1
 80044a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044ac:	d301      	bcc.n	80044b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044ae:	2301      	movs	r3, #1
 80044b0:	e00f      	b.n	80044d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044b2:	4a0a      	ldr	r2, [pc, #40]	; (80044dc <SysTick_Config+0x40>)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	3b01      	subs	r3, #1
 80044b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044ba:	210f      	movs	r1, #15
 80044bc:	f04f 30ff 	mov.w	r0, #4294967295
 80044c0:	f7ff ff8e 	bl	80043e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044c4:	4b05      	ldr	r3, [pc, #20]	; (80044dc <SysTick_Config+0x40>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044ca:	4b04      	ldr	r3, [pc, #16]	; (80044dc <SysTick_Config+0x40>)
 80044cc:	2207      	movs	r2, #7
 80044ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	e000e010 	.word	0xe000e010

080044e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f7ff ff29 	bl	8004340 <__NVIC_SetPriorityGrouping>
}
 80044ee:	bf00      	nop
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b086      	sub	sp, #24
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	4603      	mov	r3, r0
 80044fe:	60b9      	str	r1, [r7, #8]
 8004500:	607a      	str	r2, [r7, #4]
 8004502:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004504:	2300      	movs	r3, #0
 8004506:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004508:	f7ff ff3e 	bl	8004388 <__NVIC_GetPriorityGrouping>
 800450c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	68b9      	ldr	r1, [r7, #8]
 8004512:	6978      	ldr	r0, [r7, #20]
 8004514:	f7ff ff8e 	bl	8004434 <NVIC_EncodePriority>
 8004518:	4602      	mov	r2, r0
 800451a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800451e:	4611      	mov	r1, r2
 8004520:	4618      	mov	r0, r3
 8004522:	f7ff ff5d 	bl	80043e0 <__NVIC_SetPriority>
}
 8004526:	bf00      	nop
 8004528:	3718      	adds	r7, #24
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b082      	sub	sp, #8
 8004532:	af00      	add	r7, sp, #0
 8004534:	4603      	mov	r3, r0
 8004536:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800453c:	4618      	mov	r0, r3
 800453e:	f7ff ff31 	bl	80043a4 <__NVIC_EnableIRQ>
}
 8004542:	bf00      	nop
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b082      	sub	sp, #8
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f7ff ffa2 	bl	800449c <SysTick_Config>
 8004558:	4603      	mov	r3, r0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8004562:	b580      	push	{r7, lr}
 8004564:	b082      	sub	sp, #8
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d101      	bne.n	8004574 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e014      	b.n	800459e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	791b      	ldrb	r3, [r3, #4]
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b00      	cmp	r3, #0
 800457c:	d105      	bne.n	800458a <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f7fe f8f7 	bl	8002778 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2202      	movs	r2, #2
 800458e:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3708      	adds	r7, #8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b082      	sub	sp, #8
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045bc:	d118      	bne.n	80045f0 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2204      	movs	r2, #4
 80045c2:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	f043 0201 	orr.w	r2, r3, #1
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80045d8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80045e8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 f825 	bl	800463a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045fe:	d118      	bne.n	8004632 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2204      	movs	r2, #4
 8004604:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	f043 0202 	orr.w	r2, r3, #2
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800461a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800462a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 f85b 	bl	80046e8 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8004632:	bf00      	nop
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800463a:	b480      	push	{r7}
 800463c:	b083      	sub	sp, #12
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004642:	bf00      	nop
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr

0800464e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800464e:	b480      	push	{r7}
 8004650:	b087      	sub	sp, #28
 8004652:	af00      	add	r7, sp, #0
 8004654:	60f8      	str	r0, [r7, #12]
 8004656:	60b9      	str	r1, [r7, #8]
 8004658:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800465a:	2300      	movs	r3, #0
 800465c:	617b      	str	r3, [r7, #20]
 800465e:	2300      	movs	r3, #0
 8004660:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	795b      	ldrb	r3, [r3, #5]
 8004666:	2b01      	cmp	r3, #1
 8004668:	d101      	bne.n	800466e <HAL_DAC_ConfigChannel+0x20>
 800466a:	2302      	movs	r3, #2
 800466c:	e036      	b.n	80046dc <HAL_DAC_ConfigChannel+0x8e>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2202      	movs	r2, #2
 8004678:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004682:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	43db      	mvns	r3, r3
 800468e:	697a      	ldr	r2, [r7, #20]
 8004690:	4013      	ands	r3, r2
 8004692:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	4313      	orrs	r3, r2
 800469e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	fa02 f303 	lsl.w	r3, r2, r3
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6819      	ldr	r1, [r3, #0]
 80046bc:	22c0      	movs	r2, #192	; 0xc0
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	fa02 f303 	lsl.w	r3, r2, r3
 80046c4:	43da      	mvns	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	400a      	ands	r2, r1
 80046cc:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2201      	movs	r2, #1
 80046d2:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	371c      	adds	r7, #28
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d004      	beq.n	800471a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2280      	movs	r2, #128	; 0x80
 8004714:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e00c      	b.n	8004734 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2205      	movs	r2, #5
 800471e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f022 0201 	bic.w	r2, r2, #1
 8004730:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004740:	b480      	push	{r7}
 8004742:	b089      	sub	sp, #36	; 0x24
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800474a:	2300      	movs	r3, #0
 800474c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800474e:	2300      	movs	r3, #0
 8004750:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004752:	2300      	movs	r3, #0
 8004754:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004756:	2300      	movs	r3, #0
 8004758:	61fb      	str	r3, [r7, #28]
 800475a:	e16b      	b.n	8004a34 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800475c:	2201      	movs	r2, #1
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	fa02 f303 	lsl.w	r3, r2, r3
 8004764:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	697a      	ldr	r2, [r7, #20]
 800476c:	4013      	ands	r3, r2
 800476e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	429a      	cmp	r2, r3
 8004776:	f040 815a 	bne.w	8004a2e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d00b      	beq.n	800479a <HAL_GPIO_Init+0x5a>
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d007      	beq.n	800479a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800478e:	2b11      	cmp	r3, #17
 8004790:	d003      	beq.n	800479a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2b12      	cmp	r3, #18
 8004798:	d130      	bne.n	80047fc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	005b      	lsls	r3, r3, #1
 80047a4:	2203      	movs	r2, #3
 80047a6:	fa02 f303 	lsl.w	r3, r2, r3
 80047aa:	43db      	mvns	r3, r3
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	4013      	ands	r3, r2
 80047b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68da      	ldr	r2, [r3, #12]
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	005b      	lsls	r3, r3, #1
 80047ba:	fa02 f303 	lsl.w	r3, r2, r3
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047d0:	2201      	movs	r2, #1
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	fa02 f303 	lsl.w	r3, r2, r3
 80047d8:	43db      	mvns	r3, r3
 80047da:	69ba      	ldr	r2, [r7, #24]
 80047dc:	4013      	ands	r3, r2
 80047de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	091b      	lsrs	r3, r3, #4
 80047e6:	f003 0201 	and.w	r2, r3, #1
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	fa02 f303 	lsl.w	r3, r2, r3
 80047f0:	69ba      	ldr	r2, [r7, #24]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	2203      	movs	r2, #3
 8004808:	fa02 f303 	lsl.w	r3, r2, r3
 800480c:	43db      	mvns	r3, r3
 800480e:	69ba      	ldr	r2, [r7, #24]
 8004810:	4013      	ands	r3, r2
 8004812:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	689a      	ldr	r2, [r3, #8]
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	005b      	lsls	r3, r3, #1
 800481c:	fa02 f303 	lsl.w	r3, r2, r3
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	4313      	orrs	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	2b02      	cmp	r3, #2
 8004832:	d003      	beq.n	800483c <HAL_GPIO_Init+0xfc>
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2b12      	cmp	r3, #18
 800483a:	d123      	bne.n	8004884 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	08da      	lsrs	r2, r3, #3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	3208      	adds	r2, #8
 8004844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004848:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	220f      	movs	r2, #15
 8004854:	fa02 f303 	lsl.w	r3, r2, r3
 8004858:	43db      	mvns	r3, r3
 800485a:	69ba      	ldr	r2, [r7, #24]
 800485c:	4013      	ands	r3, r2
 800485e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	691a      	ldr	r2, [r3, #16]
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	f003 0307 	and.w	r3, r3, #7
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	fa02 f303 	lsl.w	r3, r2, r3
 8004870:	69ba      	ldr	r2, [r7, #24]
 8004872:	4313      	orrs	r3, r2
 8004874:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	08da      	lsrs	r2, r3, #3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	3208      	adds	r2, #8
 800487e:	69b9      	ldr	r1, [r7, #24]
 8004880:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	005b      	lsls	r3, r3, #1
 800488e:	2203      	movs	r2, #3
 8004890:	fa02 f303 	lsl.w	r3, r2, r3
 8004894:	43db      	mvns	r3, r3
 8004896:	69ba      	ldr	r2, [r7, #24]
 8004898:	4013      	ands	r3, r2
 800489a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f003 0203 	and.w	r2, r3, #3
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	69ba      	ldr	r2, [r7, #24]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	69ba      	ldr	r2, [r7, #24]
 80048b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 80b4 	beq.w	8004a2e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]
 80048ca:	4b5f      	ldr	r3, [pc, #380]	; (8004a48 <HAL_GPIO_Init+0x308>)
 80048cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ce:	4a5e      	ldr	r2, [pc, #376]	; (8004a48 <HAL_GPIO_Init+0x308>)
 80048d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048d4:	6453      	str	r3, [r2, #68]	; 0x44
 80048d6:	4b5c      	ldr	r3, [pc, #368]	; (8004a48 <HAL_GPIO_Init+0x308>)
 80048d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048de:	60fb      	str	r3, [r7, #12]
 80048e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048e2:	4a5a      	ldr	r2, [pc, #360]	; (8004a4c <HAL_GPIO_Init+0x30c>)
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	089b      	lsrs	r3, r3, #2
 80048e8:	3302      	adds	r3, #2
 80048ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	f003 0303 	and.w	r3, r3, #3
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	220f      	movs	r2, #15
 80048fa:	fa02 f303 	lsl.w	r3, r2, r3
 80048fe:	43db      	mvns	r3, r3
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	4013      	ands	r3, r2
 8004904:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a51      	ldr	r2, [pc, #324]	; (8004a50 <HAL_GPIO_Init+0x310>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d02b      	beq.n	8004966 <HAL_GPIO_Init+0x226>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a50      	ldr	r2, [pc, #320]	; (8004a54 <HAL_GPIO_Init+0x314>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d025      	beq.n	8004962 <HAL_GPIO_Init+0x222>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a4f      	ldr	r2, [pc, #316]	; (8004a58 <HAL_GPIO_Init+0x318>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d01f      	beq.n	800495e <HAL_GPIO_Init+0x21e>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a4e      	ldr	r2, [pc, #312]	; (8004a5c <HAL_GPIO_Init+0x31c>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d019      	beq.n	800495a <HAL_GPIO_Init+0x21a>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a4d      	ldr	r2, [pc, #308]	; (8004a60 <HAL_GPIO_Init+0x320>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d013      	beq.n	8004956 <HAL_GPIO_Init+0x216>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a4c      	ldr	r2, [pc, #304]	; (8004a64 <HAL_GPIO_Init+0x324>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d00d      	beq.n	8004952 <HAL_GPIO_Init+0x212>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a4b      	ldr	r2, [pc, #300]	; (8004a68 <HAL_GPIO_Init+0x328>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d007      	beq.n	800494e <HAL_GPIO_Init+0x20e>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a4a      	ldr	r2, [pc, #296]	; (8004a6c <HAL_GPIO_Init+0x32c>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d101      	bne.n	800494a <HAL_GPIO_Init+0x20a>
 8004946:	2307      	movs	r3, #7
 8004948:	e00e      	b.n	8004968 <HAL_GPIO_Init+0x228>
 800494a:	2308      	movs	r3, #8
 800494c:	e00c      	b.n	8004968 <HAL_GPIO_Init+0x228>
 800494e:	2306      	movs	r3, #6
 8004950:	e00a      	b.n	8004968 <HAL_GPIO_Init+0x228>
 8004952:	2305      	movs	r3, #5
 8004954:	e008      	b.n	8004968 <HAL_GPIO_Init+0x228>
 8004956:	2304      	movs	r3, #4
 8004958:	e006      	b.n	8004968 <HAL_GPIO_Init+0x228>
 800495a:	2303      	movs	r3, #3
 800495c:	e004      	b.n	8004968 <HAL_GPIO_Init+0x228>
 800495e:	2302      	movs	r3, #2
 8004960:	e002      	b.n	8004968 <HAL_GPIO_Init+0x228>
 8004962:	2301      	movs	r3, #1
 8004964:	e000      	b.n	8004968 <HAL_GPIO_Init+0x228>
 8004966:	2300      	movs	r3, #0
 8004968:	69fa      	ldr	r2, [r7, #28]
 800496a:	f002 0203 	and.w	r2, r2, #3
 800496e:	0092      	lsls	r2, r2, #2
 8004970:	4093      	lsls	r3, r2
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	4313      	orrs	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004978:	4934      	ldr	r1, [pc, #208]	; (8004a4c <HAL_GPIO_Init+0x30c>)
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	089b      	lsrs	r3, r3, #2
 800497e:	3302      	adds	r3, #2
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004986:	4b3a      	ldr	r3, [pc, #232]	; (8004a70 <HAL_GPIO_Init+0x330>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	43db      	mvns	r3, r3
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	4013      	ands	r3, r2
 8004994:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d003      	beq.n	80049aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049aa:	4a31      	ldr	r2, [pc, #196]	; (8004a70 <HAL_GPIO_Init+0x330>)
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80049b0:	4b2f      	ldr	r3, [pc, #188]	; (8004a70 <HAL_GPIO_Init+0x330>)
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	43db      	mvns	r3, r3
 80049ba:	69ba      	ldr	r2, [r7, #24]
 80049bc:	4013      	ands	r3, r2
 80049be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80049cc:	69ba      	ldr	r2, [r7, #24]
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049d4:	4a26      	ldr	r2, [pc, #152]	; (8004a70 <HAL_GPIO_Init+0x330>)
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049da:	4b25      	ldr	r3, [pc, #148]	; (8004a70 <HAL_GPIO_Init+0x330>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	43db      	mvns	r3, r3
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	4013      	ands	r3, r2
 80049e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049fe:	4a1c      	ldr	r2, [pc, #112]	; (8004a70 <HAL_GPIO_Init+0x330>)
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a04:	4b1a      	ldr	r3, [pc, #104]	; (8004a70 <HAL_GPIO_Init+0x330>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	43db      	mvns	r3, r3
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4013      	ands	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d003      	beq.n	8004a28 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a28:	4a11      	ldr	r2, [pc, #68]	; (8004a70 <HAL_GPIO_Init+0x330>)
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	3301      	adds	r3, #1
 8004a32:	61fb      	str	r3, [r7, #28]
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	2b0f      	cmp	r3, #15
 8004a38:	f67f ae90 	bls.w	800475c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a3c:	bf00      	nop
 8004a3e:	3724      	adds	r7, #36	; 0x24
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	40013800 	.word	0x40013800
 8004a50:	40020000 	.word	0x40020000
 8004a54:	40020400 	.word	0x40020400
 8004a58:	40020800 	.word	0x40020800
 8004a5c:	40020c00 	.word	0x40020c00
 8004a60:	40021000 	.word	0x40021000
 8004a64:	40021400 	.word	0x40021400
 8004a68:	40021800 	.word	0x40021800
 8004a6c:	40021c00 	.word	0x40021c00
 8004a70:	40013c00 	.word	0x40013c00

08004a74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	691a      	ldr	r2, [r3, #16]
 8004a84:	887b      	ldrh	r3, [r7, #2]
 8004a86:	4013      	ands	r3, r2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d002      	beq.n	8004a92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	73fb      	strb	r3, [r7, #15]
 8004a90:	e001      	b.n	8004a96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a92:	2300      	movs	r3, #0
 8004a94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	460b      	mov	r3, r1
 8004aae:	807b      	strh	r3, [r7, #2]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ab4:	787b      	ldrb	r3, [r7, #1]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004aba:	887a      	ldrh	r2, [r7, #2]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ac0:	e003      	b.n	8004aca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ac2:	887b      	ldrh	r3, [r7, #2]
 8004ac4:	041a      	lsls	r2, r3, #16
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	619a      	str	r2, [r3, #24]
}
 8004aca:	bf00      	nop
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr

08004ad6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ad6:	b480      	push	{r7}
 8004ad8:	b083      	sub	sp, #12
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	6078      	str	r0, [r7, #4]
 8004ade:	460b      	mov	r3, r1
 8004ae0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	695a      	ldr	r2, [r3, #20]
 8004ae6:	887b      	ldrh	r3, [r7, #2]
 8004ae8:	401a      	ands	r2, r3
 8004aea:	887b      	ldrh	r3, [r7, #2]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d104      	bne.n	8004afa <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004af0:	887b      	ldrh	r3, [r7, #2]
 8004af2:	041a      	lsls	r2, r3, #16
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004af8:	e002      	b.n	8004b00 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004afa:	887a      	ldrh	r2, [r7, #2]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	619a      	str	r2, [r3, #24]
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	4603      	mov	r3, r0
 8004b14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004b16:	4b08      	ldr	r3, [pc, #32]	; (8004b38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b18:	695a      	ldr	r2, [r3, #20]
 8004b1a:	88fb      	ldrh	r3, [r7, #6]
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d006      	beq.n	8004b30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b22:	4a05      	ldr	r2, [pc, #20]	; (8004b38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b24:	88fb      	ldrh	r3, [r7, #6]
 8004b26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b28:	88fb      	ldrh	r3, [r7, #6]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7fc fdf0 	bl	8001710 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b30:	bf00      	nop
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	40013c00 	.word	0x40013c00

08004b3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e11f      	b.n	8004d8e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d106      	bne.n	8004b68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fd ffa8 	bl	8002ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2224      	movs	r2, #36	; 0x24
 8004b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f022 0201 	bic.w	r2, r2, #1
 8004b7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ba0:	f001 f974 	bl	8005e8c <HAL_RCC_GetPCLK1Freq>
 8004ba4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	4a7b      	ldr	r2, [pc, #492]	; (8004d98 <HAL_I2C_Init+0x25c>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d807      	bhi.n	8004bc0 <HAL_I2C_Init+0x84>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	4a7a      	ldr	r2, [pc, #488]	; (8004d9c <HAL_I2C_Init+0x260>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	bf94      	ite	ls
 8004bb8:	2301      	movls	r3, #1
 8004bba:	2300      	movhi	r3, #0
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	e006      	b.n	8004bce <HAL_I2C_Init+0x92>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	4a77      	ldr	r2, [pc, #476]	; (8004da0 <HAL_I2C_Init+0x264>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	bf94      	ite	ls
 8004bc8:	2301      	movls	r3, #1
 8004bca:	2300      	movhi	r3, #0
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d001      	beq.n	8004bd6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e0db      	b.n	8004d8e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	4a72      	ldr	r2, [pc, #456]	; (8004da4 <HAL_I2C_Init+0x268>)
 8004bda:	fba2 2303 	umull	r2, r3, r2, r3
 8004bde:	0c9b      	lsrs	r3, r3, #18
 8004be0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6a1b      	ldr	r3, [r3, #32]
 8004bfc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	4a64      	ldr	r2, [pc, #400]	; (8004d98 <HAL_I2C_Init+0x25c>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d802      	bhi.n	8004c10 <HAL_I2C_Init+0xd4>
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	e009      	b.n	8004c24 <HAL_I2C_Init+0xe8>
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c16:	fb02 f303 	mul.w	r3, r2, r3
 8004c1a:	4a63      	ldr	r2, [pc, #396]	; (8004da8 <HAL_I2C_Init+0x26c>)
 8004c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c20:	099b      	lsrs	r3, r3, #6
 8004c22:	3301      	adds	r3, #1
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	6812      	ldr	r2, [r2, #0]
 8004c28:	430b      	orrs	r3, r1
 8004c2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004c36:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	4956      	ldr	r1, [pc, #344]	; (8004d98 <HAL_I2C_Init+0x25c>)
 8004c40:	428b      	cmp	r3, r1
 8004c42:	d80d      	bhi.n	8004c60 <HAL_I2C_Init+0x124>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	1e59      	subs	r1, r3, #1
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	005b      	lsls	r3, r3, #1
 8004c4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c52:	3301      	adds	r3, #1
 8004c54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c58:	2b04      	cmp	r3, #4
 8004c5a:	bf38      	it	cc
 8004c5c:	2304      	movcc	r3, #4
 8004c5e:	e04f      	b.n	8004d00 <HAL_I2C_Init+0x1c4>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d111      	bne.n	8004c8c <HAL_I2C_Init+0x150>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	1e58      	subs	r0, r3, #1
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6859      	ldr	r1, [r3, #4]
 8004c70:	460b      	mov	r3, r1
 8004c72:	005b      	lsls	r3, r3, #1
 8004c74:	440b      	add	r3, r1
 8004c76:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	bf0c      	ite	eq
 8004c84:	2301      	moveq	r3, #1
 8004c86:	2300      	movne	r3, #0
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	e012      	b.n	8004cb2 <HAL_I2C_Init+0x176>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	1e58      	subs	r0, r3, #1
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6859      	ldr	r1, [r3, #4]
 8004c94:	460b      	mov	r3, r1
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	0099      	lsls	r1, r3, #2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	bf0c      	ite	eq
 8004cac:	2301      	moveq	r3, #1
 8004cae:	2300      	movne	r3, #0
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <HAL_I2C_Init+0x17e>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e022      	b.n	8004d00 <HAL_I2C_Init+0x1c4>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d10e      	bne.n	8004ce0 <HAL_I2C_Init+0x1a4>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	1e58      	subs	r0, r3, #1
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6859      	ldr	r1, [r3, #4]
 8004cca:	460b      	mov	r3, r1
 8004ccc:	005b      	lsls	r3, r3, #1
 8004cce:	440b      	add	r3, r1
 8004cd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cde:	e00f      	b.n	8004d00 <HAL_I2C_Init+0x1c4>
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	1e58      	subs	r0, r3, #1
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6859      	ldr	r1, [r3, #4]
 8004ce8:	460b      	mov	r3, r1
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	440b      	add	r3, r1
 8004cee:	0099      	lsls	r1, r3, #2
 8004cf0:	440b      	add	r3, r1
 8004cf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cfc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d00:	6879      	ldr	r1, [r7, #4]
 8004d02:	6809      	ldr	r1, [r1, #0]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	69da      	ldr	r2, [r3, #28]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a1b      	ldr	r3, [r3, #32]
 8004d1a:	431a      	orrs	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	430a      	orrs	r2, r1
 8004d22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004d2e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	6911      	ldr	r1, [r2, #16]
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	68d2      	ldr	r2, [r2, #12]
 8004d3a:	4311      	orrs	r1, r2
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6812      	ldr	r2, [r2, #0]
 8004d40:	430b      	orrs	r3, r1
 8004d42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	695a      	ldr	r2, [r3, #20]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	699b      	ldr	r3, [r3, #24]
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0201 	orr.w	r2, r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2220      	movs	r2, #32
 8004d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3710      	adds	r7, #16
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	000186a0 	.word	0x000186a0
 8004d9c:	001e847f 	.word	0x001e847f
 8004da0:	003d08ff 	.word	0x003d08ff
 8004da4:	431bde83 	.word	0x431bde83
 8004da8:	10624dd3 	.word	0x10624dd3

08004dac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b088      	sub	sp, #32
 8004db0:	af02      	add	r7, sp, #8
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	607a      	str	r2, [r7, #4]
 8004db6:	461a      	mov	r2, r3
 8004db8:	460b      	mov	r3, r1
 8004dba:	817b      	strh	r3, [r7, #10]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dc0:	f7ff f994 	bl	80040ec <HAL_GetTick>
 8004dc4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b20      	cmp	r3, #32
 8004dd0:	f040 80e0 	bne.w	8004f94 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	9300      	str	r3, [sp, #0]
 8004dd8:	2319      	movs	r3, #25
 8004dda:	2201      	movs	r2, #1
 8004ddc:	4970      	ldr	r1, [pc, #448]	; (8004fa0 <HAL_I2C_Master_Transmit+0x1f4>)
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 fa92 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d001      	beq.n	8004dee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004dea:	2302      	movs	r3, #2
 8004dec:	e0d3      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d101      	bne.n	8004dfc <HAL_I2C_Master_Transmit+0x50>
 8004df8:	2302      	movs	r3, #2
 8004dfa:	e0cc      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0301 	and.w	r3, r3, #1
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d007      	beq.n	8004e22 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f042 0201 	orr.w	r2, r2, #1
 8004e20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2221      	movs	r2, #33	; 0x21
 8004e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2210      	movs	r2, #16
 8004e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	893a      	ldrh	r2, [r7, #8]
 8004e52:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e58:	b29a      	uxth	r2, r3
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	4a50      	ldr	r2, [pc, #320]	; (8004fa4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004e62:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e64:	8979      	ldrh	r1, [r7, #10]
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	6a3a      	ldr	r2, [r7, #32]
 8004e6a:	68f8      	ldr	r0, [r7, #12]
 8004e6c:	f000 f9ca 	bl	8005204 <I2C_MasterRequestWrite>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d001      	beq.n	8004e7a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e08d      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	613b      	str	r3, [r7, #16]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	613b      	str	r3, [r7, #16]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	613b      	str	r3, [r7, #16]
 8004e8e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e90:	e066      	b.n	8004f60 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	6a39      	ldr	r1, [r7, #32]
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 fb0c 	bl	80054b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00d      	beq.n	8004ebe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea6:	2b04      	cmp	r3, #4
 8004ea8:	d107      	bne.n	8004eba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eb8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e06b      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec2:	781a      	ldrb	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	3b01      	subs	r3, #1
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	f003 0304 	and.w	r3, r3, #4
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	d11b      	bne.n	8004f34 <HAL_I2C_Master_Transmit+0x188>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d017      	beq.n	8004f34 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f08:	781a      	ldrb	r2, [r3, #0]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f14:	1c5a      	adds	r2, r3, #1
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f2c:	3b01      	subs	r3, #1
 8004f2e:	b29a      	uxth	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	6a39      	ldr	r1, [r7, #32]
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f000 fafc 	bl	8005536 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00d      	beq.n	8004f60 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f48:	2b04      	cmp	r3, #4
 8004f4a:	d107      	bne.n	8004f5c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f5a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e01a      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d194      	bne.n	8004e92 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f90:	2300      	movs	r3, #0
 8004f92:	e000      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f94:	2302      	movs	r3, #2
  }
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	00100002 	.word	0x00100002
 8004fa4:	ffff0000 	.word	0xffff0000

08004fa8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08a      	sub	sp, #40	; 0x28
 8004fac:	af02      	add	r7, sp, #8
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	607a      	str	r2, [r7, #4]
 8004fb2:	603b      	str	r3, [r7, #0]
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004fb8:	f7ff f898 	bl	80040ec <HAL_GetTick>
 8004fbc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b20      	cmp	r3, #32
 8004fcc:	f040 8111 	bne.w	80051f2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	9300      	str	r3, [sp, #0]
 8004fd4:	2319      	movs	r3, #25
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	4988      	ldr	r1, [pc, #544]	; (80051fc <HAL_I2C_IsDeviceReady+0x254>)
 8004fda:	68f8      	ldr	r0, [r7, #12]
 8004fdc:	f000 f994 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	e104      	b.n	80051f4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d101      	bne.n	8004ff8 <HAL_I2C_IsDeviceReady+0x50>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e0fd      	b.n	80051f4 <HAL_I2C_IsDeviceReady+0x24c>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b01      	cmp	r3, #1
 800500c:	d007      	beq.n	800501e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f042 0201 	orr.w	r2, r2, #1
 800501c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800502c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2224      	movs	r2, #36	; 0x24
 8005032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	4a70      	ldr	r2, [pc, #448]	; (8005200 <HAL_I2C_IsDeviceReady+0x258>)
 8005040:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005050:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	9300      	str	r3, [sp, #0]
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	2200      	movs	r2, #0
 800505a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f000 f952 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00d      	beq.n	8005086 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005074:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005078:	d103      	bne.n	8005082 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005080:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005082:	2303      	movs	r3, #3
 8005084:	e0b6      	b.n	80051f4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005086:	897b      	ldrh	r3, [r7, #10]
 8005088:	b2db      	uxtb	r3, r3
 800508a:	461a      	mov	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005094:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005096:	f7ff f829 	bl	80040ec <HAL_GetTick>
 800509a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	bf0c      	ite	eq
 80050aa:	2301      	moveq	r3, #1
 80050ac:	2300      	movne	r3, #0
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050c0:	bf0c      	ite	eq
 80050c2:	2301      	moveq	r3, #1
 80050c4:	2300      	movne	r3, #0
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80050ca:	e025      	b.n	8005118 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80050cc:	f7ff f80e 	bl	80040ec <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	683a      	ldr	r2, [r7, #0]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d302      	bcc.n	80050e2 <HAL_I2C_IsDeviceReady+0x13a>
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d103      	bne.n	80050ea <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	22a0      	movs	r2, #160	; 0xa0
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	f003 0302 	and.w	r3, r3, #2
 80050f4:	2b02      	cmp	r3, #2
 80050f6:	bf0c      	ite	eq
 80050f8:	2301      	moveq	r3, #1
 80050fa:	2300      	movne	r3, #0
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	695b      	ldr	r3, [r3, #20]
 8005106:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800510a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800510e:	bf0c      	ite	eq
 8005110:	2301      	moveq	r3, #1
 8005112:	2300      	movne	r3, #0
 8005114:	b2db      	uxtb	r3, r3
 8005116:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2ba0      	cmp	r3, #160	; 0xa0
 8005122:	d005      	beq.n	8005130 <HAL_I2C_IsDeviceReady+0x188>
 8005124:	7dfb      	ldrb	r3, [r7, #23]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d102      	bne.n	8005130 <HAL_I2C_IsDeviceReady+0x188>
 800512a:	7dbb      	ldrb	r3, [r7, #22]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d0cd      	beq.n	80050cc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b02      	cmp	r3, #2
 8005144:	d129      	bne.n	800519a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005154:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005156:	2300      	movs	r3, #0
 8005158:	613b      	str	r3, [r7, #16]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	695b      	ldr	r3, [r3, #20]
 8005160:	613b      	str	r3, [r7, #16]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	613b      	str	r3, [r7, #16]
 800516a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	9300      	str	r3, [sp, #0]
 8005170:	2319      	movs	r3, #25
 8005172:	2201      	movs	r2, #1
 8005174:	4921      	ldr	r1, [pc, #132]	; (80051fc <HAL_I2C_IsDeviceReady+0x254>)
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 f8c6 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e036      	b.n	80051f4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2220      	movs	r2, #32
 800518a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005196:	2300      	movs	r3, #0
 8005198:	e02c      	b.n	80051f4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051a8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051b2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	9300      	str	r3, [sp, #0]
 80051b8:	2319      	movs	r3, #25
 80051ba:	2201      	movs	r2, #1
 80051bc:	490f      	ldr	r1, [pc, #60]	; (80051fc <HAL_I2C_IsDeviceReady+0x254>)
 80051be:	68f8      	ldr	r0, [r7, #12]
 80051c0:	f000 f8a2 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d001      	beq.n	80051ce <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e012      	b.n	80051f4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	3301      	adds	r3, #1
 80051d2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	429a      	cmp	r2, r3
 80051da:	f4ff af32 	bcc.w	8005042 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2220      	movs	r2, #32
 80051e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e000      	b.n	80051f4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80051f2:	2302      	movs	r3, #2
  }
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3720      	adds	r7, #32
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}
 80051fc:	00100002 	.word	0x00100002
 8005200:	ffff0000 	.word	0xffff0000

08005204 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b088      	sub	sp, #32
 8005208:	af02      	add	r7, sp, #8
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	607a      	str	r2, [r7, #4]
 800520e:	603b      	str	r3, [r7, #0]
 8005210:	460b      	mov	r3, r1
 8005212:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005218:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	2b08      	cmp	r3, #8
 800521e:	d006      	beq.n	800522e <I2C_MasterRequestWrite+0x2a>
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	2b01      	cmp	r3, #1
 8005224:	d003      	beq.n	800522e <I2C_MasterRequestWrite+0x2a>
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800522c:	d108      	bne.n	8005240 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800523c:	601a      	str	r2, [r3, #0]
 800523e:	e00b      	b.n	8005258 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005244:	2b12      	cmp	r3, #18
 8005246:	d107      	bne.n	8005258 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005256:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 f84f 	bl	8005308 <I2C_WaitOnFlagUntilTimeout>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00d      	beq.n	800528c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800527a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800527e:	d103      	bne.n	8005288 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005286:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e035      	b.n	80052f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005294:	d108      	bne.n	80052a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005296:	897b      	ldrh	r3, [r7, #10]
 8005298:	b2db      	uxtb	r3, r3
 800529a:	461a      	mov	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80052a4:	611a      	str	r2, [r3, #16]
 80052a6:	e01b      	b.n	80052e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80052a8:	897b      	ldrh	r3, [r7, #10]
 80052aa:	11db      	asrs	r3, r3, #7
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	f003 0306 	and.w	r3, r3, #6
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	f063 030f 	orn	r3, r3, #15
 80052b8:	b2da      	uxtb	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	490e      	ldr	r1, [pc, #56]	; (8005300 <I2C_MasterRequestWrite+0xfc>)
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f000 f875 	bl	80053b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e010      	b.n	80052f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80052d6:	897b      	ldrh	r3, [r7, #10]
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	4907      	ldr	r1, [pc, #28]	; (8005304 <I2C_MasterRequestWrite+0x100>)
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f000 f865 	bl	80053b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d001      	beq.n	80052f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3718      	adds	r7, #24
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	00010008 	.word	0x00010008
 8005304:	00010002 	.word	0x00010002

08005308 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	603b      	str	r3, [r7, #0]
 8005314:	4613      	mov	r3, r2
 8005316:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005318:	e025      	b.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005320:	d021      	beq.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005322:	f7fe fee3 	bl	80040ec <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	683a      	ldr	r2, [r7, #0]
 800532e:	429a      	cmp	r2, r3
 8005330:	d302      	bcc.n	8005338 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d116      	bne.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2220      	movs	r2, #32
 8005342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005352:	f043 0220 	orr.w	r2, r3, #32
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e023      	b.n	80053ae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	0c1b      	lsrs	r3, r3, #16
 800536a:	b2db      	uxtb	r3, r3
 800536c:	2b01      	cmp	r3, #1
 800536e:	d10d      	bne.n	800538c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	43da      	mvns	r2, r3
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	4013      	ands	r3, r2
 800537c:	b29b      	uxth	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	bf0c      	ite	eq
 8005382:	2301      	moveq	r3, #1
 8005384:	2300      	movne	r3, #0
 8005386:	b2db      	uxtb	r3, r3
 8005388:	461a      	mov	r2, r3
 800538a:	e00c      	b.n	80053a6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	43da      	mvns	r2, r3
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	4013      	ands	r3, r2
 8005398:	b29b      	uxth	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	bf0c      	ite	eq
 800539e:	2301      	moveq	r3, #1
 80053a0:	2300      	movne	r3, #0
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	461a      	mov	r2, r3
 80053a6:	79fb      	ldrb	r3, [r7, #7]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d0b6      	beq.n	800531a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b084      	sub	sp, #16
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	60f8      	str	r0, [r7, #12]
 80053be:	60b9      	str	r1, [r7, #8]
 80053c0:	607a      	str	r2, [r7, #4]
 80053c2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80053c4:	e051      	b.n	800546a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053d4:	d123      	bne.n	800541e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053e4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80053ee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2220      	movs	r2, #32
 80053fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540a:	f043 0204 	orr.w	r2, r3, #4
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e046      	b.n	80054ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005424:	d021      	beq.n	800546a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005426:	f7fe fe61 	bl	80040ec <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	429a      	cmp	r2, r3
 8005434:	d302      	bcc.n	800543c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d116      	bne.n	800546a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2200      	movs	r2, #0
 8005440:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2220      	movs	r2, #32
 8005446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005456:	f043 0220 	orr.w	r2, r3, #32
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e020      	b.n	80054ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	0c1b      	lsrs	r3, r3, #16
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b01      	cmp	r3, #1
 8005472:	d10c      	bne.n	800548e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	695b      	ldr	r3, [r3, #20]
 800547a:	43da      	mvns	r2, r3
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	4013      	ands	r3, r2
 8005480:	b29b      	uxth	r3, r3
 8005482:	2b00      	cmp	r3, #0
 8005484:	bf14      	ite	ne
 8005486:	2301      	movne	r3, #1
 8005488:	2300      	moveq	r3, #0
 800548a:	b2db      	uxtb	r3, r3
 800548c:	e00b      	b.n	80054a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	43da      	mvns	r2, r3
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	4013      	ands	r3, r2
 800549a:	b29b      	uxth	r3, r3
 800549c:	2b00      	cmp	r3, #0
 800549e:	bf14      	ite	ne
 80054a0:	2301      	movne	r3, #1
 80054a2:	2300      	moveq	r3, #0
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d18d      	bne.n	80053c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054c0:	e02d      	b.n	800551e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f000 f878 	bl	80055b8 <I2C_IsAcknowledgeFailed>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d001      	beq.n	80054d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e02d      	b.n	800552e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d8:	d021      	beq.n	800551e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054da:	f7fe fe07 	bl	80040ec <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d302      	bcc.n	80054f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d116      	bne.n	800551e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2220      	movs	r2, #32
 80054fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550a:	f043 0220 	orr.w	r2, r3, #32
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e007      	b.n	800552e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005528:	2b80      	cmp	r3, #128	; 0x80
 800552a:	d1ca      	bne.n	80054c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b084      	sub	sp, #16
 800553a:	af00      	add	r7, sp, #0
 800553c:	60f8      	str	r0, [r7, #12]
 800553e:	60b9      	str	r1, [r7, #8]
 8005540:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005542:	e02d      	b.n	80055a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f000 f837 	bl	80055b8 <I2C_IsAcknowledgeFailed>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d001      	beq.n	8005554 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e02d      	b.n	80055b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800555a:	d021      	beq.n	80055a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800555c:	f7fe fdc6 	bl	80040ec <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	429a      	cmp	r2, r3
 800556a:	d302      	bcc.n	8005572 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d116      	bne.n	80055a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2220      	movs	r2, #32
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558c:	f043 0220 	orr.w	r2, r3, #32
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e007      	b.n	80055b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	f003 0304 	and.w	r3, r3, #4
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	d1ca      	bne.n	8005544 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055ce:	d11b      	bne.n	8005608 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80055d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2220      	movs	r2, #32
 80055e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f4:	f043 0204 	orr.w	r2, r3, #4
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e000      	b.n	800560a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
	...

08005618 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e25b      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 0301 	and.w	r3, r3, #1
 8005632:	2b00      	cmp	r3, #0
 8005634:	d075      	beq.n	8005722 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005636:	4ba3      	ldr	r3, [pc, #652]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f003 030c 	and.w	r3, r3, #12
 800563e:	2b04      	cmp	r3, #4
 8005640:	d00c      	beq.n	800565c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005642:	4ba0      	ldr	r3, [pc, #640]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800564a:	2b08      	cmp	r3, #8
 800564c:	d112      	bne.n	8005674 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800564e:	4b9d      	ldr	r3, [pc, #628]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005656:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800565a:	d10b      	bne.n	8005674 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800565c:	4b99      	ldr	r3, [pc, #612]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d05b      	beq.n	8005720 <HAL_RCC_OscConfig+0x108>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d157      	bne.n	8005720 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e236      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800567c:	d106      	bne.n	800568c <HAL_RCC_OscConfig+0x74>
 800567e:	4b91      	ldr	r3, [pc, #580]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a90      	ldr	r2, [pc, #576]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005684:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005688:	6013      	str	r3, [r2, #0]
 800568a:	e01d      	b.n	80056c8 <HAL_RCC_OscConfig+0xb0>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005694:	d10c      	bne.n	80056b0 <HAL_RCC_OscConfig+0x98>
 8005696:	4b8b      	ldr	r3, [pc, #556]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a8a      	ldr	r2, [pc, #552]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 800569c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056a0:	6013      	str	r3, [r2, #0]
 80056a2:	4b88      	ldr	r3, [pc, #544]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a87      	ldr	r2, [pc, #540]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80056a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ac:	6013      	str	r3, [r2, #0]
 80056ae:	e00b      	b.n	80056c8 <HAL_RCC_OscConfig+0xb0>
 80056b0:	4b84      	ldr	r3, [pc, #528]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a83      	ldr	r2, [pc, #524]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80056b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056ba:	6013      	str	r3, [r2, #0]
 80056bc:	4b81      	ldr	r3, [pc, #516]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a80      	ldr	r2, [pc, #512]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80056c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d013      	beq.n	80056f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056d0:	f7fe fd0c 	bl	80040ec <HAL_GetTick>
 80056d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056d6:	e008      	b.n	80056ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056d8:	f7fe fd08 	bl	80040ec <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	2b64      	cmp	r3, #100	; 0x64
 80056e4:	d901      	bls.n	80056ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e1fb      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ea:	4b76      	ldr	r3, [pc, #472]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d0f0      	beq.n	80056d8 <HAL_RCC_OscConfig+0xc0>
 80056f6:	e014      	b.n	8005722 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f8:	f7fe fcf8 	bl	80040ec <HAL_GetTick>
 80056fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056fe:	e008      	b.n	8005712 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005700:	f7fe fcf4 	bl	80040ec <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	2b64      	cmp	r3, #100	; 0x64
 800570c:	d901      	bls.n	8005712 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e1e7      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005712:	4b6c      	ldr	r3, [pc, #432]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1f0      	bne.n	8005700 <HAL_RCC_OscConfig+0xe8>
 800571e:	e000      	b.n	8005722 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005720:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	2b00      	cmp	r3, #0
 800572c:	d063      	beq.n	80057f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800572e:	4b65      	ldr	r3, [pc, #404]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f003 030c 	and.w	r3, r3, #12
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00b      	beq.n	8005752 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800573a:	4b62      	ldr	r3, [pc, #392]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005742:	2b08      	cmp	r3, #8
 8005744:	d11c      	bne.n	8005780 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005746:	4b5f      	ldr	r3, [pc, #380]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d116      	bne.n	8005780 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005752:	4b5c      	ldr	r3, [pc, #368]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d005      	beq.n	800576a <HAL_RCC_OscConfig+0x152>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d001      	beq.n	800576a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e1bb      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800576a:	4b56      	ldr	r3, [pc, #344]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	00db      	lsls	r3, r3, #3
 8005778:	4952      	ldr	r1, [pc, #328]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 800577a:	4313      	orrs	r3, r2
 800577c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800577e:	e03a      	b.n	80057f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d020      	beq.n	80057ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005788:	4b4f      	ldr	r3, [pc, #316]	; (80058c8 <HAL_RCC_OscConfig+0x2b0>)
 800578a:	2201      	movs	r2, #1
 800578c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800578e:	f7fe fcad 	bl	80040ec <HAL_GetTick>
 8005792:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005794:	e008      	b.n	80057a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005796:	f7fe fca9 	bl	80040ec <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d901      	bls.n	80057a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80057a4:	2303      	movs	r3, #3
 80057a6:	e19c      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057a8:	4b46      	ldr	r3, [pc, #280]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d0f0      	beq.n	8005796 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057b4:	4b43      	ldr	r3, [pc, #268]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	00db      	lsls	r3, r3, #3
 80057c2:	4940      	ldr	r1, [pc, #256]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80057c4:	4313      	orrs	r3, r2
 80057c6:	600b      	str	r3, [r1, #0]
 80057c8:	e015      	b.n	80057f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057ca:	4b3f      	ldr	r3, [pc, #252]	; (80058c8 <HAL_RCC_OscConfig+0x2b0>)
 80057cc:	2200      	movs	r2, #0
 80057ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057d0:	f7fe fc8c 	bl	80040ec <HAL_GetTick>
 80057d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057d6:	e008      	b.n	80057ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057d8:	f7fe fc88 	bl	80040ec <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d901      	bls.n	80057ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e17b      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057ea:	4b36      	ldr	r3, [pc, #216]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 0302 	and.w	r3, r3, #2
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d1f0      	bne.n	80057d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0308 	and.w	r3, r3, #8
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d030      	beq.n	8005864 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d016      	beq.n	8005838 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800580a:	4b30      	ldr	r3, [pc, #192]	; (80058cc <HAL_RCC_OscConfig+0x2b4>)
 800580c:	2201      	movs	r2, #1
 800580e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005810:	f7fe fc6c 	bl	80040ec <HAL_GetTick>
 8005814:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005816:	e008      	b.n	800582a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005818:	f7fe fc68 	bl	80040ec <HAL_GetTick>
 800581c:	4602      	mov	r2, r0
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	2b02      	cmp	r3, #2
 8005824:	d901      	bls.n	800582a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005826:	2303      	movs	r3, #3
 8005828:	e15b      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800582a:	4b26      	ldr	r3, [pc, #152]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 800582c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800582e:	f003 0302 	and.w	r3, r3, #2
 8005832:	2b00      	cmp	r3, #0
 8005834:	d0f0      	beq.n	8005818 <HAL_RCC_OscConfig+0x200>
 8005836:	e015      	b.n	8005864 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005838:	4b24      	ldr	r3, [pc, #144]	; (80058cc <HAL_RCC_OscConfig+0x2b4>)
 800583a:	2200      	movs	r2, #0
 800583c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800583e:	f7fe fc55 	bl	80040ec <HAL_GetTick>
 8005842:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005844:	e008      	b.n	8005858 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005846:	f7fe fc51 	bl	80040ec <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b02      	cmp	r3, #2
 8005852:	d901      	bls.n	8005858 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e144      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005858:	4b1a      	ldr	r3, [pc, #104]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 800585a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b00      	cmp	r3, #0
 8005862:	d1f0      	bne.n	8005846 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0304 	and.w	r3, r3, #4
 800586c:	2b00      	cmp	r3, #0
 800586e:	f000 80a0 	beq.w	80059b2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005872:	2300      	movs	r3, #0
 8005874:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005876:	4b13      	ldr	r3, [pc, #76]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10f      	bne.n	80058a2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005882:	2300      	movs	r3, #0
 8005884:	60bb      	str	r3, [r7, #8]
 8005886:	4b0f      	ldr	r3, [pc, #60]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588a:	4a0e      	ldr	r2, [pc, #56]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 800588c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005890:	6413      	str	r3, [r2, #64]	; 0x40
 8005892:	4b0c      	ldr	r3, [pc, #48]	; (80058c4 <HAL_RCC_OscConfig+0x2ac>)
 8005894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800589a:	60bb      	str	r3, [r7, #8]
 800589c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800589e:	2301      	movs	r3, #1
 80058a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058a2:	4b0b      	ldr	r3, [pc, #44]	; (80058d0 <HAL_RCC_OscConfig+0x2b8>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d121      	bne.n	80058f2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058ae:	4b08      	ldr	r3, [pc, #32]	; (80058d0 <HAL_RCC_OscConfig+0x2b8>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a07      	ldr	r2, [pc, #28]	; (80058d0 <HAL_RCC_OscConfig+0x2b8>)
 80058b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058ba:	f7fe fc17 	bl	80040ec <HAL_GetTick>
 80058be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058c0:	e011      	b.n	80058e6 <HAL_RCC_OscConfig+0x2ce>
 80058c2:	bf00      	nop
 80058c4:	40023800 	.word	0x40023800
 80058c8:	42470000 	.word	0x42470000
 80058cc:	42470e80 	.word	0x42470e80
 80058d0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058d4:	f7fe fc0a 	bl	80040ec <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d901      	bls.n	80058e6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e0fd      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058e6:	4b81      	ldr	r3, [pc, #516]	; (8005aec <HAL_RCC_OscConfig+0x4d4>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d0f0      	beq.n	80058d4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d106      	bne.n	8005908 <HAL_RCC_OscConfig+0x2f0>
 80058fa:	4b7d      	ldr	r3, [pc, #500]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 80058fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058fe:	4a7c      	ldr	r2, [pc, #496]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005900:	f043 0301 	orr.w	r3, r3, #1
 8005904:	6713      	str	r3, [r2, #112]	; 0x70
 8005906:	e01c      	b.n	8005942 <HAL_RCC_OscConfig+0x32a>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	2b05      	cmp	r3, #5
 800590e:	d10c      	bne.n	800592a <HAL_RCC_OscConfig+0x312>
 8005910:	4b77      	ldr	r3, [pc, #476]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005914:	4a76      	ldr	r2, [pc, #472]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005916:	f043 0304 	orr.w	r3, r3, #4
 800591a:	6713      	str	r3, [r2, #112]	; 0x70
 800591c:	4b74      	ldr	r3, [pc, #464]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 800591e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005920:	4a73      	ldr	r2, [pc, #460]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005922:	f043 0301 	orr.w	r3, r3, #1
 8005926:	6713      	str	r3, [r2, #112]	; 0x70
 8005928:	e00b      	b.n	8005942 <HAL_RCC_OscConfig+0x32a>
 800592a:	4b71      	ldr	r3, [pc, #452]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 800592c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800592e:	4a70      	ldr	r2, [pc, #448]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005930:	f023 0301 	bic.w	r3, r3, #1
 8005934:	6713      	str	r3, [r2, #112]	; 0x70
 8005936:	4b6e      	ldr	r3, [pc, #440]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800593a:	4a6d      	ldr	r2, [pc, #436]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 800593c:	f023 0304 	bic.w	r3, r3, #4
 8005940:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d015      	beq.n	8005976 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800594a:	f7fe fbcf 	bl	80040ec <HAL_GetTick>
 800594e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005950:	e00a      	b.n	8005968 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005952:	f7fe fbcb 	bl	80040ec <HAL_GetTick>
 8005956:	4602      	mov	r2, r0
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005960:	4293      	cmp	r3, r2
 8005962:	d901      	bls.n	8005968 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e0bc      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005968:	4b61      	ldr	r3, [pc, #388]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 800596a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800596c:	f003 0302 	and.w	r3, r3, #2
 8005970:	2b00      	cmp	r3, #0
 8005972:	d0ee      	beq.n	8005952 <HAL_RCC_OscConfig+0x33a>
 8005974:	e014      	b.n	80059a0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005976:	f7fe fbb9 	bl	80040ec <HAL_GetTick>
 800597a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800597c:	e00a      	b.n	8005994 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800597e:	f7fe fbb5 	bl	80040ec <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	f241 3288 	movw	r2, #5000	; 0x1388
 800598c:	4293      	cmp	r3, r2
 800598e:	d901      	bls.n	8005994 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e0a6      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005994:	4b56      	ldr	r3, [pc, #344]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1ee      	bne.n	800597e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059a0:	7dfb      	ldrb	r3, [r7, #23]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d105      	bne.n	80059b2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059a6:	4b52      	ldr	r3, [pc, #328]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 80059a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059aa:	4a51      	ldr	r2, [pc, #324]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 80059ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	699b      	ldr	r3, [r3, #24]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f000 8092 	beq.w	8005ae0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059bc:	4b4c      	ldr	r3, [pc, #304]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 030c 	and.w	r3, r3, #12
 80059c4:	2b08      	cmp	r3, #8
 80059c6:	d05c      	beq.n	8005a82 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d141      	bne.n	8005a54 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059d0:	4b48      	ldr	r3, [pc, #288]	; (8005af4 <HAL_RCC_OscConfig+0x4dc>)
 80059d2:	2200      	movs	r2, #0
 80059d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059d6:	f7fe fb89 	bl	80040ec <HAL_GetTick>
 80059da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059dc:	e008      	b.n	80059f0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059de:	f7fe fb85 	bl	80040ec <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d901      	bls.n	80059f0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e078      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059f0:	4b3f      	ldr	r3, [pc, #252]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1f0      	bne.n	80059de <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	69da      	ldr	r2, [r3, #28]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6a1b      	ldr	r3, [r3, #32]
 8005a04:	431a      	orrs	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0a:	019b      	lsls	r3, r3, #6
 8005a0c:	431a      	orrs	r2, r3
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a12:	085b      	lsrs	r3, r3, #1
 8005a14:	3b01      	subs	r3, #1
 8005a16:	041b      	lsls	r3, r3, #16
 8005a18:	431a      	orrs	r2, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a1e:	061b      	lsls	r3, r3, #24
 8005a20:	4933      	ldr	r1, [pc, #204]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a26:	4b33      	ldr	r3, [pc, #204]	; (8005af4 <HAL_RCC_OscConfig+0x4dc>)
 8005a28:	2201      	movs	r2, #1
 8005a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a2c:	f7fe fb5e 	bl	80040ec <HAL_GetTick>
 8005a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a32:	e008      	b.n	8005a46 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a34:	f7fe fb5a 	bl	80040ec <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e04d      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a46:	4b2a      	ldr	r3, [pc, #168]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d0f0      	beq.n	8005a34 <HAL_RCC_OscConfig+0x41c>
 8005a52:	e045      	b.n	8005ae0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a54:	4b27      	ldr	r3, [pc, #156]	; (8005af4 <HAL_RCC_OscConfig+0x4dc>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a5a:	f7fe fb47 	bl	80040ec <HAL_GetTick>
 8005a5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a60:	e008      	b.n	8005a74 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a62:	f7fe fb43 	bl	80040ec <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e036      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a74:	4b1e      	ldr	r3, [pc, #120]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1f0      	bne.n	8005a62 <HAL_RCC_OscConfig+0x44a>
 8005a80:	e02e      	b.n	8005ae0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	699b      	ldr	r3, [r3, #24]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d101      	bne.n	8005a8e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e029      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a8e:	4b18      	ldr	r3, [pc, #96]	; (8005af0 <HAL_RCC_OscConfig+0x4d8>)
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d11c      	bne.n	8005adc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d115      	bne.n	8005adc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d10d      	bne.n	8005adc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d106      	bne.n	8005adc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d001      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e000      	b.n	8005ae2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005ae0:	2300      	movs	r3, #0
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3718      	adds	r7, #24
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	40007000 	.word	0x40007000
 8005af0:	40023800 	.word	0x40023800
 8005af4:	42470060 	.word	0x42470060

08005af8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d101      	bne.n	8005b0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e0cc      	b.n	8005ca6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b0c:	4b68      	ldr	r3, [pc, #416]	; (8005cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 030f 	and.w	r3, r3, #15
 8005b14:	683a      	ldr	r2, [r7, #0]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d90c      	bls.n	8005b34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b1a:	4b65      	ldr	r3, [pc, #404]	; (8005cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b1c:	683a      	ldr	r2, [r7, #0]
 8005b1e:	b2d2      	uxtb	r2, r2
 8005b20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b22:	4b63      	ldr	r3, [pc, #396]	; (8005cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 030f 	and.w	r3, r3, #15
 8005b2a:	683a      	ldr	r2, [r7, #0]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d001      	beq.n	8005b34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e0b8      	b.n	8005ca6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0302 	and.w	r3, r3, #2
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d020      	beq.n	8005b82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 0304 	and.w	r3, r3, #4
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d005      	beq.n	8005b58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b4c:	4b59      	ldr	r3, [pc, #356]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	4a58      	ldr	r2, [pc, #352]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005b56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 0308 	and.w	r3, r3, #8
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d005      	beq.n	8005b70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b64:	4b53      	ldr	r3, [pc, #332]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	4a52      	ldr	r2, [pc, #328]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005b6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b70:	4b50      	ldr	r3, [pc, #320]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	494d      	ldr	r1, [pc, #308]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d044      	beq.n	8005c18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d107      	bne.n	8005ba6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b96:	4b47      	ldr	r3, [pc, #284]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d119      	bne.n	8005bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e07f      	b.n	8005ca6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	2b02      	cmp	r3, #2
 8005bac:	d003      	beq.n	8005bb6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005bb2:	2b03      	cmp	r3, #3
 8005bb4:	d107      	bne.n	8005bc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bb6:	4b3f      	ldr	r3, [pc, #252]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d109      	bne.n	8005bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e06f      	b.n	8005ca6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bc6:	4b3b      	ldr	r3, [pc, #236]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0302 	and.w	r3, r3, #2
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d101      	bne.n	8005bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e067      	b.n	8005ca6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005bd6:	4b37      	ldr	r3, [pc, #220]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f023 0203 	bic.w	r2, r3, #3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	4934      	ldr	r1, [pc, #208]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005be8:	f7fe fa80 	bl	80040ec <HAL_GetTick>
 8005bec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bee:	e00a      	b.n	8005c06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bf0:	f7fe fa7c 	bl	80040ec <HAL_GetTick>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d901      	bls.n	8005c06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e04f      	b.n	8005ca6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c06:	4b2b      	ldr	r3, [pc, #172]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	f003 020c 	and.w	r2, r3, #12
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d1eb      	bne.n	8005bf0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c18:	4b25      	ldr	r3, [pc, #148]	; (8005cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 030f 	and.w	r3, r3, #15
 8005c20:	683a      	ldr	r2, [r7, #0]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d20c      	bcs.n	8005c40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c26:	4b22      	ldr	r3, [pc, #136]	; (8005cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005c28:	683a      	ldr	r2, [r7, #0]
 8005c2a:	b2d2      	uxtb	r2, r2
 8005c2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c2e:	4b20      	ldr	r3, [pc, #128]	; (8005cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 030f 	and.w	r3, r3, #15
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d001      	beq.n	8005c40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e032      	b.n	8005ca6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 0304 	and.w	r3, r3, #4
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d008      	beq.n	8005c5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c4c:	4b19      	ldr	r3, [pc, #100]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	4916      	ldr	r1, [pc, #88]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 0308 	and.w	r3, r3, #8
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d009      	beq.n	8005c7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c6a:	4b12      	ldr	r3, [pc, #72]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	691b      	ldr	r3, [r3, #16]
 8005c76:	00db      	lsls	r3, r3, #3
 8005c78:	490e      	ldr	r1, [pc, #56]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005c7e:	f000 f821 	bl	8005cc4 <HAL_RCC_GetSysClockFreq>
 8005c82:	4601      	mov	r1, r0
 8005c84:	4b0b      	ldr	r3, [pc, #44]	; (8005cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	091b      	lsrs	r3, r3, #4
 8005c8a:	f003 030f 	and.w	r3, r3, #15
 8005c8e:	4a0a      	ldr	r2, [pc, #40]	; (8005cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c90:	5cd3      	ldrb	r3, [r2, r3]
 8005c92:	fa21 f303 	lsr.w	r3, r1, r3
 8005c96:	4a09      	ldr	r2, [pc, #36]	; (8005cbc <HAL_RCC_ClockConfig+0x1c4>)
 8005c98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005c9a:	4b09      	ldr	r3, [pc, #36]	; (8005cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7fe f9e0 	bl	8004064 <HAL_InitTick>

  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3710      	adds	r7, #16
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	40023c00 	.word	0x40023c00
 8005cb4:	40023800 	.word	0x40023800
 8005cb8:	0800c6ec 	.word	0x0800c6ec
 8005cbc:	200000fc 	.word	0x200000fc
 8005cc0:	20000100 	.word	0x20000100

08005cc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	607b      	str	r3, [r7, #4]
 8005cce:	2300      	movs	r3, #0
 8005cd0:	60fb      	str	r3, [r7, #12]
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cda:	4b63      	ldr	r3, [pc, #396]	; (8005e68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f003 030c 	and.w	r3, r3, #12
 8005ce2:	2b04      	cmp	r3, #4
 8005ce4:	d007      	beq.n	8005cf6 <HAL_RCC_GetSysClockFreq+0x32>
 8005ce6:	2b08      	cmp	r3, #8
 8005ce8:	d008      	beq.n	8005cfc <HAL_RCC_GetSysClockFreq+0x38>
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	f040 80b4 	bne.w	8005e58 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005cf0:	4b5e      	ldr	r3, [pc, #376]	; (8005e6c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005cf2:	60bb      	str	r3, [r7, #8]
       break;
 8005cf4:	e0b3      	b.n	8005e5e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005cf6:	4b5e      	ldr	r3, [pc, #376]	; (8005e70 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005cf8:	60bb      	str	r3, [r7, #8]
      break;
 8005cfa:	e0b0      	b.n	8005e5e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005cfc:	4b5a      	ldr	r3, [pc, #360]	; (8005e68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d04:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d06:	4b58      	ldr	r3, [pc, #352]	; (8005e68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d04a      	beq.n	8005da8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d12:	4b55      	ldr	r3, [pc, #340]	; (8005e68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	099b      	lsrs	r3, r3, #6
 8005d18:	f04f 0400 	mov.w	r4, #0
 8005d1c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005d20:	f04f 0200 	mov.w	r2, #0
 8005d24:	ea03 0501 	and.w	r5, r3, r1
 8005d28:	ea04 0602 	and.w	r6, r4, r2
 8005d2c:	4629      	mov	r1, r5
 8005d2e:	4632      	mov	r2, r6
 8005d30:	f04f 0300 	mov.w	r3, #0
 8005d34:	f04f 0400 	mov.w	r4, #0
 8005d38:	0154      	lsls	r4, r2, #5
 8005d3a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005d3e:	014b      	lsls	r3, r1, #5
 8005d40:	4619      	mov	r1, r3
 8005d42:	4622      	mov	r2, r4
 8005d44:	1b49      	subs	r1, r1, r5
 8005d46:	eb62 0206 	sbc.w	r2, r2, r6
 8005d4a:	f04f 0300 	mov.w	r3, #0
 8005d4e:	f04f 0400 	mov.w	r4, #0
 8005d52:	0194      	lsls	r4, r2, #6
 8005d54:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005d58:	018b      	lsls	r3, r1, #6
 8005d5a:	1a5b      	subs	r3, r3, r1
 8005d5c:	eb64 0402 	sbc.w	r4, r4, r2
 8005d60:	f04f 0100 	mov.w	r1, #0
 8005d64:	f04f 0200 	mov.w	r2, #0
 8005d68:	00e2      	lsls	r2, r4, #3
 8005d6a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005d6e:	00d9      	lsls	r1, r3, #3
 8005d70:	460b      	mov	r3, r1
 8005d72:	4614      	mov	r4, r2
 8005d74:	195b      	adds	r3, r3, r5
 8005d76:	eb44 0406 	adc.w	r4, r4, r6
 8005d7a:	f04f 0100 	mov.w	r1, #0
 8005d7e:	f04f 0200 	mov.w	r2, #0
 8005d82:	0262      	lsls	r2, r4, #9
 8005d84:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005d88:	0259      	lsls	r1, r3, #9
 8005d8a:	460b      	mov	r3, r1
 8005d8c:	4614      	mov	r4, r2
 8005d8e:	4618      	mov	r0, r3
 8005d90:	4621      	mov	r1, r4
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f04f 0400 	mov.w	r4, #0
 8005d98:	461a      	mov	r2, r3
 8005d9a:	4623      	mov	r3, r4
 8005d9c:	f7fa ff54 	bl	8000c48 <__aeabi_uldivmod>
 8005da0:	4603      	mov	r3, r0
 8005da2:	460c      	mov	r4, r1
 8005da4:	60fb      	str	r3, [r7, #12]
 8005da6:	e049      	b.n	8005e3c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005da8:	4b2f      	ldr	r3, [pc, #188]	; (8005e68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	099b      	lsrs	r3, r3, #6
 8005dae:	f04f 0400 	mov.w	r4, #0
 8005db2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005db6:	f04f 0200 	mov.w	r2, #0
 8005dba:	ea03 0501 	and.w	r5, r3, r1
 8005dbe:	ea04 0602 	and.w	r6, r4, r2
 8005dc2:	4629      	mov	r1, r5
 8005dc4:	4632      	mov	r2, r6
 8005dc6:	f04f 0300 	mov.w	r3, #0
 8005dca:	f04f 0400 	mov.w	r4, #0
 8005dce:	0154      	lsls	r4, r2, #5
 8005dd0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005dd4:	014b      	lsls	r3, r1, #5
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	4622      	mov	r2, r4
 8005dda:	1b49      	subs	r1, r1, r5
 8005ddc:	eb62 0206 	sbc.w	r2, r2, r6
 8005de0:	f04f 0300 	mov.w	r3, #0
 8005de4:	f04f 0400 	mov.w	r4, #0
 8005de8:	0194      	lsls	r4, r2, #6
 8005dea:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005dee:	018b      	lsls	r3, r1, #6
 8005df0:	1a5b      	subs	r3, r3, r1
 8005df2:	eb64 0402 	sbc.w	r4, r4, r2
 8005df6:	f04f 0100 	mov.w	r1, #0
 8005dfa:	f04f 0200 	mov.w	r2, #0
 8005dfe:	00e2      	lsls	r2, r4, #3
 8005e00:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005e04:	00d9      	lsls	r1, r3, #3
 8005e06:	460b      	mov	r3, r1
 8005e08:	4614      	mov	r4, r2
 8005e0a:	195b      	adds	r3, r3, r5
 8005e0c:	eb44 0406 	adc.w	r4, r4, r6
 8005e10:	f04f 0100 	mov.w	r1, #0
 8005e14:	f04f 0200 	mov.w	r2, #0
 8005e18:	02a2      	lsls	r2, r4, #10
 8005e1a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005e1e:	0299      	lsls	r1, r3, #10
 8005e20:	460b      	mov	r3, r1
 8005e22:	4614      	mov	r4, r2
 8005e24:	4618      	mov	r0, r3
 8005e26:	4621      	mov	r1, r4
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f04f 0400 	mov.w	r4, #0
 8005e2e:	461a      	mov	r2, r3
 8005e30:	4623      	mov	r3, r4
 8005e32:	f7fa ff09 	bl	8000c48 <__aeabi_uldivmod>
 8005e36:	4603      	mov	r3, r0
 8005e38:	460c      	mov	r4, r1
 8005e3a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005e3c:	4b0a      	ldr	r3, [pc, #40]	; (8005e68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	0c1b      	lsrs	r3, r3, #16
 8005e42:	f003 0303 	and.w	r3, r3, #3
 8005e46:	3301      	adds	r3, #1
 8005e48:	005b      	lsls	r3, r3, #1
 8005e4a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e54:	60bb      	str	r3, [r7, #8]
      break;
 8005e56:	e002      	b.n	8005e5e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e58:	4b04      	ldr	r3, [pc, #16]	; (8005e6c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005e5a:	60bb      	str	r3, [r7, #8]
      break;
 8005e5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e5e:	68bb      	ldr	r3, [r7, #8]
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3714      	adds	r7, #20
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e68:	40023800 	.word	0x40023800
 8005e6c:	00f42400 	.word	0x00f42400
 8005e70:	007a1200 	.word	0x007a1200

08005e74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e74:	b480      	push	{r7}
 8005e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e78:	4b03      	ldr	r3, [pc, #12]	; (8005e88 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop
 8005e88:	200000fc 	.word	0x200000fc

08005e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005e90:	f7ff fff0 	bl	8005e74 <HAL_RCC_GetHCLKFreq>
 8005e94:	4601      	mov	r1, r0
 8005e96:	4b05      	ldr	r3, [pc, #20]	; (8005eac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	0a9b      	lsrs	r3, r3, #10
 8005e9c:	f003 0307 	and.w	r3, r3, #7
 8005ea0:	4a03      	ldr	r2, [pc, #12]	; (8005eb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ea2:	5cd3      	ldrb	r3, [r2, r3]
 8005ea4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	40023800 	.word	0x40023800
 8005eb0:	0800c6fc 	.word	0x0800c6fc

08005eb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005eb8:	f7ff ffdc 	bl	8005e74 <HAL_RCC_GetHCLKFreq>
 8005ebc:	4601      	mov	r1, r0
 8005ebe:	4b05      	ldr	r3, [pc, #20]	; (8005ed4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	0b5b      	lsrs	r3, r3, #13
 8005ec4:	f003 0307 	and.w	r3, r3, #7
 8005ec8:	4a03      	ldr	r2, [pc, #12]	; (8005ed8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005eca:	5cd3      	ldrb	r3, [r2, r3]
 8005ecc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	40023800 	.word	0x40023800
 8005ed8:	0800c6fc 	.word	0x0800c6fc

08005edc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b082      	sub	sp, #8
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e056      	b.n	8005f9c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d106      	bne.n	8005f0e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f7fc ffd3 	bl	8002eb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2202      	movs	r2, #2
 8005f12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f24:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	685a      	ldr	r2, [r3, #4]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	431a      	orrs	r2, r3
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	431a      	orrs	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	431a      	orrs	r2, r3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	695b      	ldr	r3, [r3, #20]
 8005f40:	431a      	orrs	r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	699b      	ldr	r3, [r3, #24]
 8005f46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f4a:	431a      	orrs	r2, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	69db      	ldr	r3, [r3, #28]
 8005f50:	431a      	orrs	r2, r3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	ea42 0103 	orr.w	r1, r2, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	430a      	orrs	r2, r1
 8005f64:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	699b      	ldr	r3, [r3, #24]
 8005f6a:	0c1b      	lsrs	r3, r3, #16
 8005f6c:	f003 0104 	and.w	r1, r3, #4
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	69da      	ldr	r2, [r3, #28]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f8a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2201      	movs	r2, #1
 8005f96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3708      	adds	r7, #8
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e01d      	b.n	8005ff2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d106      	bne.n	8005fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f7fd fd34 	bl	8003a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	3304      	adds	r3, #4
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	4610      	mov	r0, r2
 8005fe4:	f000 fd98 	bl	8006b18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3708      	adds	r7, #8
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b085      	sub	sp, #20
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2202      	movs	r2, #2
 8006006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f003 0307 	and.w	r3, r3, #7
 8006014:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2b06      	cmp	r3, #6
 800601a:	d007      	beq.n	800602c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0201 	orr.w	r2, r2, #1
 800602a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	3714      	adds	r7, #20
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr

08006042 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006042:	b480      	push	{r7}
 8006044:	b085      	sub	sp, #20
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	68da      	ldr	r2, [r3, #12]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f042 0201 	orr.w	r2, r2, #1
 8006058:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f003 0307 	and.w	r3, r3, #7
 8006064:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2b06      	cmp	r3, #6
 800606a:	d007      	beq.n	800607c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f042 0201 	orr.w	r2, r2, #1
 800607a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3714      	adds	r7, #20
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr

0800608a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800608a:	b580      	push	{r7, lr}
 800608c:	b082      	sub	sp, #8
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e01d      	b.n	80060d8 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d106      	bne.n	80060b6 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f7fd fde3 	bl	8003c7c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2202      	movs	r2, #2
 80060ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	3304      	adds	r3, #4
 80060c6:	4619      	mov	r1, r3
 80060c8:	4610      	mov	r0, r2
 80060ca:	f000 fd25 	bl	8006b18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3708      	adds	r7, #8
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d101      	bne.n	80060f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e01d      	b.n	800612e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d106      	bne.n	800610c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 f815 	bl	8006136 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2202      	movs	r2, #2
 8006110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	3304      	adds	r3, #4
 800611c:	4619      	mov	r1, r3
 800611e:	4610      	mov	r0, r2
 8006120:	f000 fcfa 	bl	8006b18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	3708      	adds	r7, #8
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}

08006136 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006136:	b480      	push	{r7}
 8006138:	b083      	sub	sp, #12
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800613e:	bf00      	nop
 8006140:	370c      	adds	r7, #12
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
	...

0800614c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b084      	sub	sp, #16
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2201      	movs	r2, #1
 800615c:	6839      	ldr	r1, [r7, #0]
 800615e:	4618      	mov	r0, r3
 8006160:	f001 f8ee 	bl	8007340 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a15      	ldr	r2, [pc, #84]	; (80061c0 <HAL_TIM_PWM_Start+0x74>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d004      	beq.n	8006178 <HAL_TIM_PWM_Start+0x2c>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a14      	ldr	r2, [pc, #80]	; (80061c4 <HAL_TIM_PWM_Start+0x78>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d101      	bne.n	800617c <HAL_TIM_PWM_Start+0x30>
 8006178:	2301      	movs	r3, #1
 800617a:	e000      	b.n	800617e <HAL_TIM_PWM_Start+0x32>
 800617c:	2300      	movs	r3, #0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d007      	beq.n	8006192 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006190:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	f003 0307 	and.w	r3, r3, #7
 800619c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2b06      	cmp	r3, #6
 80061a2:	d007      	beq.n	80061b4 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f042 0201 	orr.w	r2, r2, #1
 80061b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
 80061be:	bf00      	nop
 80061c0:	40010000 	.word	0x40010000
 80061c4:	40010400 	.word	0x40010400

080061c8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e01d      	b.n	8006216 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d106      	bne.n	80061f4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f7fd fba2 	bl	8003938 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2202      	movs	r2, #2
 80061f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	3304      	adds	r3, #4
 8006204:	4619      	mov	r1, r3
 8006206:	4610      	mov	r0, r2
 8006208:	f000 fc86 	bl	8006b18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	3708      	adds	r7, #8
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}

0800621e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800621e:	b580      	push	{r7, lr}
 8006220:	b086      	sub	sp, #24
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
 8006226:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d101      	bne.n	8006232 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e083      	b.n	800633a <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006238:	b2db      	uxtb	r3, r3
 800623a:	2b00      	cmp	r3, #0
 800623c:	d106      	bne.n	800624c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7fd fc9a 	bl	8003b80 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	6812      	ldr	r2, [r2, #0]
 800625e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006262:	f023 0307 	bic.w	r3, r3, #7
 8006266:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	3304      	adds	r3, #4
 8006270:	4619      	mov	r1, r3
 8006272:	4610      	mov	r0, r2
 8006274:	f000 fc50 	bl	8006b18 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6a1b      	ldr	r3, [r3, #32]
 800628e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	697a      	ldr	r2, [r7, #20]
 8006296:	4313      	orrs	r3, r2
 8006298:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062a0:	f023 0303 	bic.w	r3, r3, #3
 80062a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	689a      	ldr	r2, [r3, #8]
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	021b      	lsls	r3, r3, #8
 80062b0:	4313      	orrs	r3, r2
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80062be:	f023 030c 	bic.w	r3, r3, #12
 80062c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	68da      	ldr	r2, [r3, #12]
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	69db      	ldr	r3, [r3, #28]
 80062d8:	021b      	lsls	r3, r3, #8
 80062da:	4313      	orrs	r3, r2
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	4313      	orrs	r3, r2
 80062e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	011a      	lsls	r2, r3, #4
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	031b      	lsls	r3, r3, #12
 80062ee:	4313      	orrs	r3, r2
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80062fc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006304:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	685a      	ldr	r2, [r3, #4]
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	011b      	lsls	r3, r3, #4
 8006310:	4313      	orrs	r3, r2
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	4313      	orrs	r3, r2
 8006316:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	693a      	ldr	r2, [r7, #16]
 8006326:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006338:	2300      	movs	r3, #0
}
 800633a:	4618      	mov	r0, r3
 800633c:	3718      	adds	r7, #24
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}

08006342 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006342:	b580      	push	{r7, lr}
 8006344:	b082      	sub	sp, #8
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
 800634a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d002      	beq.n	8006358 <HAL_TIM_Encoder_Start+0x16>
 8006352:	2b04      	cmp	r3, #4
 8006354:	d008      	beq.n	8006368 <HAL_TIM_Encoder_Start+0x26>
 8006356:	e00f      	b.n	8006378 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2201      	movs	r2, #1
 800635e:	2100      	movs	r1, #0
 8006360:	4618      	mov	r0, r3
 8006362:	f000 ffed 	bl	8007340 <TIM_CCxChannelCmd>
      break;
 8006366:	e016      	b.n	8006396 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2201      	movs	r2, #1
 800636e:	2104      	movs	r1, #4
 8006370:	4618      	mov	r0, r3
 8006372:	f000 ffe5 	bl	8007340 <TIM_CCxChannelCmd>
      break;
 8006376:	e00e      	b.n	8006396 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2201      	movs	r2, #1
 800637e:	2100      	movs	r1, #0
 8006380:	4618      	mov	r0, r3
 8006382:	f000 ffdd 	bl	8007340 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2201      	movs	r2, #1
 800638c:	2104      	movs	r1, #4
 800638e:	4618      	mov	r0, r3
 8006390:	f000 ffd6 	bl	8007340 <TIM_CCxChannelCmd>
      break;
 8006394:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f042 0201 	orr.w	r2, r2, #1
 80063a4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80063a6:	2300      	movs	r3, #0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3708      	adds	r7, #8
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b082      	sub	sp, #8
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b02      	cmp	r3, #2
 80063c4:	d122      	bne.n	800640c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	f003 0302 	and.w	r3, r3, #2
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d11b      	bne.n	800640c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f06f 0202 	mvn.w	r2, #2
 80063dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	699b      	ldr	r3, [r3, #24]
 80063ea:	f003 0303 	and.w	r3, r3, #3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d003      	beq.n	80063fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 fb71 	bl	8006ada <HAL_TIM_IC_CaptureCallback>
 80063f8:	e005      	b.n	8006406 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 fb63 	bl	8006ac6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 fb74 	bl	8006aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	f003 0304 	and.w	r3, r3, #4
 8006416:	2b04      	cmp	r3, #4
 8006418:	d122      	bne.n	8006460 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	f003 0304 	and.w	r3, r3, #4
 8006424:	2b04      	cmp	r3, #4
 8006426:	d11b      	bne.n	8006460 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f06f 0204 	mvn.w	r2, #4
 8006430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2202      	movs	r2, #2
 8006436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006442:	2b00      	cmp	r3, #0
 8006444:	d003      	beq.n	800644e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 fb47 	bl	8006ada <HAL_TIM_IC_CaptureCallback>
 800644c:	e005      	b.n	800645a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 fb39 	bl	8006ac6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 fb4a 	bl	8006aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	f003 0308 	and.w	r3, r3, #8
 800646a:	2b08      	cmp	r3, #8
 800646c:	d122      	bne.n	80064b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	68db      	ldr	r3, [r3, #12]
 8006474:	f003 0308 	and.w	r3, r3, #8
 8006478:	2b08      	cmp	r3, #8
 800647a:	d11b      	bne.n	80064b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f06f 0208 	mvn.w	r2, #8
 8006484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2204      	movs	r2, #4
 800648a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	69db      	ldr	r3, [r3, #28]
 8006492:	f003 0303 	and.w	r3, r3, #3
 8006496:	2b00      	cmp	r3, #0
 8006498:	d003      	beq.n	80064a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fb1d 	bl	8006ada <HAL_TIM_IC_CaptureCallback>
 80064a0:	e005      	b.n	80064ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 fb0f 	bl	8006ac6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 fb20 	bl	8006aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	f003 0310 	and.w	r3, r3, #16
 80064be:	2b10      	cmp	r3, #16
 80064c0:	d122      	bne.n	8006508 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	f003 0310 	and.w	r3, r3, #16
 80064cc:	2b10      	cmp	r3, #16
 80064ce:	d11b      	bne.n	8006508 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f06f 0210 	mvn.w	r2, #16
 80064d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2208      	movs	r2, #8
 80064de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	69db      	ldr	r3, [r3, #28]
 80064e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d003      	beq.n	80064f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 faf3 	bl	8006ada <HAL_TIM_IC_CaptureCallback>
 80064f4:	e005      	b.n	8006502 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 fae5 	bl	8006ac6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f000 faf6 	bl	8006aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b01      	cmp	r3, #1
 8006514:	d10e      	bne.n	8006534 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	f003 0301 	and.w	r3, r3, #1
 8006520:	2b01      	cmp	r3, #1
 8006522:	d107      	bne.n	8006534 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f06f 0201 	mvn.w	r2, #1
 800652c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 fabf 	bl	8006ab2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800653e:	2b80      	cmp	r3, #128	; 0x80
 8006540:	d10e      	bne.n	8006560 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800654c:	2b80      	cmp	r3, #128	; 0x80
 800654e:	d107      	bne.n	8006560 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 ffee 	bl	800753c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800656a:	2b40      	cmp	r3, #64	; 0x40
 800656c:	d10e      	bne.n	800658c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006578:	2b40      	cmp	r3, #64	; 0x40
 800657a:	d107      	bne.n	800658c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fabb 	bl	8006b02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	f003 0320 	and.w	r3, r3, #32
 8006596:	2b20      	cmp	r3, #32
 8006598:	d10e      	bne.n	80065b8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	f003 0320 	and.w	r3, r3, #32
 80065a4:	2b20      	cmp	r3, #32
 80065a6:	d107      	bne.n	80065b8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f06f 0220 	mvn.w	r2, #32
 80065b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 ffb8 	bl	8007528 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065b8:	bf00      	nop
 80065ba:	3708      	adds	r7, #8
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d101      	bne.n	80065da <HAL_TIM_OC_ConfigChannel+0x1a>
 80065d6:	2302      	movs	r3, #2
 80065d8:	e04e      	b.n	8006678 <HAL_TIM_OC_ConfigChannel+0xb8>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2201      	movs	r2, #1
 80065de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2202      	movs	r2, #2
 80065e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b0c      	cmp	r3, #12
 80065ee:	d839      	bhi.n	8006664 <HAL_TIM_OC_ConfigChannel+0xa4>
 80065f0:	a201      	add	r2, pc, #4	; (adr r2, 80065f8 <HAL_TIM_OC_ConfigChannel+0x38>)
 80065f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f6:	bf00      	nop
 80065f8:	0800662d 	.word	0x0800662d
 80065fc:	08006665 	.word	0x08006665
 8006600:	08006665 	.word	0x08006665
 8006604:	08006665 	.word	0x08006665
 8006608:	0800663b 	.word	0x0800663b
 800660c:	08006665 	.word	0x08006665
 8006610:	08006665 	.word	0x08006665
 8006614:	08006665 	.word	0x08006665
 8006618:	08006649 	.word	0x08006649
 800661c:	08006665 	.word	0x08006665
 8006620:	08006665 	.word	0x08006665
 8006624:	08006665 	.word	0x08006665
 8006628:	08006657 	.word	0x08006657
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68b9      	ldr	r1, [r7, #8]
 8006632:	4618      	mov	r0, r3
 8006634:	f000 fb10 	bl	8006c58 <TIM_OC1_SetConfig>
      break;
 8006638:	e015      	b.n	8006666 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68b9      	ldr	r1, [r7, #8]
 8006640:	4618      	mov	r0, r3
 8006642:	f000 fb79 	bl	8006d38 <TIM_OC2_SetConfig>
      break;
 8006646:	e00e      	b.n	8006666 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68b9      	ldr	r1, [r7, #8]
 800664e:	4618      	mov	r0, r3
 8006650:	f000 fbe8 	bl	8006e24 <TIM_OC3_SetConfig>
      break;
 8006654:	e007      	b.n	8006666 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68b9      	ldr	r1, [r7, #8]
 800665c:	4618      	mov	r0, r3
 800665e:	f000 fc55 	bl	8006f0c <TIM_OC4_SetConfig>
      break;
 8006662:	e000      	b.n	8006666 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8006664:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2201      	movs	r2, #1
 800666a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006676:	2300      	movs	r3, #0
}
 8006678:	4618      	mov	r0, r3
 800667a:	3710      	adds	r7, #16
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b084      	sub	sp, #16
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006692:	2b01      	cmp	r3, #1
 8006694:	d101      	bne.n	800669a <HAL_TIM_IC_ConfigChannel+0x1a>
 8006696:	2302      	movs	r3, #2
 8006698:	e08a      	b.n	80067b0 <HAL_TIM_IC_ConfigChannel+0x130>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2202      	movs	r2, #2
 80066a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d11b      	bne.n	80066e8 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6818      	ldr	r0, [r3, #0]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	6819      	ldr	r1, [r3, #0]
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	685a      	ldr	r2, [r3, #4]
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	68db      	ldr	r3, [r3, #12]
 80066c0:	f000 fc7a 	bl	8006fb8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	699a      	ldr	r2, [r3, #24]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f022 020c 	bic.w	r2, r2, #12
 80066d2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	6999      	ldr	r1, [r3, #24]
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	689a      	ldr	r2, [r3, #8]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	430a      	orrs	r2, r1
 80066e4:	619a      	str	r2, [r3, #24]
 80066e6:	e05a      	b.n	800679e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2b04      	cmp	r3, #4
 80066ec:	d11c      	bne.n	8006728 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6818      	ldr	r0, [r3, #0]
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	6819      	ldr	r1, [r3, #0]
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	685a      	ldr	r2, [r3, #4]
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	f000 fcfe 	bl	80070fe <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	699a      	ldr	r2, [r3, #24]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006710:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	6999      	ldr	r1, [r3, #24]
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	021a      	lsls	r2, r3, #8
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	430a      	orrs	r2, r1
 8006724:	619a      	str	r2, [r3, #24]
 8006726:	e03a      	b.n	800679e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2b08      	cmp	r3, #8
 800672c:	d11b      	bne.n	8006766 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6818      	ldr	r0, [r3, #0]
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	6819      	ldr	r1, [r3, #0]
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	f000 fd4b 	bl	80071d8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	69da      	ldr	r2, [r3, #28]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f022 020c 	bic.w	r2, r2, #12
 8006750:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	69d9      	ldr	r1, [r3, #28]
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	689a      	ldr	r2, [r3, #8]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	430a      	orrs	r2, r1
 8006762:	61da      	str	r2, [r3, #28]
 8006764:	e01b      	b.n	800679e <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6818      	ldr	r0, [r3, #0]
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	6819      	ldr	r1, [r3, #0]
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	685a      	ldr	r2, [r3, #4]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	f000 fd6b 	bl	8007250 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	69da      	ldr	r2, [r3, #28]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006788:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	69d9      	ldr	r1, [r3, #28]
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	021a      	lsls	r2, r3, #8
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	430a      	orrs	r2, r1
 800679c:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d101      	bne.n	80067d2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80067ce:	2302      	movs	r3, #2
 80067d0:	e0b4      	b.n	800693c <HAL_TIM_PWM_ConfigChannel+0x184>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2201      	movs	r2, #1
 80067d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2202      	movs	r2, #2
 80067de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2b0c      	cmp	r3, #12
 80067e6:	f200 809f 	bhi.w	8006928 <HAL_TIM_PWM_ConfigChannel+0x170>
 80067ea:	a201      	add	r2, pc, #4	; (adr r2, 80067f0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80067ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067f0:	08006825 	.word	0x08006825
 80067f4:	08006929 	.word	0x08006929
 80067f8:	08006929 	.word	0x08006929
 80067fc:	08006929 	.word	0x08006929
 8006800:	08006865 	.word	0x08006865
 8006804:	08006929 	.word	0x08006929
 8006808:	08006929 	.word	0x08006929
 800680c:	08006929 	.word	0x08006929
 8006810:	080068a7 	.word	0x080068a7
 8006814:	08006929 	.word	0x08006929
 8006818:	08006929 	.word	0x08006929
 800681c:	08006929 	.word	0x08006929
 8006820:	080068e7 	.word	0x080068e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	68b9      	ldr	r1, [r7, #8]
 800682a:	4618      	mov	r0, r3
 800682c:	f000 fa14 	bl	8006c58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	699a      	ldr	r2, [r3, #24]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f042 0208 	orr.w	r2, r2, #8
 800683e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	699a      	ldr	r2, [r3, #24]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f022 0204 	bic.w	r2, r2, #4
 800684e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	6999      	ldr	r1, [r3, #24]
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	691a      	ldr	r2, [r3, #16]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	430a      	orrs	r2, r1
 8006860:	619a      	str	r2, [r3, #24]
      break;
 8006862:	e062      	b.n	800692a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	68b9      	ldr	r1, [r7, #8]
 800686a:	4618      	mov	r0, r3
 800686c:	f000 fa64 	bl	8006d38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	699a      	ldr	r2, [r3, #24]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800687e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	699a      	ldr	r2, [r3, #24]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800688e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6999      	ldr	r1, [r3, #24]
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	021a      	lsls	r2, r3, #8
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	430a      	orrs	r2, r1
 80068a2:	619a      	str	r2, [r3, #24]
      break;
 80068a4:	e041      	b.n	800692a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	68b9      	ldr	r1, [r7, #8]
 80068ac:	4618      	mov	r0, r3
 80068ae:	f000 fab9 	bl	8006e24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	69da      	ldr	r2, [r3, #28]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f042 0208 	orr.w	r2, r2, #8
 80068c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	69da      	ldr	r2, [r3, #28]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f022 0204 	bic.w	r2, r2, #4
 80068d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	69d9      	ldr	r1, [r3, #28]
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	691a      	ldr	r2, [r3, #16]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	61da      	str	r2, [r3, #28]
      break;
 80068e4:	e021      	b.n	800692a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68b9      	ldr	r1, [r7, #8]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f000 fb0d 	bl	8006f0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	69da      	ldr	r2, [r3, #28]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006900:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	69da      	ldr	r2, [r3, #28]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006910:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	69d9      	ldr	r1, [r3, #28]
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	021a      	lsls	r2, r3, #8
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	430a      	orrs	r2, r1
 8006924:	61da      	str	r2, [r3, #28]
      break;
 8006926:	e000      	b.n	800692a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006928:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2201      	movs	r2, #1
 800692e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2200      	movs	r2, #0
 8006936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3710      	adds	r7, #16
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}

08006944 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006954:	2b01      	cmp	r3, #1
 8006956:	d101      	bne.n	800695c <HAL_TIM_ConfigClockSource+0x18>
 8006958:	2302      	movs	r3, #2
 800695a:	e0a6      	b.n	8006aaa <HAL_TIM_ConfigClockSource+0x166>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2202      	movs	r2, #2
 8006968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800697a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006982:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68fa      	ldr	r2, [r7, #12]
 800698a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2b40      	cmp	r3, #64	; 0x40
 8006992:	d067      	beq.n	8006a64 <HAL_TIM_ConfigClockSource+0x120>
 8006994:	2b40      	cmp	r3, #64	; 0x40
 8006996:	d80b      	bhi.n	80069b0 <HAL_TIM_ConfigClockSource+0x6c>
 8006998:	2b10      	cmp	r3, #16
 800699a:	d073      	beq.n	8006a84 <HAL_TIM_ConfigClockSource+0x140>
 800699c:	2b10      	cmp	r3, #16
 800699e:	d802      	bhi.n	80069a6 <HAL_TIM_ConfigClockSource+0x62>
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d06f      	beq.n	8006a84 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80069a4:	e078      	b.n	8006a98 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80069a6:	2b20      	cmp	r3, #32
 80069a8:	d06c      	beq.n	8006a84 <HAL_TIM_ConfigClockSource+0x140>
 80069aa:	2b30      	cmp	r3, #48	; 0x30
 80069ac:	d06a      	beq.n	8006a84 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80069ae:	e073      	b.n	8006a98 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80069b0:	2b70      	cmp	r3, #112	; 0x70
 80069b2:	d00d      	beq.n	80069d0 <HAL_TIM_ConfigClockSource+0x8c>
 80069b4:	2b70      	cmp	r3, #112	; 0x70
 80069b6:	d804      	bhi.n	80069c2 <HAL_TIM_ConfigClockSource+0x7e>
 80069b8:	2b50      	cmp	r3, #80	; 0x50
 80069ba:	d033      	beq.n	8006a24 <HAL_TIM_ConfigClockSource+0xe0>
 80069bc:	2b60      	cmp	r3, #96	; 0x60
 80069be:	d041      	beq.n	8006a44 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80069c0:	e06a      	b.n	8006a98 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80069c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069c6:	d066      	beq.n	8006a96 <HAL_TIM_ConfigClockSource+0x152>
 80069c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069cc:	d017      	beq.n	80069fe <HAL_TIM_ConfigClockSource+0xba>
      break;
 80069ce:	e063      	b.n	8006a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6818      	ldr	r0, [r3, #0]
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	6899      	ldr	r1, [r3, #8]
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	f000 fc8e 	bl	8007300 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80069f2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	609a      	str	r2, [r3, #8]
      break;
 80069fc:	e04c      	b.n	8006a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6818      	ldr	r0, [r3, #0]
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	6899      	ldr	r1, [r3, #8]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	685a      	ldr	r2, [r3, #4]
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	68db      	ldr	r3, [r3, #12]
 8006a0e:	f000 fc77 	bl	8007300 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	689a      	ldr	r2, [r3, #8]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a20:	609a      	str	r2, [r3, #8]
      break;
 8006a22:	e039      	b.n	8006a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6818      	ldr	r0, [r3, #0]
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	6859      	ldr	r1, [r3, #4]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	461a      	mov	r2, r3
 8006a32:	f000 fb35 	bl	80070a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2150      	movs	r1, #80	; 0x50
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f000 fc44 	bl	80072ca <TIM_ITRx_SetConfig>
      break;
 8006a42:	e029      	b.n	8006a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6818      	ldr	r0, [r3, #0]
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	6859      	ldr	r1, [r3, #4]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	461a      	mov	r2, r3
 8006a52:	f000 fb91 	bl	8007178 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2160      	movs	r1, #96	; 0x60
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f000 fc34 	bl	80072ca <TIM_ITRx_SetConfig>
      break;
 8006a62:	e019      	b.n	8006a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6818      	ldr	r0, [r3, #0]
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	6859      	ldr	r1, [r3, #4]
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	461a      	mov	r2, r3
 8006a72:	f000 fb15 	bl	80070a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	2140      	movs	r1, #64	; 0x40
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f000 fc24 	bl	80072ca <TIM_ITRx_SetConfig>
      break;
 8006a82:	e009      	b.n	8006a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	4610      	mov	r0, r2
 8006a90:	f000 fc1b 	bl	80072ca <TIM_ITRx_SetConfig>
      break;
 8006a94:	e000      	b.n	8006a98 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006a96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ab2:	b480      	push	{r7}
 8006ab4:	b083      	sub	sp, #12
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006aba:	bf00      	nop
 8006abc:	370c      	adds	r7, #12
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr

08006ac6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ac6:	b480      	push	{r7}
 8006ac8:	b083      	sub	sp, #12
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ace:	bf00      	nop
 8006ad0:	370c      	adds	r7, #12
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr

08006ada <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ada:	b480      	push	{r7}
 8006adc:	b083      	sub	sp, #12
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ae2:	bf00      	nop
 8006ae4:	370c      	adds	r7, #12
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr

08006aee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006aee:	b480      	push	{r7}
 8006af0:	b083      	sub	sp, #12
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006af6:	bf00      	nop
 8006af8:	370c      	adds	r7, #12
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr

08006b02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b02:	b480      	push	{r7}
 8006b04:	b083      	sub	sp, #12
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b0a:	bf00      	nop
 8006b0c:	370c      	adds	r7, #12
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
	...

08006b18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a40      	ldr	r2, [pc, #256]	; (8006c2c <TIM_Base_SetConfig+0x114>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d013      	beq.n	8006b58 <TIM_Base_SetConfig+0x40>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b36:	d00f      	beq.n	8006b58 <TIM_Base_SetConfig+0x40>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a3d      	ldr	r2, [pc, #244]	; (8006c30 <TIM_Base_SetConfig+0x118>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d00b      	beq.n	8006b58 <TIM_Base_SetConfig+0x40>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a3c      	ldr	r2, [pc, #240]	; (8006c34 <TIM_Base_SetConfig+0x11c>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d007      	beq.n	8006b58 <TIM_Base_SetConfig+0x40>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a3b      	ldr	r2, [pc, #236]	; (8006c38 <TIM_Base_SetConfig+0x120>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d003      	beq.n	8006b58 <TIM_Base_SetConfig+0x40>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a3a      	ldr	r2, [pc, #232]	; (8006c3c <TIM_Base_SetConfig+0x124>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d108      	bne.n	8006b6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a2f      	ldr	r2, [pc, #188]	; (8006c2c <TIM_Base_SetConfig+0x114>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d02b      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b78:	d027      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a2c      	ldr	r2, [pc, #176]	; (8006c30 <TIM_Base_SetConfig+0x118>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d023      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a2b      	ldr	r2, [pc, #172]	; (8006c34 <TIM_Base_SetConfig+0x11c>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d01f      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a2a      	ldr	r2, [pc, #168]	; (8006c38 <TIM_Base_SetConfig+0x120>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d01b      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a29      	ldr	r2, [pc, #164]	; (8006c3c <TIM_Base_SetConfig+0x124>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d017      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a28      	ldr	r2, [pc, #160]	; (8006c40 <TIM_Base_SetConfig+0x128>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d013      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a27      	ldr	r2, [pc, #156]	; (8006c44 <TIM_Base_SetConfig+0x12c>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d00f      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a26      	ldr	r2, [pc, #152]	; (8006c48 <TIM_Base_SetConfig+0x130>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d00b      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a25      	ldr	r2, [pc, #148]	; (8006c4c <TIM_Base_SetConfig+0x134>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d007      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a24      	ldr	r2, [pc, #144]	; (8006c50 <TIM_Base_SetConfig+0x138>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d003      	beq.n	8006bca <TIM_Base_SetConfig+0xb2>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a23      	ldr	r2, [pc, #140]	; (8006c54 <TIM_Base_SetConfig+0x13c>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d108      	bne.n	8006bdc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	695b      	ldr	r3, [r3, #20]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	689a      	ldr	r2, [r3, #8]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a0a      	ldr	r2, [pc, #40]	; (8006c2c <TIM_Base_SetConfig+0x114>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d003      	beq.n	8006c10 <TIM_Base_SetConfig+0xf8>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a0c      	ldr	r2, [pc, #48]	; (8006c3c <TIM_Base_SetConfig+0x124>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d103      	bne.n	8006c18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	691a      	ldr	r2, [r3, #16]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	615a      	str	r2, [r3, #20]
}
 8006c1e:	bf00      	nop
 8006c20:	3714      	adds	r7, #20
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	40010000 	.word	0x40010000
 8006c30:	40000400 	.word	0x40000400
 8006c34:	40000800 	.word	0x40000800
 8006c38:	40000c00 	.word	0x40000c00
 8006c3c:	40010400 	.word	0x40010400
 8006c40:	40014000 	.word	0x40014000
 8006c44:	40014400 	.word	0x40014400
 8006c48:	40014800 	.word	0x40014800
 8006c4c:	40001800 	.word	0x40001800
 8006c50:	40001c00 	.word	0x40001c00
 8006c54:	40002000 	.word	0x40002000

08006c58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b087      	sub	sp, #28
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
 8006c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6a1b      	ldr	r3, [r3, #32]
 8006c66:	f023 0201 	bic.w	r2, r3, #1
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a1b      	ldr	r3, [r3, #32]
 8006c72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f023 0303 	bic.w	r3, r3, #3
 8006c8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	f023 0302 	bic.w	r3, r3, #2
 8006ca0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	697a      	ldr	r2, [r7, #20]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	4a20      	ldr	r2, [pc, #128]	; (8006d30 <TIM_OC1_SetConfig+0xd8>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d003      	beq.n	8006cbc <TIM_OC1_SetConfig+0x64>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	4a1f      	ldr	r2, [pc, #124]	; (8006d34 <TIM_OC1_SetConfig+0xdc>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d10c      	bne.n	8006cd6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	f023 0308 	bic.w	r3, r3, #8
 8006cc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	697a      	ldr	r2, [r7, #20]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	f023 0304 	bic.w	r3, r3, #4
 8006cd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a15      	ldr	r2, [pc, #84]	; (8006d30 <TIM_OC1_SetConfig+0xd8>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d003      	beq.n	8006ce6 <TIM_OC1_SetConfig+0x8e>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4a14      	ldr	r2, [pc, #80]	; (8006d34 <TIM_OC1_SetConfig+0xdc>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d111      	bne.n	8006d0a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	695b      	ldr	r3, [r3, #20]
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	699b      	ldr	r3, [r3, #24]
 8006d04:	693a      	ldr	r2, [r7, #16]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	693a      	ldr	r2, [r7, #16]
 8006d0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	685a      	ldr	r2, [r3, #4]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	697a      	ldr	r2, [r7, #20]
 8006d22:	621a      	str	r2, [r3, #32]
}
 8006d24:	bf00      	nop
 8006d26:	371c      	adds	r7, #28
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr
 8006d30:	40010000 	.word	0x40010000
 8006d34:	40010400 	.word	0x40010400

08006d38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b087      	sub	sp, #28
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a1b      	ldr	r3, [r3, #32]
 8006d46:	f023 0210 	bic.w	r2, r3, #16
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	021b      	lsls	r3, r3, #8
 8006d76:	68fa      	ldr	r2, [r7, #12]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	f023 0320 	bic.w	r3, r3, #32
 8006d82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	011b      	lsls	r3, r3, #4
 8006d8a:	697a      	ldr	r2, [r7, #20]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a22      	ldr	r2, [pc, #136]	; (8006e1c <TIM_OC2_SetConfig+0xe4>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d003      	beq.n	8006da0 <TIM_OC2_SetConfig+0x68>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a21      	ldr	r2, [pc, #132]	; (8006e20 <TIM_OC2_SetConfig+0xe8>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d10d      	bne.n	8006dbc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006da6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	011b      	lsls	r3, r3, #4
 8006dae:	697a      	ldr	r2, [r7, #20]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	4a17      	ldr	r2, [pc, #92]	; (8006e1c <TIM_OC2_SetConfig+0xe4>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d003      	beq.n	8006dcc <TIM_OC2_SetConfig+0x94>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a16      	ldr	r2, [pc, #88]	; (8006e20 <TIM_OC2_SetConfig+0xe8>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d113      	bne.n	8006df4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006dd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006dda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	695b      	ldr	r3, [r3, #20]
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	693a      	ldr	r2, [r7, #16]
 8006de4:	4313      	orrs	r3, r2
 8006de6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	699b      	ldr	r3, [r3, #24]
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	693a      	ldr	r2, [r7, #16]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	685a      	ldr	r2, [r3, #4]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	697a      	ldr	r2, [r7, #20]
 8006e0c:	621a      	str	r2, [r3, #32]
}
 8006e0e:	bf00      	nop
 8006e10:	371c      	adds	r7, #28
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	40010000 	.word	0x40010000
 8006e20:	40010400 	.word	0x40010400

08006e24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b087      	sub	sp, #28
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	69db      	ldr	r3, [r3, #28]
 8006e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f023 0303 	bic.w	r3, r3, #3
 8006e5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	021b      	lsls	r3, r3, #8
 8006e74:	697a      	ldr	r2, [r7, #20]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a21      	ldr	r2, [pc, #132]	; (8006f04 <TIM_OC3_SetConfig+0xe0>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d003      	beq.n	8006e8a <TIM_OC3_SetConfig+0x66>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a20      	ldr	r2, [pc, #128]	; (8006f08 <TIM_OC3_SetConfig+0xe4>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d10d      	bne.n	8006ea6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	021b      	lsls	r3, r3, #8
 8006e98:	697a      	ldr	r2, [r7, #20]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ea4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a16      	ldr	r2, [pc, #88]	; (8006f04 <TIM_OC3_SetConfig+0xe0>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d003      	beq.n	8006eb6 <TIM_OC3_SetConfig+0x92>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a15      	ldr	r2, [pc, #84]	; (8006f08 <TIM_OC3_SetConfig+0xe4>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d113      	bne.n	8006ede <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ebc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ec4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	011b      	lsls	r3, r3, #4
 8006ecc:	693a      	ldr	r2, [r7, #16]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	011b      	lsls	r3, r3, #4
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	693a      	ldr	r2, [r7, #16]
 8006ee2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	685a      	ldr	r2, [r3, #4]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	621a      	str	r2, [r3, #32]
}
 8006ef8:	bf00      	nop
 8006efa:	371c      	adds	r7, #28
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr
 8006f04:	40010000 	.word	0x40010000
 8006f08:	40010400 	.word	0x40010400

08006f0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b087      	sub	sp, #28
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a1b      	ldr	r3, [r3, #32]
 8006f1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a1b      	ldr	r3, [r3, #32]
 8006f26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	69db      	ldr	r3, [r3, #28]
 8006f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	021b      	lsls	r3, r3, #8
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	031b      	lsls	r3, r3, #12
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a12      	ldr	r2, [pc, #72]	; (8006fb0 <TIM_OC4_SetConfig+0xa4>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d003      	beq.n	8006f74 <TIM_OC4_SetConfig+0x68>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a11      	ldr	r2, [pc, #68]	; (8006fb4 <TIM_OC4_SetConfig+0xa8>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d109      	bne.n	8006f88 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	695b      	ldr	r3, [r3, #20]
 8006f80:	019b      	lsls	r3, r3, #6
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	68fa      	ldr	r2, [r7, #12]
 8006f92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	621a      	str	r2, [r3, #32]
}
 8006fa2:	bf00      	nop
 8006fa4:	371c      	adds	r7, #28
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	40010000 	.word	0x40010000
 8006fb4:	40010400 	.word	0x40010400

08006fb8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b087      	sub	sp, #28
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
 8006fc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	f023 0201 	bic.w	r2, r3, #1
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	699b      	ldr	r3, [r3, #24]
 8006fd6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6a1b      	ldr	r3, [r3, #32]
 8006fdc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	4a28      	ldr	r2, [pc, #160]	; (8007084 <TIM_TI1_SetConfig+0xcc>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d01b      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fec:	d017      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	4a25      	ldr	r2, [pc, #148]	; (8007088 <TIM_TI1_SetConfig+0xd0>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d013      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	4a24      	ldr	r2, [pc, #144]	; (800708c <TIM_TI1_SetConfig+0xd4>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d00f      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	4a23      	ldr	r2, [pc, #140]	; (8007090 <TIM_TI1_SetConfig+0xd8>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d00b      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	4a22      	ldr	r2, [pc, #136]	; (8007094 <TIM_TI1_SetConfig+0xdc>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d007      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	4a21      	ldr	r2, [pc, #132]	; (8007098 <TIM_TI1_SetConfig+0xe0>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d003      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	4a20      	ldr	r2, [pc, #128]	; (800709c <TIM_TI1_SetConfig+0xe4>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d101      	bne.n	8007022 <TIM_TI1_SetConfig+0x6a>
 800701e:	2301      	movs	r3, #1
 8007020:	e000      	b.n	8007024 <TIM_TI1_SetConfig+0x6c>
 8007022:	2300      	movs	r3, #0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d008      	beq.n	800703a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f023 0303 	bic.w	r3, r3, #3
 800702e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007030:	697a      	ldr	r2, [r7, #20]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4313      	orrs	r3, r2
 8007036:	617b      	str	r3, [r7, #20]
 8007038:	e003      	b.n	8007042 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	f043 0301 	orr.w	r3, r3, #1
 8007040:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007048:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	011b      	lsls	r3, r3, #4
 800704e:	b2db      	uxtb	r3, r3
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	4313      	orrs	r3, r2
 8007054:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f023 030a 	bic.w	r3, r3, #10
 800705c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	f003 030a 	and.w	r3, r3, #10
 8007064:	693a      	ldr	r2, [r7, #16]
 8007066:	4313      	orrs	r3, r2
 8007068:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	697a      	ldr	r2, [r7, #20]
 800706e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	693a      	ldr	r2, [r7, #16]
 8007074:	621a      	str	r2, [r3, #32]
}
 8007076:	bf00      	nop
 8007078:	371c      	adds	r7, #28
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	40010000 	.word	0x40010000
 8007088:	40000400 	.word	0x40000400
 800708c:	40000800 	.word	0x40000800
 8007090:	40000c00 	.word	0x40000c00
 8007094:	40010400 	.word	0x40010400
 8007098:	40014000 	.word	0x40014000
 800709c:	40001800 	.word	0x40001800

080070a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b087      	sub	sp, #28
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6a1b      	ldr	r3, [r3, #32]
 80070b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6a1b      	ldr	r3, [r3, #32]
 80070b6:	f023 0201 	bic.w	r2, r3, #1
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	011b      	lsls	r3, r3, #4
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	f023 030a 	bic.w	r3, r3, #10
 80070dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070de:	697a      	ldr	r2, [r7, #20]
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	693a      	ldr	r2, [r7, #16]
 80070ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	697a      	ldr	r2, [r7, #20]
 80070f0:	621a      	str	r2, [r3, #32]
}
 80070f2:	bf00      	nop
 80070f4:	371c      	adds	r7, #28
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr

080070fe <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80070fe:	b480      	push	{r7}
 8007100:	b087      	sub	sp, #28
 8007102:	af00      	add	r7, sp, #0
 8007104:	60f8      	str	r0, [r7, #12]
 8007106:	60b9      	str	r1, [r7, #8]
 8007108:	607a      	str	r2, [r7, #4]
 800710a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6a1b      	ldr	r3, [r3, #32]
 8007110:	f023 0210 	bic.w	r2, r3, #16
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	699b      	ldr	r3, [r3, #24]
 800711c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	6a1b      	ldr	r3, [r3, #32]
 8007122:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800712a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	021b      	lsls	r3, r3, #8
 8007130:	697a      	ldr	r2, [r7, #20]
 8007132:	4313      	orrs	r3, r2
 8007134:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800713c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	031b      	lsls	r3, r3, #12
 8007142:	b29b      	uxth	r3, r3
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	4313      	orrs	r3, r2
 8007148:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007150:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	011b      	lsls	r3, r3, #4
 8007156:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800715a:	693a      	ldr	r2, [r7, #16]
 800715c:	4313      	orrs	r3, r2
 800715e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	697a      	ldr	r2, [r7, #20]
 8007164:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	621a      	str	r2, [r3, #32]
}
 800716c:	bf00      	nop
 800716e:	371c      	adds	r7, #28
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007178:	b480      	push	{r7}
 800717a:	b087      	sub	sp, #28
 800717c:	af00      	add	r7, sp, #0
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6a1b      	ldr	r3, [r3, #32]
 8007188:	f023 0210 	bic.w	r2, r3, #16
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	699b      	ldr	r3, [r3, #24]
 8007194:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6a1b      	ldr	r3, [r3, #32]
 800719a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	031b      	lsls	r3, r3, #12
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80071b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	011b      	lsls	r3, r3, #4
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	4313      	orrs	r3, r2
 80071be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	697a      	ldr	r2, [r7, #20]
 80071c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	693a      	ldr	r2, [r7, #16]
 80071ca:	621a      	str	r2, [r3, #32]
}
 80071cc:	bf00      	nop
 80071ce:	371c      	adds	r7, #28
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80071d8:	b480      	push	{r7}
 80071da:	b087      	sub	sp, #28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	607a      	str	r2, [r7, #4]
 80071e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	6a1b      	ldr	r3, [r3, #32]
 80071ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	69db      	ldr	r3, [r3, #28]
 80071f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6a1b      	ldr	r3, [r3, #32]
 80071fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	f023 0303 	bic.w	r3, r3, #3
 8007204:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007206:	697a      	ldr	r2, [r7, #20]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4313      	orrs	r3, r2
 800720c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007214:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	011b      	lsls	r3, r3, #4
 800721a:	b2db      	uxtb	r3, r3
 800721c:	697a      	ldr	r2, [r7, #20]
 800721e:	4313      	orrs	r3, r2
 8007220:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007228:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	021b      	lsls	r3, r3, #8
 800722e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007232:	693a      	ldr	r2, [r7, #16]
 8007234:	4313      	orrs	r3, r2
 8007236:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	697a      	ldr	r2, [r7, #20]
 800723c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	693a      	ldr	r2, [r7, #16]
 8007242:	621a      	str	r2, [r3, #32]
}
 8007244:	bf00      	nop
 8007246:	371c      	adds	r7, #28
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007250:	b480      	push	{r7}
 8007252:	b087      	sub	sp, #28
 8007254:	af00      	add	r7, sp, #0
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	607a      	str	r2, [r7, #4]
 800725c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	6a1b      	ldr	r3, [r3, #32]
 8007262:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	69db      	ldr	r3, [r3, #28]
 800726e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6a1b      	ldr	r3, [r3, #32]
 8007274:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800727c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	021b      	lsls	r3, r3, #8
 8007282:	697a      	ldr	r2, [r7, #20]
 8007284:	4313      	orrs	r3, r2
 8007286:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800728e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	031b      	lsls	r3, r3, #12
 8007294:	b29b      	uxth	r3, r3
 8007296:	697a      	ldr	r2, [r7, #20]
 8007298:	4313      	orrs	r3, r2
 800729a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80072a2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	031b      	lsls	r3, r3, #12
 80072a8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80072ac:	693a      	ldr	r2, [r7, #16]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	697a      	ldr	r2, [r7, #20]
 80072b6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	621a      	str	r2, [r3, #32]
}
 80072be:	bf00      	nop
 80072c0:	371c      	adds	r7, #28
 80072c2:	46bd      	mov	sp, r7
 80072c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c8:	4770      	bx	lr

080072ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80072ca:	b480      	push	{r7}
 80072cc:	b085      	sub	sp, #20
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	6078      	str	r0, [r7, #4]
 80072d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80072e2:	683a      	ldr	r2, [r7, #0]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	f043 0307 	orr.w	r3, r3, #7
 80072ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	68fa      	ldr	r2, [r7, #12]
 80072f2:	609a      	str	r2, [r3, #8]
}
 80072f4:	bf00      	nop
 80072f6:	3714      	adds	r7, #20
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007300:	b480      	push	{r7}
 8007302:	b087      	sub	sp, #28
 8007304:	af00      	add	r7, sp, #0
 8007306:	60f8      	str	r0, [r7, #12]
 8007308:	60b9      	str	r1, [r7, #8]
 800730a:	607a      	str	r2, [r7, #4]
 800730c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800731a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	021a      	lsls	r2, r3, #8
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	431a      	orrs	r2, r3
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	4313      	orrs	r3, r2
 8007328:	697a      	ldr	r2, [r7, #20]
 800732a:	4313      	orrs	r3, r2
 800732c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	697a      	ldr	r2, [r7, #20]
 8007332:	609a      	str	r2, [r3, #8]
}
 8007334:	bf00      	nop
 8007336:	371c      	adds	r7, #28
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007340:	b480      	push	{r7}
 8007342:	b087      	sub	sp, #28
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	f003 031f 	and.w	r3, r3, #31
 8007352:	2201      	movs	r2, #1
 8007354:	fa02 f303 	lsl.w	r3, r2, r3
 8007358:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6a1a      	ldr	r2, [r3, #32]
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	43db      	mvns	r3, r3
 8007362:	401a      	ands	r2, r3
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6a1a      	ldr	r2, [r3, #32]
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	f003 031f 	and.w	r3, r3, #31
 8007372:	6879      	ldr	r1, [r7, #4]
 8007374:	fa01 f303 	lsl.w	r3, r1, r3
 8007378:	431a      	orrs	r2, r3
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	621a      	str	r2, [r3, #32]
}
 800737e:	bf00      	nop
 8007380:	371c      	adds	r7, #28
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr
	...

0800738c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800738c:	b480      	push	{r7}
 800738e:	b085      	sub	sp, #20
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800739c:	2b01      	cmp	r3, #1
 800739e:	d101      	bne.n	80073a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073a0:	2302      	movs	r3, #2
 80073a2:	e05a      	b.n	800745a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2201      	movs	r2, #1
 80073a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2202      	movs	r2, #2
 80073b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a21      	ldr	r2, [pc, #132]	; (8007468 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d022      	beq.n	800742e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073f0:	d01d      	beq.n	800742e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a1d      	ldr	r2, [pc, #116]	; (800746c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d018      	beq.n	800742e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a1b      	ldr	r2, [pc, #108]	; (8007470 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d013      	beq.n	800742e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a1a      	ldr	r2, [pc, #104]	; (8007474 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d00e      	beq.n	800742e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a18      	ldr	r2, [pc, #96]	; (8007478 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d009      	beq.n	800742e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a17      	ldr	r2, [pc, #92]	; (800747c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d004      	beq.n	800742e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a15      	ldr	r2, [pc, #84]	; (8007480 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d10c      	bne.n	8007448 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007434:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	68ba      	ldr	r2, [r7, #8]
 800743c:	4313      	orrs	r3, r2
 800743e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68ba      	ldr	r2, [r7, #8]
 8007446:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	3714      	adds	r7, #20
 800745e:	46bd      	mov	sp, r7
 8007460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop
 8007468:	40010000 	.word	0x40010000
 800746c:	40000400 	.word	0x40000400
 8007470:	40000800 	.word	0x40000800
 8007474:	40000c00 	.word	0x40000c00
 8007478:	40010400 	.word	0x40010400
 800747c:	40014000 	.word	0x40014000
 8007480:	40001800 	.word	0x40001800

08007484 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007484:	b480      	push	{r7}
 8007486:	b085      	sub	sp, #20
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800748e:	2300      	movs	r3, #0
 8007490:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007498:	2b01      	cmp	r3, #1
 800749a:	d101      	bne.n	80074a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800749c:	2302      	movs	r3, #2
 800749e:	e03d      	b.n	800751c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2201      	movs	r2, #1
 80074a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	4313      	orrs	r3, r2
 80074c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	4313      	orrs	r3, r2
 80074d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4313      	orrs	r3, r2
 80074de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	695b      	ldr	r3, [r3, #20]
 80074f8:	4313      	orrs	r3, r2
 80074fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	69db      	ldr	r3, [r3, #28]
 8007506:	4313      	orrs	r3, r2
 8007508:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	68fa      	ldr	r2, [r7, #12]
 8007510:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	4618      	mov	r0, r3
 800751e:	3714      	adds	r7, #20
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007530:	bf00      	nop
 8007532:	370c      	adds	r7, #12
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr

0800753c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007544:	bf00      	nop
 8007546:	370c      	adds	r7, #12
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr

08007550 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b082      	sub	sp, #8
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d101      	bne.n	8007562 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800755e:	2301      	movs	r3, #1
 8007560:	e03f      	b.n	80075e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2b00      	cmp	r3, #0
 800756c:	d106      	bne.n	800757c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f7fc fca2 	bl	8003ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2224      	movs	r2, #36	; 0x24
 8007580:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	68da      	ldr	r2, [r3, #12]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007592:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 fbf1 	bl	8007d7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	691a      	ldr	r2, [r3, #16]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	695a      	ldr	r2, [r3, #20]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80075b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68da      	ldr	r2, [r3, #12]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80075c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2220      	movs	r2, #32
 80075d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2220      	movs	r2, #32
 80075dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80075e0:	2300      	movs	r3, #0
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3708      	adds	r7, #8
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}

080075ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b088      	sub	sp, #32
 80075ee:	af02      	add	r7, sp, #8
 80075f0:	60f8      	str	r0, [r7, #12]
 80075f2:	60b9      	str	r1, [r7, #8]
 80075f4:	603b      	str	r3, [r7, #0]
 80075f6:	4613      	mov	r3, r2
 80075f8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80075fa:	2300      	movs	r3, #0
 80075fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007604:	b2db      	uxtb	r3, r3
 8007606:	2b20      	cmp	r3, #32
 8007608:	f040 8083 	bne.w	8007712 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d002      	beq.n	8007618 <HAL_UART_Transmit+0x2e>
 8007612:	88fb      	ldrh	r3, [r7, #6]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d101      	bne.n	800761c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	e07b      	b.n	8007714 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007622:	2b01      	cmp	r3, #1
 8007624:	d101      	bne.n	800762a <HAL_UART_Transmit+0x40>
 8007626:	2302      	movs	r3, #2
 8007628:	e074      	b.n	8007714 <HAL_UART_Transmit+0x12a>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2201      	movs	r2, #1
 800762e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2200      	movs	r2, #0
 8007636:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2221      	movs	r2, #33	; 0x21
 800763c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007640:	f7fc fd54 	bl	80040ec <HAL_GetTick>
 8007644:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	88fa      	ldrh	r2, [r7, #6]
 800764a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	88fa      	ldrh	r2, [r7, #6]
 8007650:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2200      	movs	r2, #0
 8007656:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800765a:	e042      	b.n	80076e2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007660:	b29b      	uxth	r3, r3
 8007662:	3b01      	subs	r3, #1
 8007664:	b29a      	uxth	r2, r3
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007672:	d122      	bne.n	80076ba <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	9300      	str	r3, [sp, #0]
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	2200      	movs	r2, #0
 800767c:	2180      	movs	r1, #128	; 0x80
 800767e:	68f8      	ldr	r0, [r7, #12]
 8007680:	f000 fa10 	bl	8007aa4 <UART_WaitOnFlagUntilTimeout>
 8007684:	4603      	mov	r3, r0
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e042      	b.n	8007714 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	881b      	ldrh	r3, [r3, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076a0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d103      	bne.n	80076b2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	3302      	adds	r3, #2
 80076ae:	60bb      	str	r3, [r7, #8]
 80076b0:	e017      	b.n	80076e2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	3301      	adds	r3, #1
 80076b6:	60bb      	str	r3, [r7, #8]
 80076b8:	e013      	b.n	80076e2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	9300      	str	r3, [sp, #0]
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	2200      	movs	r2, #0
 80076c2:	2180      	movs	r1, #128	; 0x80
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f000 f9ed 	bl	8007aa4 <UART_WaitOnFlagUntilTimeout>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d001      	beq.n	80076d4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80076d0:	2303      	movs	r3, #3
 80076d2:	e01f      	b.n	8007714 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	1c5a      	adds	r2, r3, #1
 80076d8:	60ba      	str	r2, [r7, #8]
 80076da:	781a      	ldrb	r2, [r3, #0]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1b7      	bne.n	800765c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	9300      	str	r3, [sp, #0]
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	2200      	movs	r2, #0
 80076f4:	2140      	movs	r1, #64	; 0x40
 80076f6:	68f8      	ldr	r0, [r7, #12]
 80076f8:	f000 f9d4 	bl	8007aa4 <UART_WaitOnFlagUntilTimeout>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d001      	beq.n	8007706 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8007702:	2303      	movs	r3, #3
 8007704:	e006      	b.n	8007714 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2220      	movs	r2, #32
 800770a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800770e:	2300      	movs	r3, #0
 8007710:	e000      	b.n	8007714 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007712:	2302      	movs	r3, #2
  }
}
 8007714:	4618      	mov	r0, r3
 8007716:	3718      	adds	r7, #24
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b088      	sub	sp, #32
 8007720:	af02      	add	r7, sp, #8
 8007722:	60f8      	str	r0, [r7, #12]
 8007724:	60b9      	str	r1, [r7, #8]
 8007726:	603b      	str	r3, [r7, #0]
 8007728:	4613      	mov	r3, r2
 800772a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800772c:	2300      	movs	r3, #0
 800772e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b20      	cmp	r3, #32
 800773a:	f040 8090 	bne.w	800785e <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d002      	beq.n	800774a <HAL_UART_Receive+0x2e>
 8007744:	88fb      	ldrh	r3, [r7, #6]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d101      	bne.n	800774e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	e088      	b.n	8007860 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007754:	2b01      	cmp	r3, #1
 8007756:	d101      	bne.n	800775c <HAL_UART_Receive+0x40>
 8007758:	2302      	movs	r3, #2
 800775a:	e081      	b.n	8007860 <HAL_UART_Receive+0x144>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2222      	movs	r2, #34	; 0x22
 800776e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007772:	f7fc fcbb 	bl	80040ec <HAL_GetTick>
 8007776:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	88fa      	ldrh	r2, [r7, #6]
 800777c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	88fa      	ldrh	r2, [r7, #6]
 8007782:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800778c:	e05c      	b.n	8007848 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007792:	b29b      	uxth	r3, r3
 8007794:	3b01      	subs	r3, #1
 8007796:	b29a      	uxth	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077a4:	d12b      	bne.n	80077fe <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	9300      	str	r3, [sp, #0]
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	2200      	movs	r2, #0
 80077ae:	2120      	movs	r1, #32
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f000 f977 	bl	8007aa4 <UART_WaitOnFlagUntilTimeout>
 80077b6:	4603      	mov	r3, r0
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d001      	beq.n	80077c0 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 80077bc:	2303      	movs	r3, #3
 80077be:	e04f      	b.n	8007860 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	691b      	ldr	r3, [r3, #16]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d10c      	bne.n	80077e6 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077d8:	b29a      	uxth	r2, r3
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	3302      	adds	r3, #2
 80077e2:	60bb      	str	r3, [r7, #8]
 80077e4:	e030      	b.n	8007848 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	b29a      	uxth	r2, r3
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	3301      	adds	r3, #1
 80077fa:	60bb      	str	r3, [r7, #8]
 80077fc:	e024      	b.n	8007848 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	2200      	movs	r2, #0
 8007806:	2120      	movs	r1, #32
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f000 f94b 	bl	8007aa4 <UART_WaitOnFlagUntilTimeout>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d001      	beq.n	8007818 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8007814:	2303      	movs	r3, #3
 8007816:	e023      	b.n	8007860 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	691b      	ldr	r3, [r3, #16]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d108      	bne.n	8007832 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	6859      	ldr	r1, [r3, #4]
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	1c5a      	adds	r2, r3, #1
 800782a:	60ba      	str	r2, [r7, #8]
 800782c:	b2ca      	uxtb	r2, r1
 800782e:	701a      	strb	r2, [r3, #0]
 8007830:	e00a      	b.n	8007848 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	b2da      	uxtb	r2, r3
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	1c59      	adds	r1, r3, #1
 800783e:	60b9      	str	r1, [r7, #8]
 8007840:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007844:	b2d2      	uxtb	r2, r2
 8007846:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800784c:	b29b      	uxth	r3, r3
 800784e:	2b00      	cmp	r3, #0
 8007850:	d19d      	bne.n	800778e <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2220      	movs	r2, #32
 8007856:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 800785a:	2300      	movs	r3, #0
 800785c:	e000      	b.n	8007860 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 800785e:	2302      	movs	r3, #2
  }
}
 8007860:	4618      	mov	r0, r3
 8007862:	3718      	adds	r7, #24
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b088      	sub	sp, #32
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	695b      	ldr	r3, [r3, #20]
 8007886:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007888:	2300      	movs	r3, #0
 800788a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800788c:	2300      	movs	r3, #0
 800788e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	f003 030f 	and.w	r3, r3, #15
 8007896:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10d      	bne.n	80078ba <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	f003 0320 	and.w	r3, r3, #32
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d008      	beq.n	80078ba <HAL_UART_IRQHandler+0x52>
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	f003 0320 	and.w	r3, r3, #32
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d003      	beq.n	80078ba <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f000 f9e0 	bl	8007c78 <UART_Receive_IT>
      return;
 80078b8:	e0d1      	b.n	8007a5e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f000 80b0 	beq.w	8007a22 <HAL_UART_IRQHandler+0x1ba>
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	f003 0301 	and.w	r3, r3, #1
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d105      	bne.n	80078d8 <HAL_UART_IRQHandler+0x70>
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	f000 80a5 	beq.w	8007a22 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	f003 0301 	and.w	r3, r3, #1
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d00a      	beq.n	80078f8 <HAL_UART_IRQHandler+0x90>
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d005      	beq.n	80078f8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078f0:	f043 0201 	orr.w	r2, r3, #1
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80078f8:	69fb      	ldr	r3, [r7, #28]
 80078fa:	f003 0304 	and.w	r3, r3, #4
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00a      	beq.n	8007918 <HAL_UART_IRQHandler+0xb0>
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	f003 0301 	and.w	r3, r3, #1
 8007908:	2b00      	cmp	r3, #0
 800790a:	d005      	beq.n	8007918 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007910:	f043 0202 	orr.w	r2, r3, #2
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	f003 0302 	and.w	r3, r3, #2
 800791e:	2b00      	cmp	r3, #0
 8007920:	d00a      	beq.n	8007938 <HAL_UART_IRQHandler+0xd0>
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f003 0301 	and.w	r3, r3, #1
 8007928:	2b00      	cmp	r3, #0
 800792a:	d005      	beq.n	8007938 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007930:	f043 0204 	orr.w	r2, r3, #4
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	f003 0308 	and.w	r3, r3, #8
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00f      	beq.n	8007962 <HAL_UART_IRQHandler+0xfa>
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	f003 0320 	and.w	r3, r3, #32
 8007948:	2b00      	cmp	r3, #0
 800794a:	d104      	bne.n	8007956 <HAL_UART_IRQHandler+0xee>
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	f003 0301 	and.w	r3, r3, #1
 8007952:	2b00      	cmp	r3, #0
 8007954:	d005      	beq.n	8007962 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800795a:	f043 0208 	orr.w	r2, r3, #8
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007966:	2b00      	cmp	r3, #0
 8007968:	d078      	beq.n	8007a5c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	f003 0320 	and.w	r3, r3, #32
 8007970:	2b00      	cmp	r3, #0
 8007972:	d007      	beq.n	8007984 <HAL_UART_IRQHandler+0x11c>
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	f003 0320 	and.w	r3, r3, #32
 800797a:	2b00      	cmp	r3, #0
 800797c:	d002      	beq.n	8007984 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 f97a 	bl	8007c78 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	695b      	ldr	r3, [r3, #20]
 800798a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800798e:	2b40      	cmp	r3, #64	; 0x40
 8007990:	bf0c      	ite	eq
 8007992:	2301      	moveq	r3, #1
 8007994:	2300      	movne	r3, #0
 8007996:	b2db      	uxtb	r3, r3
 8007998:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800799e:	f003 0308 	and.w	r3, r3, #8
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d102      	bne.n	80079ac <HAL_UART_IRQHandler+0x144>
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d031      	beq.n	8007a10 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f000 f8c3 	bl	8007b38 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	695b      	ldr	r3, [r3, #20]
 80079b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079bc:	2b40      	cmp	r3, #64	; 0x40
 80079be:	d123      	bne.n	8007a08 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	695a      	ldr	r2, [r3, #20]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079ce:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d013      	beq.n	8007a00 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079dc:	4a21      	ldr	r2, [pc, #132]	; (8007a64 <HAL_UART_IRQHandler+0x1fc>)
 80079de:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079e4:	4618      	mov	r0, r3
 80079e6:	f7fc fe89 	bl	80046fc <HAL_DMA_Abort_IT>
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d016      	beq.n	8007a1e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80079fa:	4610      	mov	r0, r2
 80079fc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079fe:	e00e      	b.n	8007a1e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 f845 	bl	8007a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a06:	e00a      	b.n	8007a1e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f000 f841 	bl	8007a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a0e:	e006      	b.n	8007a1e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f000 f83d 	bl	8007a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007a1c:	e01e      	b.n	8007a5c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a1e:	bf00      	nop
    return;
 8007a20:	e01c      	b.n	8007a5c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007a22:	69fb      	ldr	r3, [r7, #28]
 8007a24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d008      	beq.n	8007a3e <HAL_UART_IRQHandler+0x1d6>
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d003      	beq.n	8007a3e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f000 f8b0 	bl	8007b9c <UART_Transmit_IT>
    return;
 8007a3c:	e00f      	b.n	8007a5e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d00a      	beq.n	8007a5e <HAL_UART_IRQHandler+0x1f6>
 8007a48:	69bb      	ldr	r3, [r7, #24]
 8007a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d005      	beq.n	8007a5e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 f8f8 	bl	8007c48 <UART_EndTransmit_IT>
    return;
 8007a58:	bf00      	nop
 8007a5a:	e000      	b.n	8007a5e <HAL_UART_IRQHandler+0x1f6>
    return;
 8007a5c:	bf00      	nop
  }
}
 8007a5e:	3720      	adds	r7, #32
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	08007b75 	.word	0x08007b75

08007a68 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007a70:	bf00      	nop
 8007a72:	370c      	adds	r7, #12
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	603b      	str	r3, [r7, #0]
 8007ab0:	4613      	mov	r3, r2
 8007ab2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ab4:	e02c      	b.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007abc:	d028      	beq.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d007      	beq.n	8007ad4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ac4:	f7fc fb12 	bl	80040ec <HAL_GetTick>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	1ad3      	subs	r3, r2, r3
 8007ace:	69ba      	ldr	r2, [r7, #24]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d21d      	bcs.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	68da      	ldr	r2, [r3, #12]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007ae2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	695a      	ldr	r2, [r3, #20]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f022 0201 	bic.w	r2, r2, #1
 8007af2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2220      	movs	r2, #32
 8007af8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2220      	movs	r2, #32
 8007b00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007b0c:	2303      	movs	r3, #3
 8007b0e:	e00f      	b.n	8007b30 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	4013      	ands	r3, r2
 8007b1a:	68ba      	ldr	r2, [r7, #8]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	bf0c      	ite	eq
 8007b20:	2301      	moveq	r3, #1
 8007b22:	2300      	movne	r3, #0
 8007b24:	b2db      	uxtb	r3, r3
 8007b26:	461a      	mov	r2, r3
 8007b28:	79fb      	ldrb	r3, [r7, #7]
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d0c3      	beq.n	8007ab6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007b2e:	2300      	movs	r3, #0
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	3710      	adds	r7, #16
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	68da      	ldr	r2, [r3, #12]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007b4e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	695a      	ldr	r2, [r3, #20]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f022 0201 	bic.w	r2, r2, #1
 8007b5e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2220      	movs	r2, #32
 8007b64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007b68:	bf00      	nop
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr

08007b74 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b80:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2200      	movs	r2, #0
 8007b86:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b8e:	68f8      	ldr	r0, [r7, #12]
 8007b90:	f7ff ff7e 	bl	8007a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b94:	bf00      	nop
 8007b96:	3710      	adds	r7, #16
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	2b21      	cmp	r3, #33	; 0x21
 8007bae:	d144      	bne.n	8007c3a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bb8:	d11a      	bne.n	8007bf0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6a1b      	ldr	r3, [r3, #32]
 8007bbe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	881b      	ldrh	r3, [r3, #0]
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bce:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	691b      	ldr	r3, [r3, #16]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d105      	bne.n	8007be4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6a1b      	ldr	r3, [r3, #32]
 8007bdc:	1c9a      	adds	r2, r3, #2
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	621a      	str	r2, [r3, #32]
 8007be2:	e00e      	b.n	8007c02 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6a1b      	ldr	r3, [r3, #32]
 8007be8:	1c5a      	adds	r2, r3, #1
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	621a      	str	r2, [r3, #32]
 8007bee:	e008      	b.n	8007c02 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6a1b      	ldr	r3, [r3, #32]
 8007bf4:	1c59      	adds	r1, r3, #1
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	6211      	str	r1, [r2, #32]
 8007bfa:	781a      	ldrb	r2, [r3, #0]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	3b01      	subs	r3, #1
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	4619      	mov	r1, r3
 8007c10:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d10f      	bne.n	8007c36 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68da      	ldr	r2, [r3, #12]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c24:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	68da      	ldr	r2, [r3, #12]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c34:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007c36:	2300      	movs	r3, #0
 8007c38:	e000      	b.n	8007c3c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007c3a:	2302      	movs	r3, #2
  }
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3714      	adds	r7, #20
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	68da      	ldr	r2, [r3, #12]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c5e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2220      	movs	r2, #32
 8007c64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f7ff fefd 	bl	8007a68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3708      	adds	r7, #8
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b084      	sub	sp, #16
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	2b22      	cmp	r3, #34	; 0x22
 8007c8a:	d171      	bne.n	8007d70 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c94:	d123      	bne.n	8007cde <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c9a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	691b      	ldr	r3, [r3, #16]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d10e      	bne.n	8007cc2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cba:	1c9a      	adds	r2, r3, #2
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	629a      	str	r2, [r3, #40]	; 0x28
 8007cc0:	e029      	b.n	8007d16 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	b29b      	uxth	r3, r3
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	b29a      	uxth	r2, r3
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cd6:	1c5a      	adds	r2, r3, #1
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	629a      	str	r2, [r3, #40]	; 0x28
 8007cdc:	e01b      	b.n	8007d16 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	691b      	ldr	r3, [r3, #16]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10a      	bne.n	8007cfc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6858      	ldr	r0, [r3, #4]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cf0:	1c59      	adds	r1, r3, #1
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	6291      	str	r1, [r2, #40]	; 0x28
 8007cf6:	b2c2      	uxtb	r2, r0
 8007cf8:	701a      	strb	r2, [r3, #0]
 8007cfa:	e00c      	b.n	8007d16 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	b2da      	uxtb	r2, r3
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d08:	1c58      	adds	r0, r3, #1
 8007d0a:	6879      	ldr	r1, [r7, #4]
 8007d0c:	6288      	str	r0, [r1, #40]	; 0x28
 8007d0e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007d12:	b2d2      	uxtb	r2, r2
 8007d14:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d1a:	b29b      	uxth	r3, r3
 8007d1c:	3b01      	subs	r3, #1
 8007d1e:	b29b      	uxth	r3, r3
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	4619      	mov	r1, r3
 8007d24:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d120      	bne.n	8007d6c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68da      	ldr	r2, [r3, #12]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f022 0220 	bic.w	r2, r2, #32
 8007d38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	68da      	ldr	r2, [r3, #12]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d48:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	695a      	ldr	r2, [r3, #20]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f022 0201 	bic.w	r2, r2, #1
 8007d58:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2220      	movs	r2, #32
 8007d5e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f7ff fe8a 	bl	8007a7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	e002      	b.n	8007d72 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	e000      	b.n	8007d72 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007d70:	2302      	movs	r3, #2
  }
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}
	...

08007d7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d80:	b085      	sub	sp, #20
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	691b      	ldr	r3, [r3, #16]
 8007d8c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	68da      	ldr	r2, [r3, #12]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	430a      	orrs	r2, r1
 8007d9a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	689a      	ldr	r2, [r3, #8]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	691b      	ldr	r3, [r3, #16]
 8007da4:	431a      	orrs	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	695b      	ldr	r3, [r3, #20]
 8007daa:	431a      	orrs	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	69db      	ldr	r3, [r3, #28]
 8007db0:	4313      	orrs	r3, r2
 8007db2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	68db      	ldr	r3, [r3, #12]
 8007dba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007dbe:	f023 030c 	bic.w	r3, r3, #12
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	6812      	ldr	r2, [r2, #0]
 8007dc6:	68f9      	ldr	r1, [r7, #12]
 8007dc8:	430b      	orrs	r3, r1
 8007dca:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	699a      	ldr	r2, [r3, #24]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	430a      	orrs	r2, r1
 8007de0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	69db      	ldr	r3, [r3, #28]
 8007de6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dea:	f040 818b 	bne.w	8008104 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4ac1      	ldr	r2, [pc, #772]	; (80080f8 <UART_SetConfig+0x37c>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d005      	beq.n	8007e04 <UART_SetConfig+0x88>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4abf      	ldr	r2, [pc, #764]	; (80080fc <UART_SetConfig+0x380>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	f040 80bd 	bne.w	8007f7e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e04:	f7fe f856 	bl	8005eb4 <HAL_RCC_GetPCLK2Freq>
 8007e08:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	461d      	mov	r5, r3
 8007e0e:	f04f 0600 	mov.w	r6, #0
 8007e12:	46a8      	mov	r8, r5
 8007e14:	46b1      	mov	r9, r6
 8007e16:	eb18 0308 	adds.w	r3, r8, r8
 8007e1a:	eb49 0409 	adc.w	r4, r9, r9
 8007e1e:	4698      	mov	r8, r3
 8007e20:	46a1      	mov	r9, r4
 8007e22:	eb18 0805 	adds.w	r8, r8, r5
 8007e26:	eb49 0906 	adc.w	r9, r9, r6
 8007e2a:	f04f 0100 	mov.w	r1, #0
 8007e2e:	f04f 0200 	mov.w	r2, #0
 8007e32:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007e36:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007e3a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007e3e:	4688      	mov	r8, r1
 8007e40:	4691      	mov	r9, r2
 8007e42:	eb18 0005 	adds.w	r0, r8, r5
 8007e46:	eb49 0106 	adc.w	r1, r9, r6
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	461d      	mov	r5, r3
 8007e50:	f04f 0600 	mov.w	r6, #0
 8007e54:	196b      	adds	r3, r5, r5
 8007e56:	eb46 0406 	adc.w	r4, r6, r6
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	4623      	mov	r3, r4
 8007e5e:	f7f8 fef3 	bl	8000c48 <__aeabi_uldivmod>
 8007e62:	4603      	mov	r3, r0
 8007e64:	460c      	mov	r4, r1
 8007e66:	461a      	mov	r2, r3
 8007e68:	4ba5      	ldr	r3, [pc, #660]	; (8008100 <UART_SetConfig+0x384>)
 8007e6a:	fba3 2302 	umull	r2, r3, r3, r2
 8007e6e:	095b      	lsrs	r3, r3, #5
 8007e70:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	461d      	mov	r5, r3
 8007e78:	f04f 0600 	mov.w	r6, #0
 8007e7c:	46a9      	mov	r9, r5
 8007e7e:	46b2      	mov	sl, r6
 8007e80:	eb19 0309 	adds.w	r3, r9, r9
 8007e84:	eb4a 040a 	adc.w	r4, sl, sl
 8007e88:	4699      	mov	r9, r3
 8007e8a:	46a2      	mov	sl, r4
 8007e8c:	eb19 0905 	adds.w	r9, r9, r5
 8007e90:	eb4a 0a06 	adc.w	sl, sl, r6
 8007e94:	f04f 0100 	mov.w	r1, #0
 8007e98:	f04f 0200 	mov.w	r2, #0
 8007e9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ea0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007ea4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007ea8:	4689      	mov	r9, r1
 8007eaa:	4692      	mov	sl, r2
 8007eac:	eb19 0005 	adds.w	r0, r9, r5
 8007eb0:	eb4a 0106 	adc.w	r1, sl, r6
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	461d      	mov	r5, r3
 8007eba:	f04f 0600 	mov.w	r6, #0
 8007ebe:	196b      	adds	r3, r5, r5
 8007ec0:	eb46 0406 	adc.w	r4, r6, r6
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	4623      	mov	r3, r4
 8007ec8:	f7f8 febe 	bl	8000c48 <__aeabi_uldivmod>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	460c      	mov	r4, r1
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	4b8b      	ldr	r3, [pc, #556]	; (8008100 <UART_SetConfig+0x384>)
 8007ed4:	fba3 1302 	umull	r1, r3, r3, r2
 8007ed8:	095b      	lsrs	r3, r3, #5
 8007eda:	2164      	movs	r1, #100	; 0x64
 8007edc:	fb01 f303 	mul.w	r3, r1, r3
 8007ee0:	1ad3      	subs	r3, r2, r3
 8007ee2:	00db      	lsls	r3, r3, #3
 8007ee4:	3332      	adds	r3, #50	; 0x32
 8007ee6:	4a86      	ldr	r2, [pc, #536]	; (8008100 <UART_SetConfig+0x384>)
 8007ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8007eec:	095b      	lsrs	r3, r3, #5
 8007eee:	005b      	lsls	r3, r3, #1
 8007ef0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ef4:	4498      	add	r8, r3
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	461d      	mov	r5, r3
 8007efa:	f04f 0600 	mov.w	r6, #0
 8007efe:	46a9      	mov	r9, r5
 8007f00:	46b2      	mov	sl, r6
 8007f02:	eb19 0309 	adds.w	r3, r9, r9
 8007f06:	eb4a 040a 	adc.w	r4, sl, sl
 8007f0a:	4699      	mov	r9, r3
 8007f0c:	46a2      	mov	sl, r4
 8007f0e:	eb19 0905 	adds.w	r9, r9, r5
 8007f12:	eb4a 0a06 	adc.w	sl, sl, r6
 8007f16:	f04f 0100 	mov.w	r1, #0
 8007f1a:	f04f 0200 	mov.w	r2, #0
 8007f1e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f22:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007f26:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007f2a:	4689      	mov	r9, r1
 8007f2c:	4692      	mov	sl, r2
 8007f2e:	eb19 0005 	adds.w	r0, r9, r5
 8007f32:	eb4a 0106 	adc.w	r1, sl, r6
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	461d      	mov	r5, r3
 8007f3c:	f04f 0600 	mov.w	r6, #0
 8007f40:	196b      	adds	r3, r5, r5
 8007f42:	eb46 0406 	adc.w	r4, r6, r6
 8007f46:	461a      	mov	r2, r3
 8007f48:	4623      	mov	r3, r4
 8007f4a:	f7f8 fe7d 	bl	8000c48 <__aeabi_uldivmod>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	460c      	mov	r4, r1
 8007f52:	461a      	mov	r2, r3
 8007f54:	4b6a      	ldr	r3, [pc, #424]	; (8008100 <UART_SetConfig+0x384>)
 8007f56:	fba3 1302 	umull	r1, r3, r3, r2
 8007f5a:	095b      	lsrs	r3, r3, #5
 8007f5c:	2164      	movs	r1, #100	; 0x64
 8007f5e:	fb01 f303 	mul.w	r3, r1, r3
 8007f62:	1ad3      	subs	r3, r2, r3
 8007f64:	00db      	lsls	r3, r3, #3
 8007f66:	3332      	adds	r3, #50	; 0x32
 8007f68:	4a65      	ldr	r2, [pc, #404]	; (8008100 <UART_SetConfig+0x384>)
 8007f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f6e:	095b      	lsrs	r3, r3, #5
 8007f70:	f003 0207 	and.w	r2, r3, #7
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4442      	add	r2, r8
 8007f7a:	609a      	str	r2, [r3, #8]
 8007f7c:	e26f      	b.n	800845e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f7e:	f7fd ff85 	bl	8005e8c <HAL_RCC_GetPCLK1Freq>
 8007f82:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	461d      	mov	r5, r3
 8007f88:	f04f 0600 	mov.w	r6, #0
 8007f8c:	46a8      	mov	r8, r5
 8007f8e:	46b1      	mov	r9, r6
 8007f90:	eb18 0308 	adds.w	r3, r8, r8
 8007f94:	eb49 0409 	adc.w	r4, r9, r9
 8007f98:	4698      	mov	r8, r3
 8007f9a:	46a1      	mov	r9, r4
 8007f9c:	eb18 0805 	adds.w	r8, r8, r5
 8007fa0:	eb49 0906 	adc.w	r9, r9, r6
 8007fa4:	f04f 0100 	mov.w	r1, #0
 8007fa8:	f04f 0200 	mov.w	r2, #0
 8007fac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007fb0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007fb4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007fb8:	4688      	mov	r8, r1
 8007fba:	4691      	mov	r9, r2
 8007fbc:	eb18 0005 	adds.w	r0, r8, r5
 8007fc0:	eb49 0106 	adc.w	r1, r9, r6
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	461d      	mov	r5, r3
 8007fca:	f04f 0600 	mov.w	r6, #0
 8007fce:	196b      	adds	r3, r5, r5
 8007fd0:	eb46 0406 	adc.w	r4, r6, r6
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	4623      	mov	r3, r4
 8007fd8:	f7f8 fe36 	bl	8000c48 <__aeabi_uldivmod>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	460c      	mov	r4, r1
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	4b47      	ldr	r3, [pc, #284]	; (8008100 <UART_SetConfig+0x384>)
 8007fe4:	fba3 2302 	umull	r2, r3, r3, r2
 8007fe8:	095b      	lsrs	r3, r3, #5
 8007fea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	461d      	mov	r5, r3
 8007ff2:	f04f 0600 	mov.w	r6, #0
 8007ff6:	46a9      	mov	r9, r5
 8007ff8:	46b2      	mov	sl, r6
 8007ffa:	eb19 0309 	adds.w	r3, r9, r9
 8007ffe:	eb4a 040a 	adc.w	r4, sl, sl
 8008002:	4699      	mov	r9, r3
 8008004:	46a2      	mov	sl, r4
 8008006:	eb19 0905 	adds.w	r9, r9, r5
 800800a:	eb4a 0a06 	adc.w	sl, sl, r6
 800800e:	f04f 0100 	mov.w	r1, #0
 8008012:	f04f 0200 	mov.w	r2, #0
 8008016:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800801a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800801e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008022:	4689      	mov	r9, r1
 8008024:	4692      	mov	sl, r2
 8008026:	eb19 0005 	adds.w	r0, r9, r5
 800802a:	eb4a 0106 	adc.w	r1, sl, r6
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	461d      	mov	r5, r3
 8008034:	f04f 0600 	mov.w	r6, #0
 8008038:	196b      	adds	r3, r5, r5
 800803a:	eb46 0406 	adc.w	r4, r6, r6
 800803e:	461a      	mov	r2, r3
 8008040:	4623      	mov	r3, r4
 8008042:	f7f8 fe01 	bl	8000c48 <__aeabi_uldivmod>
 8008046:	4603      	mov	r3, r0
 8008048:	460c      	mov	r4, r1
 800804a:	461a      	mov	r2, r3
 800804c:	4b2c      	ldr	r3, [pc, #176]	; (8008100 <UART_SetConfig+0x384>)
 800804e:	fba3 1302 	umull	r1, r3, r3, r2
 8008052:	095b      	lsrs	r3, r3, #5
 8008054:	2164      	movs	r1, #100	; 0x64
 8008056:	fb01 f303 	mul.w	r3, r1, r3
 800805a:	1ad3      	subs	r3, r2, r3
 800805c:	00db      	lsls	r3, r3, #3
 800805e:	3332      	adds	r3, #50	; 0x32
 8008060:	4a27      	ldr	r2, [pc, #156]	; (8008100 <UART_SetConfig+0x384>)
 8008062:	fba2 2303 	umull	r2, r3, r2, r3
 8008066:	095b      	lsrs	r3, r3, #5
 8008068:	005b      	lsls	r3, r3, #1
 800806a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800806e:	4498      	add	r8, r3
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	461d      	mov	r5, r3
 8008074:	f04f 0600 	mov.w	r6, #0
 8008078:	46a9      	mov	r9, r5
 800807a:	46b2      	mov	sl, r6
 800807c:	eb19 0309 	adds.w	r3, r9, r9
 8008080:	eb4a 040a 	adc.w	r4, sl, sl
 8008084:	4699      	mov	r9, r3
 8008086:	46a2      	mov	sl, r4
 8008088:	eb19 0905 	adds.w	r9, r9, r5
 800808c:	eb4a 0a06 	adc.w	sl, sl, r6
 8008090:	f04f 0100 	mov.w	r1, #0
 8008094:	f04f 0200 	mov.w	r2, #0
 8008098:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800809c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80080a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80080a4:	4689      	mov	r9, r1
 80080a6:	4692      	mov	sl, r2
 80080a8:	eb19 0005 	adds.w	r0, r9, r5
 80080ac:	eb4a 0106 	adc.w	r1, sl, r6
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	461d      	mov	r5, r3
 80080b6:	f04f 0600 	mov.w	r6, #0
 80080ba:	196b      	adds	r3, r5, r5
 80080bc:	eb46 0406 	adc.w	r4, r6, r6
 80080c0:	461a      	mov	r2, r3
 80080c2:	4623      	mov	r3, r4
 80080c4:	f7f8 fdc0 	bl	8000c48 <__aeabi_uldivmod>
 80080c8:	4603      	mov	r3, r0
 80080ca:	460c      	mov	r4, r1
 80080cc:	461a      	mov	r2, r3
 80080ce:	4b0c      	ldr	r3, [pc, #48]	; (8008100 <UART_SetConfig+0x384>)
 80080d0:	fba3 1302 	umull	r1, r3, r3, r2
 80080d4:	095b      	lsrs	r3, r3, #5
 80080d6:	2164      	movs	r1, #100	; 0x64
 80080d8:	fb01 f303 	mul.w	r3, r1, r3
 80080dc:	1ad3      	subs	r3, r2, r3
 80080de:	00db      	lsls	r3, r3, #3
 80080e0:	3332      	adds	r3, #50	; 0x32
 80080e2:	4a07      	ldr	r2, [pc, #28]	; (8008100 <UART_SetConfig+0x384>)
 80080e4:	fba2 2303 	umull	r2, r3, r2, r3
 80080e8:	095b      	lsrs	r3, r3, #5
 80080ea:	f003 0207 	and.w	r2, r3, #7
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4442      	add	r2, r8
 80080f4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80080f6:	e1b2      	b.n	800845e <UART_SetConfig+0x6e2>
 80080f8:	40011000 	.word	0x40011000
 80080fc:	40011400 	.word	0x40011400
 8008100:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4ad7      	ldr	r2, [pc, #860]	; (8008468 <UART_SetConfig+0x6ec>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d005      	beq.n	800811a <UART_SetConfig+0x39e>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4ad6      	ldr	r2, [pc, #856]	; (800846c <UART_SetConfig+0x6f0>)
 8008114:	4293      	cmp	r3, r2
 8008116:	f040 80d1 	bne.w	80082bc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800811a:	f7fd fecb 	bl	8005eb4 <HAL_RCC_GetPCLK2Freq>
 800811e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	469a      	mov	sl, r3
 8008124:	f04f 0b00 	mov.w	fp, #0
 8008128:	46d0      	mov	r8, sl
 800812a:	46d9      	mov	r9, fp
 800812c:	eb18 0308 	adds.w	r3, r8, r8
 8008130:	eb49 0409 	adc.w	r4, r9, r9
 8008134:	4698      	mov	r8, r3
 8008136:	46a1      	mov	r9, r4
 8008138:	eb18 080a 	adds.w	r8, r8, sl
 800813c:	eb49 090b 	adc.w	r9, r9, fp
 8008140:	f04f 0100 	mov.w	r1, #0
 8008144:	f04f 0200 	mov.w	r2, #0
 8008148:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800814c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008150:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008154:	4688      	mov	r8, r1
 8008156:	4691      	mov	r9, r2
 8008158:	eb1a 0508 	adds.w	r5, sl, r8
 800815c:	eb4b 0609 	adc.w	r6, fp, r9
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	4619      	mov	r1, r3
 8008166:	f04f 0200 	mov.w	r2, #0
 800816a:	f04f 0300 	mov.w	r3, #0
 800816e:	f04f 0400 	mov.w	r4, #0
 8008172:	0094      	lsls	r4, r2, #2
 8008174:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008178:	008b      	lsls	r3, r1, #2
 800817a:	461a      	mov	r2, r3
 800817c:	4623      	mov	r3, r4
 800817e:	4628      	mov	r0, r5
 8008180:	4631      	mov	r1, r6
 8008182:	f7f8 fd61 	bl	8000c48 <__aeabi_uldivmod>
 8008186:	4603      	mov	r3, r0
 8008188:	460c      	mov	r4, r1
 800818a:	461a      	mov	r2, r3
 800818c:	4bb8      	ldr	r3, [pc, #736]	; (8008470 <UART_SetConfig+0x6f4>)
 800818e:	fba3 2302 	umull	r2, r3, r3, r2
 8008192:	095b      	lsrs	r3, r3, #5
 8008194:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	469b      	mov	fp, r3
 800819c:	f04f 0c00 	mov.w	ip, #0
 80081a0:	46d9      	mov	r9, fp
 80081a2:	46e2      	mov	sl, ip
 80081a4:	eb19 0309 	adds.w	r3, r9, r9
 80081a8:	eb4a 040a 	adc.w	r4, sl, sl
 80081ac:	4699      	mov	r9, r3
 80081ae:	46a2      	mov	sl, r4
 80081b0:	eb19 090b 	adds.w	r9, r9, fp
 80081b4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80081b8:	f04f 0100 	mov.w	r1, #0
 80081bc:	f04f 0200 	mov.w	r2, #0
 80081c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80081c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80081c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80081cc:	4689      	mov	r9, r1
 80081ce:	4692      	mov	sl, r2
 80081d0:	eb1b 0509 	adds.w	r5, fp, r9
 80081d4:	eb4c 060a 	adc.w	r6, ip, sl
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	4619      	mov	r1, r3
 80081de:	f04f 0200 	mov.w	r2, #0
 80081e2:	f04f 0300 	mov.w	r3, #0
 80081e6:	f04f 0400 	mov.w	r4, #0
 80081ea:	0094      	lsls	r4, r2, #2
 80081ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80081f0:	008b      	lsls	r3, r1, #2
 80081f2:	461a      	mov	r2, r3
 80081f4:	4623      	mov	r3, r4
 80081f6:	4628      	mov	r0, r5
 80081f8:	4631      	mov	r1, r6
 80081fa:	f7f8 fd25 	bl	8000c48 <__aeabi_uldivmod>
 80081fe:	4603      	mov	r3, r0
 8008200:	460c      	mov	r4, r1
 8008202:	461a      	mov	r2, r3
 8008204:	4b9a      	ldr	r3, [pc, #616]	; (8008470 <UART_SetConfig+0x6f4>)
 8008206:	fba3 1302 	umull	r1, r3, r3, r2
 800820a:	095b      	lsrs	r3, r3, #5
 800820c:	2164      	movs	r1, #100	; 0x64
 800820e:	fb01 f303 	mul.w	r3, r1, r3
 8008212:	1ad3      	subs	r3, r2, r3
 8008214:	011b      	lsls	r3, r3, #4
 8008216:	3332      	adds	r3, #50	; 0x32
 8008218:	4a95      	ldr	r2, [pc, #596]	; (8008470 <UART_SetConfig+0x6f4>)
 800821a:	fba2 2303 	umull	r2, r3, r2, r3
 800821e:	095b      	lsrs	r3, r3, #5
 8008220:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008224:	4498      	add	r8, r3
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	469b      	mov	fp, r3
 800822a:	f04f 0c00 	mov.w	ip, #0
 800822e:	46d9      	mov	r9, fp
 8008230:	46e2      	mov	sl, ip
 8008232:	eb19 0309 	adds.w	r3, r9, r9
 8008236:	eb4a 040a 	adc.w	r4, sl, sl
 800823a:	4699      	mov	r9, r3
 800823c:	46a2      	mov	sl, r4
 800823e:	eb19 090b 	adds.w	r9, r9, fp
 8008242:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008246:	f04f 0100 	mov.w	r1, #0
 800824a:	f04f 0200 	mov.w	r2, #0
 800824e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008252:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008256:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800825a:	4689      	mov	r9, r1
 800825c:	4692      	mov	sl, r2
 800825e:	eb1b 0509 	adds.w	r5, fp, r9
 8008262:	eb4c 060a 	adc.w	r6, ip, sl
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	4619      	mov	r1, r3
 800826c:	f04f 0200 	mov.w	r2, #0
 8008270:	f04f 0300 	mov.w	r3, #0
 8008274:	f04f 0400 	mov.w	r4, #0
 8008278:	0094      	lsls	r4, r2, #2
 800827a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800827e:	008b      	lsls	r3, r1, #2
 8008280:	461a      	mov	r2, r3
 8008282:	4623      	mov	r3, r4
 8008284:	4628      	mov	r0, r5
 8008286:	4631      	mov	r1, r6
 8008288:	f7f8 fcde 	bl	8000c48 <__aeabi_uldivmod>
 800828c:	4603      	mov	r3, r0
 800828e:	460c      	mov	r4, r1
 8008290:	461a      	mov	r2, r3
 8008292:	4b77      	ldr	r3, [pc, #476]	; (8008470 <UART_SetConfig+0x6f4>)
 8008294:	fba3 1302 	umull	r1, r3, r3, r2
 8008298:	095b      	lsrs	r3, r3, #5
 800829a:	2164      	movs	r1, #100	; 0x64
 800829c:	fb01 f303 	mul.w	r3, r1, r3
 80082a0:	1ad3      	subs	r3, r2, r3
 80082a2:	011b      	lsls	r3, r3, #4
 80082a4:	3332      	adds	r3, #50	; 0x32
 80082a6:	4a72      	ldr	r2, [pc, #456]	; (8008470 <UART_SetConfig+0x6f4>)
 80082a8:	fba2 2303 	umull	r2, r3, r2, r3
 80082ac:	095b      	lsrs	r3, r3, #5
 80082ae:	f003 020f 	and.w	r2, r3, #15
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4442      	add	r2, r8
 80082b8:	609a      	str	r2, [r3, #8]
 80082ba:	e0d0      	b.n	800845e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80082bc:	f7fd fde6 	bl	8005e8c <HAL_RCC_GetPCLK1Freq>
 80082c0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	469a      	mov	sl, r3
 80082c6:	f04f 0b00 	mov.w	fp, #0
 80082ca:	46d0      	mov	r8, sl
 80082cc:	46d9      	mov	r9, fp
 80082ce:	eb18 0308 	adds.w	r3, r8, r8
 80082d2:	eb49 0409 	adc.w	r4, r9, r9
 80082d6:	4698      	mov	r8, r3
 80082d8:	46a1      	mov	r9, r4
 80082da:	eb18 080a 	adds.w	r8, r8, sl
 80082de:	eb49 090b 	adc.w	r9, r9, fp
 80082e2:	f04f 0100 	mov.w	r1, #0
 80082e6:	f04f 0200 	mov.w	r2, #0
 80082ea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80082ee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80082f2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80082f6:	4688      	mov	r8, r1
 80082f8:	4691      	mov	r9, r2
 80082fa:	eb1a 0508 	adds.w	r5, sl, r8
 80082fe:	eb4b 0609 	adc.w	r6, fp, r9
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	4619      	mov	r1, r3
 8008308:	f04f 0200 	mov.w	r2, #0
 800830c:	f04f 0300 	mov.w	r3, #0
 8008310:	f04f 0400 	mov.w	r4, #0
 8008314:	0094      	lsls	r4, r2, #2
 8008316:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800831a:	008b      	lsls	r3, r1, #2
 800831c:	461a      	mov	r2, r3
 800831e:	4623      	mov	r3, r4
 8008320:	4628      	mov	r0, r5
 8008322:	4631      	mov	r1, r6
 8008324:	f7f8 fc90 	bl	8000c48 <__aeabi_uldivmod>
 8008328:	4603      	mov	r3, r0
 800832a:	460c      	mov	r4, r1
 800832c:	461a      	mov	r2, r3
 800832e:	4b50      	ldr	r3, [pc, #320]	; (8008470 <UART_SetConfig+0x6f4>)
 8008330:	fba3 2302 	umull	r2, r3, r3, r2
 8008334:	095b      	lsrs	r3, r3, #5
 8008336:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	469b      	mov	fp, r3
 800833e:	f04f 0c00 	mov.w	ip, #0
 8008342:	46d9      	mov	r9, fp
 8008344:	46e2      	mov	sl, ip
 8008346:	eb19 0309 	adds.w	r3, r9, r9
 800834a:	eb4a 040a 	adc.w	r4, sl, sl
 800834e:	4699      	mov	r9, r3
 8008350:	46a2      	mov	sl, r4
 8008352:	eb19 090b 	adds.w	r9, r9, fp
 8008356:	eb4a 0a0c 	adc.w	sl, sl, ip
 800835a:	f04f 0100 	mov.w	r1, #0
 800835e:	f04f 0200 	mov.w	r2, #0
 8008362:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008366:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800836a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800836e:	4689      	mov	r9, r1
 8008370:	4692      	mov	sl, r2
 8008372:	eb1b 0509 	adds.w	r5, fp, r9
 8008376:	eb4c 060a 	adc.w	r6, ip, sl
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	4619      	mov	r1, r3
 8008380:	f04f 0200 	mov.w	r2, #0
 8008384:	f04f 0300 	mov.w	r3, #0
 8008388:	f04f 0400 	mov.w	r4, #0
 800838c:	0094      	lsls	r4, r2, #2
 800838e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008392:	008b      	lsls	r3, r1, #2
 8008394:	461a      	mov	r2, r3
 8008396:	4623      	mov	r3, r4
 8008398:	4628      	mov	r0, r5
 800839a:	4631      	mov	r1, r6
 800839c:	f7f8 fc54 	bl	8000c48 <__aeabi_uldivmod>
 80083a0:	4603      	mov	r3, r0
 80083a2:	460c      	mov	r4, r1
 80083a4:	461a      	mov	r2, r3
 80083a6:	4b32      	ldr	r3, [pc, #200]	; (8008470 <UART_SetConfig+0x6f4>)
 80083a8:	fba3 1302 	umull	r1, r3, r3, r2
 80083ac:	095b      	lsrs	r3, r3, #5
 80083ae:	2164      	movs	r1, #100	; 0x64
 80083b0:	fb01 f303 	mul.w	r3, r1, r3
 80083b4:	1ad3      	subs	r3, r2, r3
 80083b6:	011b      	lsls	r3, r3, #4
 80083b8:	3332      	adds	r3, #50	; 0x32
 80083ba:	4a2d      	ldr	r2, [pc, #180]	; (8008470 <UART_SetConfig+0x6f4>)
 80083bc:	fba2 2303 	umull	r2, r3, r2, r3
 80083c0:	095b      	lsrs	r3, r3, #5
 80083c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80083c6:	4498      	add	r8, r3
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	469b      	mov	fp, r3
 80083cc:	f04f 0c00 	mov.w	ip, #0
 80083d0:	46d9      	mov	r9, fp
 80083d2:	46e2      	mov	sl, ip
 80083d4:	eb19 0309 	adds.w	r3, r9, r9
 80083d8:	eb4a 040a 	adc.w	r4, sl, sl
 80083dc:	4699      	mov	r9, r3
 80083de:	46a2      	mov	sl, r4
 80083e0:	eb19 090b 	adds.w	r9, r9, fp
 80083e4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80083e8:	f04f 0100 	mov.w	r1, #0
 80083ec:	f04f 0200 	mov.w	r2, #0
 80083f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80083f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80083f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80083fc:	4689      	mov	r9, r1
 80083fe:	4692      	mov	sl, r2
 8008400:	eb1b 0509 	adds.w	r5, fp, r9
 8008404:	eb4c 060a 	adc.w	r6, ip, sl
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	4619      	mov	r1, r3
 800840e:	f04f 0200 	mov.w	r2, #0
 8008412:	f04f 0300 	mov.w	r3, #0
 8008416:	f04f 0400 	mov.w	r4, #0
 800841a:	0094      	lsls	r4, r2, #2
 800841c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008420:	008b      	lsls	r3, r1, #2
 8008422:	461a      	mov	r2, r3
 8008424:	4623      	mov	r3, r4
 8008426:	4628      	mov	r0, r5
 8008428:	4631      	mov	r1, r6
 800842a:	f7f8 fc0d 	bl	8000c48 <__aeabi_uldivmod>
 800842e:	4603      	mov	r3, r0
 8008430:	460c      	mov	r4, r1
 8008432:	461a      	mov	r2, r3
 8008434:	4b0e      	ldr	r3, [pc, #56]	; (8008470 <UART_SetConfig+0x6f4>)
 8008436:	fba3 1302 	umull	r1, r3, r3, r2
 800843a:	095b      	lsrs	r3, r3, #5
 800843c:	2164      	movs	r1, #100	; 0x64
 800843e:	fb01 f303 	mul.w	r3, r1, r3
 8008442:	1ad3      	subs	r3, r2, r3
 8008444:	011b      	lsls	r3, r3, #4
 8008446:	3332      	adds	r3, #50	; 0x32
 8008448:	4a09      	ldr	r2, [pc, #36]	; (8008470 <UART_SetConfig+0x6f4>)
 800844a:	fba2 2303 	umull	r2, r3, r2, r3
 800844e:	095b      	lsrs	r3, r3, #5
 8008450:	f003 020f 	and.w	r2, r3, #15
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4442      	add	r2, r8
 800845a:	609a      	str	r2, [r3, #8]
}
 800845c:	e7ff      	b.n	800845e <UART_SetConfig+0x6e2>
 800845e:	bf00      	nop
 8008460:	3714      	adds	r7, #20
 8008462:	46bd      	mov	sp, r7
 8008464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008468:	40011000 	.word	0x40011000
 800846c:	40011400 	.word	0x40011400
 8008470:	51eb851f 	.word	0x51eb851f

08008474 <clearerr>:
 8008474:	b538      	push	{r3, r4, r5, lr}
 8008476:	4b0e      	ldr	r3, [pc, #56]	; (80084b0 <clearerr+0x3c>)
 8008478:	681d      	ldr	r5, [r3, #0]
 800847a:	4604      	mov	r4, r0
 800847c:	b125      	cbz	r5, 8008488 <clearerr+0x14>
 800847e:	69ab      	ldr	r3, [r5, #24]
 8008480:	b913      	cbnz	r3, 8008488 <clearerr+0x14>
 8008482:	4628      	mov	r0, r5
 8008484:	f000 f862 	bl	800854c <__sinit>
 8008488:	4b0a      	ldr	r3, [pc, #40]	; (80084b4 <clearerr+0x40>)
 800848a:	429c      	cmp	r4, r3
 800848c:	d105      	bne.n	800849a <clearerr+0x26>
 800848e:	686c      	ldr	r4, [r5, #4]
 8008490:	89a3      	ldrh	r3, [r4, #12]
 8008492:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8008496:	81a3      	strh	r3, [r4, #12]
 8008498:	bd38      	pop	{r3, r4, r5, pc}
 800849a:	4b07      	ldr	r3, [pc, #28]	; (80084b8 <clearerr+0x44>)
 800849c:	429c      	cmp	r4, r3
 800849e:	d101      	bne.n	80084a4 <clearerr+0x30>
 80084a0:	68ac      	ldr	r4, [r5, #8]
 80084a2:	e7f5      	b.n	8008490 <clearerr+0x1c>
 80084a4:	4b05      	ldr	r3, [pc, #20]	; (80084bc <clearerr+0x48>)
 80084a6:	429c      	cmp	r4, r3
 80084a8:	bf08      	it	eq
 80084aa:	68ec      	ldreq	r4, [r5, #12]
 80084ac:	e7f0      	b.n	8008490 <clearerr+0x1c>
 80084ae:	bf00      	nop
 80084b0:	20000108 	.word	0x20000108
 80084b4:	0800c724 	.word	0x0800c724
 80084b8:	0800c744 	.word	0x0800c744
 80084bc:	0800c704 	.word	0x0800c704

080084c0 <__errno>:
 80084c0:	4b01      	ldr	r3, [pc, #4]	; (80084c8 <__errno+0x8>)
 80084c2:	6818      	ldr	r0, [r3, #0]
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop
 80084c8:	20000108 	.word	0x20000108

080084cc <std>:
 80084cc:	2300      	movs	r3, #0
 80084ce:	b510      	push	{r4, lr}
 80084d0:	4604      	mov	r4, r0
 80084d2:	e9c0 3300 	strd	r3, r3, [r0]
 80084d6:	6083      	str	r3, [r0, #8]
 80084d8:	8181      	strh	r1, [r0, #12]
 80084da:	6643      	str	r3, [r0, #100]	; 0x64
 80084dc:	81c2      	strh	r2, [r0, #14]
 80084de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084e2:	6183      	str	r3, [r0, #24]
 80084e4:	4619      	mov	r1, r3
 80084e6:	2208      	movs	r2, #8
 80084e8:	305c      	adds	r0, #92	; 0x5c
 80084ea:	f000 f90b 	bl	8008704 <memset>
 80084ee:	4b05      	ldr	r3, [pc, #20]	; (8008504 <std+0x38>)
 80084f0:	6263      	str	r3, [r4, #36]	; 0x24
 80084f2:	4b05      	ldr	r3, [pc, #20]	; (8008508 <std+0x3c>)
 80084f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80084f6:	4b05      	ldr	r3, [pc, #20]	; (800850c <std+0x40>)
 80084f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80084fa:	4b05      	ldr	r3, [pc, #20]	; (8008510 <std+0x44>)
 80084fc:	6224      	str	r4, [r4, #32]
 80084fe:	6323      	str	r3, [r4, #48]	; 0x30
 8008500:	bd10      	pop	{r4, pc}
 8008502:	bf00      	nop
 8008504:	080091c1 	.word	0x080091c1
 8008508:	080091e3 	.word	0x080091e3
 800850c:	0800921b 	.word	0x0800921b
 8008510:	0800923f 	.word	0x0800923f

08008514 <_cleanup_r>:
 8008514:	4901      	ldr	r1, [pc, #4]	; (800851c <_cleanup_r+0x8>)
 8008516:	f000 b8a1 	b.w	800865c <_fwalk_reent>
 800851a:	bf00      	nop
 800851c:	0800a1a5 	.word	0x0800a1a5

08008520 <__sfmoreglue>:
 8008520:	b570      	push	{r4, r5, r6, lr}
 8008522:	1e4a      	subs	r2, r1, #1
 8008524:	2568      	movs	r5, #104	; 0x68
 8008526:	4355      	muls	r5, r2
 8008528:	460e      	mov	r6, r1
 800852a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800852e:	f000 f8f1 	bl	8008714 <_malloc_r>
 8008532:	4604      	mov	r4, r0
 8008534:	b140      	cbz	r0, 8008548 <__sfmoreglue+0x28>
 8008536:	2100      	movs	r1, #0
 8008538:	e9c0 1600 	strd	r1, r6, [r0]
 800853c:	300c      	adds	r0, #12
 800853e:	60a0      	str	r0, [r4, #8]
 8008540:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008544:	f000 f8de 	bl	8008704 <memset>
 8008548:	4620      	mov	r0, r4
 800854a:	bd70      	pop	{r4, r5, r6, pc}

0800854c <__sinit>:
 800854c:	6983      	ldr	r3, [r0, #24]
 800854e:	b510      	push	{r4, lr}
 8008550:	4604      	mov	r4, r0
 8008552:	bb33      	cbnz	r3, 80085a2 <__sinit+0x56>
 8008554:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008558:	6503      	str	r3, [r0, #80]	; 0x50
 800855a:	4b12      	ldr	r3, [pc, #72]	; (80085a4 <__sinit+0x58>)
 800855c:	4a12      	ldr	r2, [pc, #72]	; (80085a8 <__sinit+0x5c>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	6282      	str	r2, [r0, #40]	; 0x28
 8008562:	4298      	cmp	r0, r3
 8008564:	bf04      	itt	eq
 8008566:	2301      	moveq	r3, #1
 8008568:	6183      	streq	r3, [r0, #24]
 800856a:	f000 f81f 	bl	80085ac <__sfp>
 800856e:	6060      	str	r0, [r4, #4]
 8008570:	4620      	mov	r0, r4
 8008572:	f000 f81b 	bl	80085ac <__sfp>
 8008576:	60a0      	str	r0, [r4, #8]
 8008578:	4620      	mov	r0, r4
 800857a:	f000 f817 	bl	80085ac <__sfp>
 800857e:	2200      	movs	r2, #0
 8008580:	60e0      	str	r0, [r4, #12]
 8008582:	2104      	movs	r1, #4
 8008584:	6860      	ldr	r0, [r4, #4]
 8008586:	f7ff ffa1 	bl	80084cc <std>
 800858a:	2201      	movs	r2, #1
 800858c:	2109      	movs	r1, #9
 800858e:	68a0      	ldr	r0, [r4, #8]
 8008590:	f7ff ff9c 	bl	80084cc <std>
 8008594:	2202      	movs	r2, #2
 8008596:	2112      	movs	r1, #18
 8008598:	68e0      	ldr	r0, [r4, #12]
 800859a:	f7ff ff97 	bl	80084cc <std>
 800859e:	2301      	movs	r3, #1
 80085a0:	61a3      	str	r3, [r4, #24]
 80085a2:	bd10      	pop	{r4, pc}
 80085a4:	0800c764 	.word	0x0800c764
 80085a8:	08008515 	.word	0x08008515

080085ac <__sfp>:
 80085ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ae:	4b1b      	ldr	r3, [pc, #108]	; (800861c <__sfp+0x70>)
 80085b0:	681e      	ldr	r6, [r3, #0]
 80085b2:	69b3      	ldr	r3, [r6, #24]
 80085b4:	4607      	mov	r7, r0
 80085b6:	b913      	cbnz	r3, 80085be <__sfp+0x12>
 80085b8:	4630      	mov	r0, r6
 80085ba:	f7ff ffc7 	bl	800854c <__sinit>
 80085be:	3648      	adds	r6, #72	; 0x48
 80085c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80085c4:	3b01      	subs	r3, #1
 80085c6:	d503      	bpl.n	80085d0 <__sfp+0x24>
 80085c8:	6833      	ldr	r3, [r6, #0]
 80085ca:	b133      	cbz	r3, 80085da <__sfp+0x2e>
 80085cc:	6836      	ldr	r6, [r6, #0]
 80085ce:	e7f7      	b.n	80085c0 <__sfp+0x14>
 80085d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80085d4:	b16d      	cbz	r5, 80085f2 <__sfp+0x46>
 80085d6:	3468      	adds	r4, #104	; 0x68
 80085d8:	e7f4      	b.n	80085c4 <__sfp+0x18>
 80085da:	2104      	movs	r1, #4
 80085dc:	4638      	mov	r0, r7
 80085de:	f7ff ff9f 	bl	8008520 <__sfmoreglue>
 80085e2:	6030      	str	r0, [r6, #0]
 80085e4:	2800      	cmp	r0, #0
 80085e6:	d1f1      	bne.n	80085cc <__sfp+0x20>
 80085e8:	230c      	movs	r3, #12
 80085ea:	603b      	str	r3, [r7, #0]
 80085ec:	4604      	mov	r4, r0
 80085ee:	4620      	mov	r0, r4
 80085f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085f2:	4b0b      	ldr	r3, [pc, #44]	; (8008620 <__sfp+0x74>)
 80085f4:	6665      	str	r5, [r4, #100]	; 0x64
 80085f6:	e9c4 5500 	strd	r5, r5, [r4]
 80085fa:	60a5      	str	r5, [r4, #8]
 80085fc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008600:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008604:	2208      	movs	r2, #8
 8008606:	4629      	mov	r1, r5
 8008608:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800860c:	f000 f87a 	bl	8008704 <memset>
 8008610:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008614:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008618:	e7e9      	b.n	80085ee <__sfp+0x42>
 800861a:	bf00      	nop
 800861c:	0800c764 	.word	0x0800c764
 8008620:	ffff0001 	.word	0xffff0001

08008624 <_fwalk>:
 8008624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008628:	4688      	mov	r8, r1
 800862a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800862e:	2600      	movs	r6, #0
 8008630:	b914      	cbnz	r4, 8008638 <_fwalk+0x14>
 8008632:	4630      	mov	r0, r6
 8008634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008638:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800863c:	3f01      	subs	r7, #1
 800863e:	d501      	bpl.n	8008644 <_fwalk+0x20>
 8008640:	6824      	ldr	r4, [r4, #0]
 8008642:	e7f5      	b.n	8008630 <_fwalk+0xc>
 8008644:	89ab      	ldrh	r3, [r5, #12]
 8008646:	2b01      	cmp	r3, #1
 8008648:	d906      	bls.n	8008658 <_fwalk+0x34>
 800864a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800864e:	3301      	adds	r3, #1
 8008650:	d002      	beq.n	8008658 <_fwalk+0x34>
 8008652:	4628      	mov	r0, r5
 8008654:	47c0      	blx	r8
 8008656:	4306      	orrs	r6, r0
 8008658:	3568      	adds	r5, #104	; 0x68
 800865a:	e7ef      	b.n	800863c <_fwalk+0x18>

0800865c <_fwalk_reent>:
 800865c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008660:	4680      	mov	r8, r0
 8008662:	4689      	mov	r9, r1
 8008664:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008668:	2600      	movs	r6, #0
 800866a:	b914      	cbnz	r4, 8008672 <_fwalk_reent+0x16>
 800866c:	4630      	mov	r0, r6
 800866e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008672:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008676:	3f01      	subs	r7, #1
 8008678:	d501      	bpl.n	800867e <_fwalk_reent+0x22>
 800867a:	6824      	ldr	r4, [r4, #0]
 800867c:	e7f5      	b.n	800866a <_fwalk_reent+0xe>
 800867e:	89ab      	ldrh	r3, [r5, #12]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d907      	bls.n	8008694 <_fwalk_reent+0x38>
 8008684:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008688:	3301      	adds	r3, #1
 800868a:	d003      	beq.n	8008694 <_fwalk_reent+0x38>
 800868c:	4629      	mov	r1, r5
 800868e:	4640      	mov	r0, r8
 8008690:	47c8      	blx	r9
 8008692:	4306      	orrs	r6, r0
 8008694:	3568      	adds	r5, #104	; 0x68
 8008696:	e7ee      	b.n	8008676 <_fwalk_reent+0x1a>

08008698 <getchar>:
 8008698:	4b07      	ldr	r3, [pc, #28]	; (80086b8 <getchar+0x20>)
 800869a:	b510      	push	{r4, lr}
 800869c:	681c      	ldr	r4, [r3, #0]
 800869e:	b124      	cbz	r4, 80086aa <getchar+0x12>
 80086a0:	69a3      	ldr	r3, [r4, #24]
 80086a2:	b913      	cbnz	r3, 80086aa <getchar+0x12>
 80086a4:	4620      	mov	r0, r4
 80086a6:	f7ff ff51 	bl	800854c <__sinit>
 80086aa:	6861      	ldr	r1, [r4, #4]
 80086ac:	4620      	mov	r0, r4
 80086ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086b2:	f001 bdb3 	b.w	800a21c <_getc_r>
 80086b6:	bf00      	nop
 80086b8:	20000108 	.word	0x20000108

080086bc <__libc_init_array>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	4e0d      	ldr	r6, [pc, #52]	; (80086f4 <__libc_init_array+0x38>)
 80086c0:	4c0d      	ldr	r4, [pc, #52]	; (80086f8 <__libc_init_array+0x3c>)
 80086c2:	1ba4      	subs	r4, r4, r6
 80086c4:	10a4      	asrs	r4, r4, #2
 80086c6:	2500      	movs	r5, #0
 80086c8:	42a5      	cmp	r5, r4
 80086ca:	d109      	bne.n	80086e0 <__libc_init_array+0x24>
 80086cc:	4e0b      	ldr	r6, [pc, #44]	; (80086fc <__libc_init_array+0x40>)
 80086ce:	4c0c      	ldr	r4, [pc, #48]	; (8008700 <__libc_init_array+0x44>)
 80086d0:	f003 f9b8 	bl	800ba44 <_init>
 80086d4:	1ba4      	subs	r4, r4, r6
 80086d6:	10a4      	asrs	r4, r4, #2
 80086d8:	2500      	movs	r5, #0
 80086da:	42a5      	cmp	r5, r4
 80086dc:	d105      	bne.n	80086ea <__libc_init_array+0x2e>
 80086de:	bd70      	pop	{r4, r5, r6, pc}
 80086e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80086e4:	4798      	blx	r3
 80086e6:	3501      	adds	r5, #1
 80086e8:	e7ee      	b.n	80086c8 <__libc_init_array+0xc>
 80086ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80086ee:	4798      	blx	r3
 80086f0:	3501      	adds	r5, #1
 80086f2:	e7f2      	b.n	80086da <__libc_init_array+0x1e>
 80086f4:	0800cda0 	.word	0x0800cda0
 80086f8:	0800cda0 	.word	0x0800cda0
 80086fc:	0800cda0 	.word	0x0800cda0
 8008700:	0800cda4 	.word	0x0800cda4

08008704 <memset>:
 8008704:	4402      	add	r2, r0
 8008706:	4603      	mov	r3, r0
 8008708:	4293      	cmp	r3, r2
 800870a:	d100      	bne.n	800870e <memset+0xa>
 800870c:	4770      	bx	lr
 800870e:	f803 1b01 	strb.w	r1, [r3], #1
 8008712:	e7f9      	b.n	8008708 <memset+0x4>

08008714 <_malloc_r>:
 8008714:	b570      	push	{r4, r5, r6, lr}
 8008716:	1ccd      	adds	r5, r1, #3
 8008718:	f025 0503 	bic.w	r5, r5, #3
 800871c:	3508      	adds	r5, #8
 800871e:	2d0c      	cmp	r5, #12
 8008720:	bf38      	it	cc
 8008722:	250c      	movcc	r5, #12
 8008724:	2d00      	cmp	r5, #0
 8008726:	4606      	mov	r6, r0
 8008728:	db01      	blt.n	800872e <_malloc_r+0x1a>
 800872a:	42a9      	cmp	r1, r5
 800872c:	d903      	bls.n	8008736 <_malloc_r+0x22>
 800872e:	230c      	movs	r3, #12
 8008730:	6033      	str	r3, [r6, #0]
 8008732:	2000      	movs	r0, #0
 8008734:	bd70      	pop	{r4, r5, r6, pc}
 8008736:	f001 fe34 	bl	800a3a2 <__malloc_lock>
 800873a:	4a21      	ldr	r2, [pc, #132]	; (80087c0 <_malloc_r+0xac>)
 800873c:	6814      	ldr	r4, [r2, #0]
 800873e:	4621      	mov	r1, r4
 8008740:	b991      	cbnz	r1, 8008768 <_malloc_r+0x54>
 8008742:	4c20      	ldr	r4, [pc, #128]	; (80087c4 <_malloc_r+0xb0>)
 8008744:	6823      	ldr	r3, [r4, #0]
 8008746:	b91b      	cbnz	r3, 8008750 <_malloc_r+0x3c>
 8008748:	4630      	mov	r0, r6
 800874a:	f000 fd29 	bl	80091a0 <_sbrk_r>
 800874e:	6020      	str	r0, [r4, #0]
 8008750:	4629      	mov	r1, r5
 8008752:	4630      	mov	r0, r6
 8008754:	f000 fd24 	bl	80091a0 <_sbrk_r>
 8008758:	1c43      	adds	r3, r0, #1
 800875a:	d124      	bne.n	80087a6 <_malloc_r+0x92>
 800875c:	230c      	movs	r3, #12
 800875e:	6033      	str	r3, [r6, #0]
 8008760:	4630      	mov	r0, r6
 8008762:	f001 fe1f 	bl	800a3a4 <__malloc_unlock>
 8008766:	e7e4      	b.n	8008732 <_malloc_r+0x1e>
 8008768:	680b      	ldr	r3, [r1, #0]
 800876a:	1b5b      	subs	r3, r3, r5
 800876c:	d418      	bmi.n	80087a0 <_malloc_r+0x8c>
 800876e:	2b0b      	cmp	r3, #11
 8008770:	d90f      	bls.n	8008792 <_malloc_r+0x7e>
 8008772:	600b      	str	r3, [r1, #0]
 8008774:	50cd      	str	r5, [r1, r3]
 8008776:	18cc      	adds	r4, r1, r3
 8008778:	4630      	mov	r0, r6
 800877a:	f001 fe13 	bl	800a3a4 <__malloc_unlock>
 800877e:	f104 000b 	add.w	r0, r4, #11
 8008782:	1d23      	adds	r3, r4, #4
 8008784:	f020 0007 	bic.w	r0, r0, #7
 8008788:	1ac3      	subs	r3, r0, r3
 800878a:	d0d3      	beq.n	8008734 <_malloc_r+0x20>
 800878c:	425a      	negs	r2, r3
 800878e:	50e2      	str	r2, [r4, r3]
 8008790:	e7d0      	b.n	8008734 <_malloc_r+0x20>
 8008792:	428c      	cmp	r4, r1
 8008794:	684b      	ldr	r3, [r1, #4]
 8008796:	bf16      	itet	ne
 8008798:	6063      	strne	r3, [r4, #4]
 800879a:	6013      	streq	r3, [r2, #0]
 800879c:	460c      	movne	r4, r1
 800879e:	e7eb      	b.n	8008778 <_malloc_r+0x64>
 80087a0:	460c      	mov	r4, r1
 80087a2:	6849      	ldr	r1, [r1, #4]
 80087a4:	e7cc      	b.n	8008740 <_malloc_r+0x2c>
 80087a6:	1cc4      	adds	r4, r0, #3
 80087a8:	f024 0403 	bic.w	r4, r4, #3
 80087ac:	42a0      	cmp	r0, r4
 80087ae:	d005      	beq.n	80087bc <_malloc_r+0xa8>
 80087b0:	1a21      	subs	r1, r4, r0
 80087b2:	4630      	mov	r0, r6
 80087b4:	f000 fcf4 	bl	80091a0 <_sbrk_r>
 80087b8:	3001      	adds	r0, #1
 80087ba:	d0cf      	beq.n	800875c <_malloc_r+0x48>
 80087bc:	6025      	str	r5, [r4, #0]
 80087be:	e7db      	b.n	8008778 <_malloc_r+0x64>
 80087c0:	20000780 	.word	0x20000780
 80087c4:	20000784 	.word	0x20000784

080087c8 <__cvt>:
 80087c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087cc:	ec55 4b10 	vmov	r4, r5, d0
 80087d0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80087d2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80087d6:	2d00      	cmp	r5, #0
 80087d8:	460e      	mov	r6, r1
 80087da:	4691      	mov	r9, r2
 80087dc:	4619      	mov	r1, r3
 80087de:	bfb8      	it	lt
 80087e0:	4622      	movlt	r2, r4
 80087e2:	462b      	mov	r3, r5
 80087e4:	f027 0720 	bic.w	r7, r7, #32
 80087e8:	bfbb      	ittet	lt
 80087ea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80087ee:	461d      	movlt	r5, r3
 80087f0:	2300      	movge	r3, #0
 80087f2:	232d      	movlt	r3, #45	; 0x2d
 80087f4:	bfb8      	it	lt
 80087f6:	4614      	movlt	r4, r2
 80087f8:	2f46      	cmp	r7, #70	; 0x46
 80087fa:	700b      	strb	r3, [r1, #0]
 80087fc:	d004      	beq.n	8008808 <__cvt+0x40>
 80087fe:	2f45      	cmp	r7, #69	; 0x45
 8008800:	d100      	bne.n	8008804 <__cvt+0x3c>
 8008802:	3601      	adds	r6, #1
 8008804:	2102      	movs	r1, #2
 8008806:	e000      	b.n	800880a <__cvt+0x42>
 8008808:	2103      	movs	r1, #3
 800880a:	ab03      	add	r3, sp, #12
 800880c:	9301      	str	r3, [sp, #4]
 800880e:	ab02      	add	r3, sp, #8
 8008810:	9300      	str	r3, [sp, #0]
 8008812:	4632      	mov	r2, r6
 8008814:	4653      	mov	r3, sl
 8008816:	ec45 4b10 	vmov	d0, r4, r5
 800881a:	f000 fe85 	bl	8009528 <_dtoa_r>
 800881e:	2f47      	cmp	r7, #71	; 0x47
 8008820:	4680      	mov	r8, r0
 8008822:	d102      	bne.n	800882a <__cvt+0x62>
 8008824:	f019 0f01 	tst.w	r9, #1
 8008828:	d026      	beq.n	8008878 <__cvt+0xb0>
 800882a:	2f46      	cmp	r7, #70	; 0x46
 800882c:	eb08 0906 	add.w	r9, r8, r6
 8008830:	d111      	bne.n	8008856 <__cvt+0x8e>
 8008832:	f898 3000 	ldrb.w	r3, [r8]
 8008836:	2b30      	cmp	r3, #48	; 0x30
 8008838:	d10a      	bne.n	8008850 <__cvt+0x88>
 800883a:	2200      	movs	r2, #0
 800883c:	2300      	movs	r3, #0
 800883e:	4620      	mov	r0, r4
 8008840:	4629      	mov	r1, r5
 8008842:	f7f8 f941 	bl	8000ac8 <__aeabi_dcmpeq>
 8008846:	b918      	cbnz	r0, 8008850 <__cvt+0x88>
 8008848:	f1c6 0601 	rsb	r6, r6, #1
 800884c:	f8ca 6000 	str.w	r6, [sl]
 8008850:	f8da 3000 	ldr.w	r3, [sl]
 8008854:	4499      	add	r9, r3
 8008856:	2200      	movs	r2, #0
 8008858:	2300      	movs	r3, #0
 800885a:	4620      	mov	r0, r4
 800885c:	4629      	mov	r1, r5
 800885e:	f7f8 f933 	bl	8000ac8 <__aeabi_dcmpeq>
 8008862:	b938      	cbnz	r0, 8008874 <__cvt+0xac>
 8008864:	2230      	movs	r2, #48	; 0x30
 8008866:	9b03      	ldr	r3, [sp, #12]
 8008868:	454b      	cmp	r3, r9
 800886a:	d205      	bcs.n	8008878 <__cvt+0xb0>
 800886c:	1c59      	adds	r1, r3, #1
 800886e:	9103      	str	r1, [sp, #12]
 8008870:	701a      	strb	r2, [r3, #0]
 8008872:	e7f8      	b.n	8008866 <__cvt+0x9e>
 8008874:	f8cd 900c 	str.w	r9, [sp, #12]
 8008878:	9b03      	ldr	r3, [sp, #12]
 800887a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800887c:	eba3 0308 	sub.w	r3, r3, r8
 8008880:	4640      	mov	r0, r8
 8008882:	6013      	str	r3, [r2, #0]
 8008884:	b004      	add	sp, #16
 8008886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800888a <__exponent>:
 800888a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800888c:	2900      	cmp	r1, #0
 800888e:	4604      	mov	r4, r0
 8008890:	bfba      	itte	lt
 8008892:	4249      	neglt	r1, r1
 8008894:	232d      	movlt	r3, #45	; 0x2d
 8008896:	232b      	movge	r3, #43	; 0x2b
 8008898:	2909      	cmp	r1, #9
 800889a:	f804 2b02 	strb.w	r2, [r4], #2
 800889e:	7043      	strb	r3, [r0, #1]
 80088a0:	dd20      	ble.n	80088e4 <__exponent+0x5a>
 80088a2:	f10d 0307 	add.w	r3, sp, #7
 80088a6:	461f      	mov	r7, r3
 80088a8:	260a      	movs	r6, #10
 80088aa:	fb91 f5f6 	sdiv	r5, r1, r6
 80088ae:	fb06 1115 	mls	r1, r6, r5, r1
 80088b2:	3130      	adds	r1, #48	; 0x30
 80088b4:	2d09      	cmp	r5, #9
 80088b6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80088ba:	f103 32ff 	add.w	r2, r3, #4294967295
 80088be:	4629      	mov	r1, r5
 80088c0:	dc09      	bgt.n	80088d6 <__exponent+0x4c>
 80088c2:	3130      	adds	r1, #48	; 0x30
 80088c4:	3b02      	subs	r3, #2
 80088c6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80088ca:	42bb      	cmp	r3, r7
 80088cc:	4622      	mov	r2, r4
 80088ce:	d304      	bcc.n	80088da <__exponent+0x50>
 80088d0:	1a10      	subs	r0, r2, r0
 80088d2:	b003      	add	sp, #12
 80088d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088d6:	4613      	mov	r3, r2
 80088d8:	e7e7      	b.n	80088aa <__exponent+0x20>
 80088da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088de:	f804 2b01 	strb.w	r2, [r4], #1
 80088e2:	e7f2      	b.n	80088ca <__exponent+0x40>
 80088e4:	2330      	movs	r3, #48	; 0x30
 80088e6:	4419      	add	r1, r3
 80088e8:	7083      	strb	r3, [r0, #2]
 80088ea:	1d02      	adds	r2, r0, #4
 80088ec:	70c1      	strb	r1, [r0, #3]
 80088ee:	e7ef      	b.n	80088d0 <__exponent+0x46>

080088f0 <_printf_float>:
 80088f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088f4:	b08d      	sub	sp, #52	; 0x34
 80088f6:	460c      	mov	r4, r1
 80088f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80088fc:	4616      	mov	r6, r2
 80088fe:	461f      	mov	r7, r3
 8008900:	4605      	mov	r5, r0
 8008902:	f001 fcb7 	bl	800a274 <_localeconv_r>
 8008906:	6803      	ldr	r3, [r0, #0]
 8008908:	9304      	str	r3, [sp, #16]
 800890a:	4618      	mov	r0, r3
 800890c:	f7f7 fc60 	bl	80001d0 <strlen>
 8008910:	2300      	movs	r3, #0
 8008912:	930a      	str	r3, [sp, #40]	; 0x28
 8008914:	f8d8 3000 	ldr.w	r3, [r8]
 8008918:	9005      	str	r0, [sp, #20]
 800891a:	3307      	adds	r3, #7
 800891c:	f023 0307 	bic.w	r3, r3, #7
 8008920:	f103 0208 	add.w	r2, r3, #8
 8008924:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008928:	f8d4 b000 	ldr.w	fp, [r4]
 800892c:	f8c8 2000 	str.w	r2, [r8]
 8008930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008934:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008938:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800893c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008940:	9307      	str	r3, [sp, #28]
 8008942:	f8cd 8018 	str.w	r8, [sp, #24]
 8008946:	f04f 32ff 	mov.w	r2, #4294967295
 800894a:	4ba7      	ldr	r3, [pc, #668]	; (8008be8 <_printf_float+0x2f8>)
 800894c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008950:	f7f8 f8ec 	bl	8000b2c <__aeabi_dcmpun>
 8008954:	bb70      	cbnz	r0, 80089b4 <_printf_float+0xc4>
 8008956:	f04f 32ff 	mov.w	r2, #4294967295
 800895a:	4ba3      	ldr	r3, [pc, #652]	; (8008be8 <_printf_float+0x2f8>)
 800895c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008960:	f7f8 f8c6 	bl	8000af0 <__aeabi_dcmple>
 8008964:	bb30      	cbnz	r0, 80089b4 <_printf_float+0xc4>
 8008966:	2200      	movs	r2, #0
 8008968:	2300      	movs	r3, #0
 800896a:	4640      	mov	r0, r8
 800896c:	4649      	mov	r1, r9
 800896e:	f7f8 f8b5 	bl	8000adc <__aeabi_dcmplt>
 8008972:	b110      	cbz	r0, 800897a <_printf_float+0x8a>
 8008974:	232d      	movs	r3, #45	; 0x2d
 8008976:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800897a:	4a9c      	ldr	r2, [pc, #624]	; (8008bec <_printf_float+0x2fc>)
 800897c:	4b9c      	ldr	r3, [pc, #624]	; (8008bf0 <_printf_float+0x300>)
 800897e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008982:	bf8c      	ite	hi
 8008984:	4690      	movhi	r8, r2
 8008986:	4698      	movls	r8, r3
 8008988:	2303      	movs	r3, #3
 800898a:	f02b 0204 	bic.w	r2, fp, #4
 800898e:	6123      	str	r3, [r4, #16]
 8008990:	6022      	str	r2, [r4, #0]
 8008992:	f04f 0900 	mov.w	r9, #0
 8008996:	9700      	str	r7, [sp, #0]
 8008998:	4633      	mov	r3, r6
 800899a:	aa0b      	add	r2, sp, #44	; 0x2c
 800899c:	4621      	mov	r1, r4
 800899e:	4628      	mov	r0, r5
 80089a0:	f000 f9e6 	bl	8008d70 <_printf_common>
 80089a4:	3001      	adds	r0, #1
 80089a6:	f040 808d 	bne.w	8008ac4 <_printf_float+0x1d4>
 80089aa:	f04f 30ff 	mov.w	r0, #4294967295
 80089ae:	b00d      	add	sp, #52	; 0x34
 80089b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b4:	4642      	mov	r2, r8
 80089b6:	464b      	mov	r3, r9
 80089b8:	4640      	mov	r0, r8
 80089ba:	4649      	mov	r1, r9
 80089bc:	f7f8 f8b6 	bl	8000b2c <__aeabi_dcmpun>
 80089c0:	b110      	cbz	r0, 80089c8 <_printf_float+0xd8>
 80089c2:	4a8c      	ldr	r2, [pc, #560]	; (8008bf4 <_printf_float+0x304>)
 80089c4:	4b8c      	ldr	r3, [pc, #560]	; (8008bf8 <_printf_float+0x308>)
 80089c6:	e7da      	b.n	800897e <_printf_float+0x8e>
 80089c8:	6861      	ldr	r1, [r4, #4]
 80089ca:	1c4b      	adds	r3, r1, #1
 80089cc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80089d0:	a80a      	add	r0, sp, #40	; 0x28
 80089d2:	d13e      	bne.n	8008a52 <_printf_float+0x162>
 80089d4:	2306      	movs	r3, #6
 80089d6:	6063      	str	r3, [r4, #4]
 80089d8:	2300      	movs	r3, #0
 80089da:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80089de:	ab09      	add	r3, sp, #36	; 0x24
 80089e0:	9300      	str	r3, [sp, #0]
 80089e2:	ec49 8b10 	vmov	d0, r8, r9
 80089e6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80089ea:	6022      	str	r2, [r4, #0]
 80089ec:	f8cd a004 	str.w	sl, [sp, #4]
 80089f0:	6861      	ldr	r1, [r4, #4]
 80089f2:	4628      	mov	r0, r5
 80089f4:	f7ff fee8 	bl	80087c8 <__cvt>
 80089f8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80089fc:	2b47      	cmp	r3, #71	; 0x47
 80089fe:	4680      	mov	r8, r0
 8008a00:	d109      	bne.n	8008a16 <_printf_float+0x126>
 8008a02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a04:	1cd8      	adds	r0, r3, #3
 8008a06:	db02      	blt.n	8008a0e <_printf_float+0x11e>
 8008a08:	6862      	ldr	r2, [r4, #4]
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	dd47      	ble.n	8008a9e <_printf_float+0x1ae>
 8008a0e:	f1aa 0a02 	sub.w	sl, sl, #2
 8008a12:	fa5f fa8a 	uxtb.w	sl, sl
 8008a16:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008a1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a1c:	d824      	bhi.n	8008a68 <_printf_float+0x178>
 8008a1e:	3901      	subs	r1, #1
 8008a20:	4652      	mov	r2, sl
 8008a22:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008a26:	9109      	str	r1, [sp, #36]	; 0x24
 8008a28:	f7ff ff2f 	bl	800888a <__exponent>
 8008a2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a2e:	1813      	adds	r3, r2, r0
 8008a30:	2a01      	cmp	r2, #1
 8008a32:	4681      	mov	r9, r0
 8008a34:	6123      	str	r3, [r4, #16]
 8008a36:	dc02      	bgt.n	8008a3e <_printf_float+0x14e>
 8008a38:	6822      	ldr	r2, [r4, #0]
 8008a3a:	07d1      	lsls	r1, r2, #31
 8008a3c:	d501      	bpl.n	8008a42 <_printf_float+0x152>
 8008a3e:	3301      	adds	r3, #1
 8008a40:	6123      	str	r3, [r4, #16]
 8008a42:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d0a5      	beq.n	8008996 <_printf_float+0xa6>
 8008a4a:	232d      	movs	r3, #45	; 0x2d
 8008a4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a50:	e7a1      	b.n	8008996 <_printf_float+0xa6>
 8008a52:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8008a56:	f000 8177 	beq.w	8008d48 <_printf_float+0x458>
 8008a5a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008a5e:	d1bb      	bne.n	80089d8 <_printf_float+0xe8>
 8008a60:	2900      	cmp	r1, #0
 8008a62:	d1b9      	bne.n	80089d8 <_printf_float+0xe8>
 8008a64:	2301      	movs	r3, #1
 8008a66:	e7b6      	b.n	80089d6 <_printf_float+0xe6>
 8008a68:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8008a6c:	d119      	bne.n	8008aa2 <_printf_float+0x1b2>
 8008a6e:	2900      	cmp	r1, #0
 8008a70:	6863      	ldr	r3, [r4, #4]
 8008a72:	dd0c      	ble.n	8008a8e <_printf_float+0x19e>
 8008a74:	6121      	str	r1, [r4, #16]
 8008a76:	b913      	cbnz	r3, 8008a7e <_printf_float+0x18e>
 8008a78:	6822      	ldr	r2, [r4, #0]
 8008a7a:	07d2      	lsls	r2, r2, #31
 8008a7c:	d502      	bpl.n	8008a84 <_printf_float+0x194>
 8008a7e:	3301      	adds	r3, #1
 8008a80:	440b      	add	r3, r1
 8008a82:	6123      	str	r3, [r4, #16]
 8008a84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a86:	65a3      	str	r3, [r4, #88]	; 0x58
 8008a88:	f04f 0900 	mov.w	r9, #0
 8008a8c:	e7d9      	b.n	8008a42 <_printf_float+0x152>
 8008a8e:	b913      	cbnz	r3, 8008a96 <_printf_float+0x1a6>
 8008a90:	6822      	ldr	r2, [r4, #0]
 8008a92:	07d0      	lsls	r0, r2, #31
 8008a94:	d501      	bpl.n	8008a9a <_printf_float+0x1aa>
 8008a96:	3302      	adds	r3, #2
 8008a98:	e7f3      	b.n	8008a82 <_printf_float+0x192>
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e7f1      	b.n	8008a82 <_printf_float+0x192>
 8008a9e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8008aa2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	db05      	blt.n	8008ab6 <_printf_float+0x1c6>
 8008aaa:	6822      	ldr	r2, [r4, #0]
 8008aac:	6123      	str	r3, [r4, #16]
 8008aae:	07d1      	lsls	r1, r2, #31
 8008ab0:	d5e8      	bpl.n	8008a84 <_printf_float+0x194>
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	e7e5      	b.n	8008a82 <_printf_float+0x192>
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	bfd4      	ite	le
 8008aba:	f1c3 0302 	rsble	r3, r3, #2
 8008abe:	2301      	movgt	r3, #1
 8008ac0:	4413      	add	r3, r2
 8008ac2:	e7de      	b.n	8008a82 <_printf_float+0x192>
 8008ac4:	6823      	ldr	r3, [r4, #0]
 8008ac6:	055a      	lsls	r2, r3, #21
 8008ac8:	d407      	bmi.n	8008ada <_printf_float+0x1ea>
 8008aca:	6923      	ldr	r3, [r4, #16]
 8008acc:	4642      	mov	r2, r8
 8008ace:	4631      	mov	r1, r6
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	47b8      	blx	r7
 8008ad4:	3001      	adds	r0, #1
 8008ad6:	d12b      	bne.n	8008b30 <_printf_float+0x240>
 8008ad8:	e767      	b.n	80089aa <_printf_float+0xba>
 8008ada:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008ade:	f240 80dc 	bls.w	8008c9a <_printf_float+0x3aa>
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008aea:	f7f7 ffed 	bl	8000ac8 <__aeabi_dcmpeq>
 8008aee:	2800      	cmp	r0, #0
 8008af0:	d033      	beq.n	8008b5a <_printf_float+0x26a>
 8008af2:	2301      	movs	r3, #1
 8008af4:	4a41      	ldr	r2, [pc, #260]	; (8008bfc <_printf_float+0x30c>)
 8008af6:	4631      	mov	r1, r6
 8008af8:	4628      	mov	r0, r5
 8008afa:	47b8      	blx	r7
 8008afc:	3001      	adds	r0, #1
 8008afe:	f43f af54 	beq.w	80089aa <_printf_float+0xba>
 8008b02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b06:	429a      	cmp	r2, r3
 8008b08:	db02      	blt.n	8008b10 <_printf_float+0x220>
 8008b0a:	6823      	ldr	r3, [r4, #0]
 8008b0c:	07d8      	lsls	r0, r3, #31
 8008b0e:	d50f      	bpl.n	8008b30 <_printf_float+0x240>
 8008b10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b14:	4631      	mov	r1, r6
 8008b16:	4628      	mov	r0, r5
 8008b18:	47b8      	blx	r7
 8008b1a:	3001      	adds	r0, #1
 8008b1c:	f43f af45 	beq.w	80089aa <_printf_float+0xba>
 8008b20:	f04f 0800 	mov.w	r8, #0
 8008b24:	f104 091a 	add.w	r9, r4, #26
 8008b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b2a:	3b01      	subs	r3, #1
 8008b2c:	4543      	cmp	r3, r8
 8008b2e:	dc09      	bgt.n	8008b44 <_printf_float+0x254>
 8008b30:	6823      	ldr	r3, [r4, #0]
 8008b32:	079b      	lsls	r3, r3, #30
 8008b34:	f100 8103 	bmi.w	8008d3e <_printf_float+0x44e>
 8008b38:	68e0      	ldr	r0, [r4, #12]
 8008b3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b3c:	4298      	cmp	r0, r3
 8008b3e:	bfb8      	it	lt
 8008b40:	4618      	movlt	r0, r3
 8008b42:	e734      	b.n	80089ae <_printf_float+0xbe>
 8008b44:	2301      	movs	r3, #1
 8008b46:	464a      	mov	r2, r9
 8008b48:	4631      	mov	r1, r6
 8008b4a:	4628      	mov	r0, r5
 8008b4c:	47b8      	blx	r7
 8008b4e:	3001      	adds	r0, #1
 8008b50:	f43f af2b 	beq.w	80089aa <_printf_float+0xba>
 8008b54:	f108 0801 	add.w	r8, r8, #1
 8008b58:	e7e6      	b.n	8008b28 <_printf_float+0x238>
 8008b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	dc2b      	bgt.n	8008bb8 <_printf_float+0x2c8>
 8008b60:	2301      	movs	r3, #1
 8008b62:	4a26      	ldr	r2, [pc, #152]	; (8008bfc <_printf_float+0x30c>)
 8008b64:	4631      	mov	r1, r6
 8008b66:	4628      	mov	r0, r5
 8008b68:	47b8      	blx	r7
 8008b6a:	3001      	adds	r0, #1
 8008b6c:	f43f af1d 	beq.w	80089aa <_printf_float+0xba>
 8008b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b72:	b923      	cbnz	r3, 8008b7e <_printf_float+0x28e>
 8008b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b76:	b913      	cbnz	r3, 8008b7e <_printf_float+0x28e>
 8008b78:	6823      	ldr	r3, [r4, #0]
 8008b7a:	07d9      	lsls	r1, r3, #31
 8008b7c:	d5d8      	bpl.n	8008b30 <_printf_float+0x240>
 8008b7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b82:	4631      	mov	r1, r6
 8008b84:	4628      	mov	r0, r5
 8008b86:	47b8      	blx	r7
 8008b88:	3001      	adds	r0, #1
 8008b8a:	f43f af0e 	beq.w	80089aa <_printf_float+0xba>
 8008b8e:	f04f 0900 	mov.w	r9, #0
 8008b92:	f104 0a1a 	add.w	sl, r4, #26
 8008b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b98:	425b      	negs	r3, r3
 8008b9a:	454b      	cmp	r3, r9
 8008b9c:	dc01      	bgt.n	8008ba2 <_printf_float+0x2b2>
 8008b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ba0:	e794      	b.n	8008acc <_printf_float+0x1dc>
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	4652      	mov	r2, sl
 8008ba6:	4631      	mov	r1, r6
 8008ba8:	4628      	mov	r0, r5
 8008baa:	47b8      	blx	r7
 8008bac:	3001      	adds	r0, #1
 8008bae:	f43f aefc 	beq.w	80089aa <_printf_float+0xba>
 8008bb2:	f109 0901 	add.w	r9, r9, #1
 8008bb6:	e7ee      	b.n	8008b96 <_printf_float+0x2a6>
 8008bb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	bfa8      	it	ge
 8008bc0:	461a      	movge	r2, r3
 8008bc2:	2a00      	cmp	r2, #0
 8008bc4:	4691      	mov	r9, r2
 8008bc6:	dd07      	ble.n	8008bd8 <_printf_float+0x2e8>
 8008bc8:	4613      	mov	r3, r2
 8008bca:	4631      	mov	r1, r6
 8008bcc:	4642      	mov	r2, r8
 8008bce:	4628      	mov	r0, r5
 8008bd0:	47b8      	blx	r7
 8008bd2:	3001      	adds	r0, #1
 8008bd4:	f43f aee9 	beq.w	80089aa <_printf_float+0xba>
 8008bd8:	f104 031a 	add.w	r3, r4, #26
 8008bdc:	f04f 0b00 	mov.w	fp, #0
 8008be0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008be4:	9306      	str	r3, [sp, #24]
 8008be6:	e015      	b.n	8008c14 <_printf_float+0x324>
 8008be8:	7fefffff 	.word	0x7fefffff
 8008bec:	0800c76c 	.word	0x0800c76c
 8008bf0:	0800c768 	.word	0x0800c768
 8008bf4:	0800c774 	.word	0x0800c774
 8008bf8:	0800c770 	.word	0x0800c770
 8008bfc:	0800c778 	.word	0x0800c778
 8008c00:	2301      	movs	r3, #1
 8008c02:	9a06      	ldr	r2, [sp, #24]
 8008c04:	4631      	mov	r1, r6
 8008c06:	4628      	mov	r0, r5
 8008c08:	47b8      	blx	r7
 8008c0a:	3001      	adds	r0, #1
 8008c0c:	f43f aecd 	beq.w	80089aa <_printf_float+0xba>
 8008c10:	f10b 0b01 	add.w	fp, fp, #1
 8008c14:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008c18:	ebaa 0309 	sub.w	r3, sl, r9
 8008c1c:	455b      	cmp	r3, fp
 8008c1e:	dcef      	bgt.n	8008c00 <_printf_float+0x310>
 8008c20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c24:	429a      	cmp	r2, r3
 8008c26:	44d0      	add	r8, sl
 8008c28:	db15      	blt.n	8008c56 <_printf_float+0x366>
 8008c2a:	6823      	ldr	r3, [r4, #0]
 8008c2c:	07da      	lsls	r2, r3, #31
 8008c2e:	d412      	bmi.n	8008c56 <_printf_float+0x366>
 8008c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c34:	eba3 020a 	sub.w	r2, r3, sl
 8008c38:	eba3 0a01 	sub.w	sl, r3, r1
 8008c3c:	4592      	cmp	sl, r2
 8008c3e:	bfa8      	it	ge
 8008c40:	4692      	movge	sl, r2
 8008c42:	f1ba 0f00 	cmp.w	sl, #0
 8008c46:	dc0e      	bgt.n	8008c66 <_printf_float+0x376>
 8008c48:	f04f 0800 	mov.w	r8, #0
 8008c4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c50:	f104 091a 	add.w	r9, r4, #26
 8008c54:	e019      	b.n	8008c8a <_printf_float+0x39a>
 8008c56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c5a:	4631      	mov	r1, r6
 8008c5c:	4628      	mov	r0, r5
 8008c5e:	47b8      	blx	r7
 8008c60:	3001      	adds	r0, #1
 8008c62:	d1e5      	bne.n	8008c30 <_printf_float+0x340>
 8008c64:	e6a1      	b.n	80089aa <_printf_float+0xba>
 8008c66:	4653      	mov	r3, sl
 8008c68:	4642      	mov	r2, r8
 8008c6a:	4631      	mov	r1, r6
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	47b8      	blx	r7
 8008c70:	3001      	adds	r0, #1
 8008c72:	d1e9      	bne.n	8008c48 <_printf_float+0x358>
 8008c74:	e699      	b.n	80089aa <_printf_float+0xba>
 8008c76:	2301      	movs	r3, #1
 8008c78:	464a      	mov	r2, r9
 8008c7a:	4631      	mov	r1, r6
 8008c7c:	4628      	mov	r0, r5
 8008c7e:	47b8      	blx	r7
 8008c80:	3001      	adds	r0, #1
 8008c82:	f43f ae92 	beq.w	80089aa <_printf_float+0xba>
 8008c86:	f108 0801 	add.w	r8, r8, #1
 8008c8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c8e:	1a9b      	subs	r3, r3, r2
 8008c90:	eba3 030a 	sub.w	r3, r3, sl
 8008c94:	4543      	cmp	r3, r8
 8008c96:	dcee      	bgt.n	8008c76 <_printf_float+0x386>
 8008c98:	e74a      	b.n	8008b30 <_printf_float+0x240>
 8008c9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c9c:	2a01      	cmp	r2, #1
 8008c9e:	dc01      	bgt.n	8008ca4 <_printf_float+0x3b4>
 8008ca0:	07db      	lsls	r3, r3, #31
 8008ca2:	d53a      	bpl.n	8008d1a <_printf_float+0x42a>
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	4642      	mov	r2, r8
 8008ca8:	4631      	mov	r1, r6
 8008caa:	4628      	mov	r0, r5
 8008cac:	47b8      	blx	r7
 8008cae:	3001      	adds	r0, #1
 8008cb0:	f43f ae7b 	beq.w	80089aa <_printf_float+0xba>
 8008cb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cb8:	4631      	mov	r1, r6
 8008cba:	4628      	mov	r0, r5
 8008cbc:	47b8      	blx	r7
 8008cbe:	3001      	adds	r0, #1
 8008cc0:	f108 0801 	add.w	r8, r8, #1
 8008cc4:	f43f ae71 	beq.w	80089aa <_printf_float+0xba>
 8008cc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f103 3aff 	add.w	sl, r3, #4294967295
 8008cd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	f7f7 fef7 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cda:	b9c8      	cbnz	r0, 8008d10 <_printf_float+0x420>
 8008cdc:	4653      	mov	r3, sl
 8008cde:	4642      	mov	r2, r8
 8008ce0:	4631      	mov	r1, r6
 8008ce2:	4628      	mov	r0, r5
 8008ce4:	47b8      	blx	r7
 8008ce6:	3001      	adds	r0, #1
 8008ce8:	d10e      	bne.n	8008d08 <_printf_float+0x418>
 8008cea:	e65e      	b.n	80089aa <_printf_float+0xba>
 8008cec:	2301      	movs	r3, #1
 8008cee:	4652      	mov	r2, sl
 8008cf0:	4631      	mov	r1, r6
 8008cf2:	4628      	mov	r0, r5
 8008cf4:	47b8      	blx	r7
 8008cf6:	3001      	adds	r0, #1
 8008cf8:	f43f ae57 	beq.w	80089aa <_printf_float+0xba>
 8008cfc:	f108 0801 	add.w	r8, r8, #1
 8008d00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d02:	3b01      	subs	r3, #1
 8008d04:	4543      	cmp	r3, r8
 8008d06:	dcf1      	bgt.n	8008cec <_printf_float+0x3fc>
 8008d08:	464b      	mov	r3, r9
 8008d0a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008d0e:	e6de      	b.n	8008ace <_printf_float+0x1de>
 8008d10:	f04f 0800 	mov.w	r8, #0
 8008d14:	f104 0a1a 	add.w	sl, r4, #26
 8008d18:	e7f2      	b.n	8008d00 <_printf_float+0x410>
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	e7df      	b.n	8008cde <_printf_float+0x3ee>
 8008d1e:	2301      	movs	r3, #1
 8008d20:	464a      	mov	r2, r9
 8008d22:	4631      	mov	r1, r6
 8008d24:	4628      	mov	r0, r5
 8008d26:	47b8      	blx	r7
 8008d28:	3001      	adds	r0, #1
 8008d2a:	f43f ae3e 	beq.w	80089aa <_printf_float+0xba>
 8008d2e:	f108 0801 	add.w	r8, r8, #1
 8008d32:	68e3      	ldr	r3, [r4, #12]
 8008d34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d36:	1a9b      	subs	r3, r3, r2
 8008d38:	4543      	cmp	r3, r8
 8008d3a:	dcf0      	bgt.n	8008d1e <_printf_float+0x42e>
 8008d3c:	e6fc      	b.n	8008b38 <_printf_float+0x248>
 8008d3e:	f04f 0800 	mov.w	r8, #0
 8008d42:	f104 0919 	add.w	r9, r4, #25
 8008d46:	e7f4      	b.n	8008d32 <_printf_float+0x442>
 8008d48:	2900      	cmp	r1, #0
 8008d4a:	f43f ae8b 	beq.w	8008a64 <_printf_float+0x174>
 8008d4e:	2300      	movs	r3, #0
 8008d50:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008d54:	ab09      	add	r3, sp, #36	; 0x24
 8008d56:	9300      	str	r3, [sp, #0]
 8008d58:	ec49 8b10 	vmov	d0, r8, r9
 8008d5c:	6022      	str	r2, [r4, #0]
 8008d5e:	f8cd a004 	str.w	sl, [sp, #4]
 8008d62:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008d66:	4628      	mov	r0, r5
 8008d68:	f7ff fd2e 	bl	80087c8 <__cvt>
 8008d6c:	4680      	mov	r8, r0
 8008d6e:	e648      	b.n	8008a02 <_printf_float+0x112>

08008d70 <_printf_common>:
 8008d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d74:	4691      	mov	r9, r2
 8008d76:	461f      	mov	r7, r3
 8008d78:	688a      	ldr	r2, [r1, #8]
 8008d7a:	690b      	ldr	r3, [r1, #16]
 8008d7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d80:	4293      	cmp	r3, r2
 8008d82:	bfb8      	it	lt
 8008d84:	4613      	movlt	r3, r2
 8008d86:	f8c9 3000 	str.w	r3, [r9]
 8008d8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d8e:	4606      	mov	r6, r0
 8008d90:	460c      	mov	r4, r1
 8008d92:	b112      	cbz	r2, 8008d9a <_printf_common+0x2a>
 8008d94:	3301      	adds	r3, #1
 8008d96:	f8c9 3000 	str.w	r3, [r9]
 8008d9a:	6823      	ldr	r3, [r4, #0]
 8008d9c:	0699      	lsls	r1, r3, #26
 8008d9e:	bf42      	ittt	mi
 8008da0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008da4:	3302      	addmi	r3, #2
 8008da6:	f8c9 3000 	strmi.w	r3, [r9]
 8008daa:	6825      	ldr	r5, [r4, #0]
 8008dac:	f015 0506 	ands.w	r5, r5, #6
 8008db0:	d107      	bne.n	8008dc2 <_printf_common+0x52>
 8008db2:	f104 0a19 	add.w	sl, r4, #25
 8008db6:	68e3      	ldr	r3, [r4, #12]
 8008db8:	f8d9 2000 	ldr.w	r2, [r9]
 8008dbc:	1a9b      	subs	r3, r3, r2
 8008dbe:	42ab      	cmp	r3, r5
 8008dc0:	dc28      	bgt.n	8008e14 <_printf_common+0xa4>
 8008dc2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008dc6:	6822      	ldr	r2, [r4, #0]
 8008dc8:	3300      	adds	r3, #0
 8008dca:	bf18      	it	ne
 8008dcc:	2301      	movne	r3, #1
 8008dce:	0692      	lsls	r2, r2, #26
 8008dd0:	d42d      	bmi.n	8008e2e <_printf_common+0xbe>
 8008dd2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008dd6:	4639      	mov	r1, r7
 8008dd8:	4630      	mov	r0, r6
 8008dda:	47c0      	blx	r8
 8008ddc:	3001      	adds	r0, #1
 8008dde:	d020      	beq.n	8008e22 <_printf_common+0xb2>
 8008de0:	6823      	ldr	r3, [r4, #0]
 8008de2:	68e5      	ldr	r5, [r4, #12]
 8008de4:	f8d9 2000 	ldr.w	r2, [r9]
 8008de8:	f003 0306 	and.w	r3, r3, #6
 8008dec:	2b04      	cmp	r3, #4
 8008dee:	bf08      	it	eq
 8008df0:	1aad      	subeq	r5, r5, r2
 8008df2:	68a3      	ldr	r3, [r4, #8]
 8008df4:	6922      	ldr	r2, [r4, #16]
 8008df6:	bf0c      	ite	eq
 8008df8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008dfc:	2500      	movne	r5, #0
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	bfc4      	itt	gt
 8008e02:	1a9b      	subgt	r3, r3, r2
 8008e04:	18ed      	addgt	r5, r5, r3
 8008e06:	f04f 0900 	mov.w	r9, #0
 8008e0a:	341a      	adds	r4, #26
 8008e0c:	454d      	cmp	r5, r9
 8008e0e:	d11a      	bne.n	8008e46 <_printf_common+0xd6>
 8008e10:	2000      	movs	r0, #0
 8008e12:	e008      	b.n	8008e26 <_printf_common+0xb6>
 8008e14:	2301      	movs	r3, #1
 8008e16:	4652      	mov	r2, sl
 8008e18:	4639      	mov	r1, r7
 8008e1a:	4630      	mov	r0, r6
 8008e1c:	47c0      	blx	r8
 8008e1e:	3001      	adds	r0, #1
 8008e20:	d103      	bne.n	8008e2a <_printf_common+0xba>
 8008e22:	f04f 30ff 	mov.w	r0, #4294967295
 8008e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e2a:	3501      	adds	r5, #1
 8008e2c:	e7c3      	b.n	8008db6 <_printf_common+0x46>
 8008e2e:	18e1      	adds	r1, r4, r3
 8008e30:	1c5a      	adds	r2, r3, #1
 8008e32:	2030      	movs	r0, #48	; 0x30
 8008e34:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008e38:	4422      	add	r2, r4
 8008e3a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008e3e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008e42:	3302      	adds	r3, #2
 8008e44:	e7c5      	b.n	8008dd2 <_printf_common+0x62>
 8008e46:	2301      	movs	r3, #1
 8008e48:	4622      	mov	r2, r4
 8008e4a:	4639      	mov	r1, r7
 8008e4c:	4630      	mov	r0, r6
 8008e4e:	47c0      	blx	r8
 8008e50:	3001      	adds	r0, #1
 8008e52:	d0e6      	beq.n	8008e22 <_printf_common+0xb2>
 8008e54:	f109 0901 	add.w	r9, r9, #1
 8008e58:	e7d8      	b.n	8008e0c <_printf_common+0x9c>
	...

08008e5c <_printf_i>:
 8008e5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e60:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008e64:	460c      	mov	r4, r1
 8008e66:	7e09      	ldrb	r1, [r1, #24]
 8008e68:	b085      	sub	sp, #20
 8008e6a:	296e      	cmp	r1, #110	; 0x6e
 8008e6c:	4617      	mov	r7, r2
 8008e6e:	4606      	mov	r6, r0
 8008e70:	4698      	mov	r8, r3
 8008e72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e74:	f000 80b3 	beq.w	8008fde <_printf_i+0x182>
 8008e78:	d822      	bhi.n	8008ec0 <_printf_i+0x64>
 8008e7a:	2963      	cmp	r1, #99	; 0x63
 8008e7c:	d036      	beq.n	8008eec <_printf_i+0x90>
 8008e7e:	d80a      	bhi.n	8008e96 <_printf_i+0x3a>
 8008e80:	2900      	cmp	r1, #0
 8008e82:	f000 80b9 	beq.w	8008ff8 <_printf_i+0x19c>
 8008e86:	2958      	cmp	r1, #88	; 0x58
 8008e88:	f000 8083 	beq.w	8008f92 <_printf_i+0x136>
 8008e8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e90:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008e94:	e032      	b.n	8008efc <_printf_i+0xa0>
 8008e96:	2964      	cmp	r1, #100	; 0x64
 8008e98:	d001      	beq.n	8008e9e <_printf_i+0x42>
 8008e9a:	2969      	cmp	r1, #105	; 0x69
 8008e9c:	d1f6      	bne.n	8008e8c <_printf_i+0x30>
 8008e9e:	6820      	ldr	r0, [r4, #0]
 8008ea0:	6813      	ldr	r3, [r2, #0]
 8008ea2:	0605      	lsls	r5, r0, #24
 8008ea4:	f103 0104 	add.w	r1, r3, #4
 8008ea8:	d52a      	bpl.n	8008f00 <_printf_i+0xa4>
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	6011      	str	r1, [r2, #0]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	da03      	bge.n	8008eba <_printf_i+0x5e>
 8008eb2:	222d      	movs	r2, #45	; 0x2d
 8008eb4:	425b      	negs	r3, r3
 8008eb6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008eba:	486f      	ldr	r0, [pc, #444]	; (8009078 <_printf_i+0x21c>)
 8008ebc:	220a      	movs	r2, #10
 8008ebe:	e039      	b.n	8008f34 <_printf_i+0xd8>
 8008ec0:	2973      	cmp	r1, #115	; 0x73
 8008ec2:	f000 809d 	beq.w	8009000 <_printf_i+0x1a4>
 8008ec6:	d808      	bhi.n	8008eda <_printf_i+0x7e>
 8008ec8:	296f      	cmp	r1, #111	; 0x6f
 8008eca:	d020      	beq.n	8008f0e <_printf_i+0xb2>
 8008ecc:	2970      	cmp	r1, #112	; 0x70
 8008ece:	d1dd      	bne.n	8008e8c <_printf_i+0x30>
 8008ed0:	6823      	ldr	r3, [r4, #0]
 8008ed2:	f043 0320 	orr.w	r3, r3, #32
 8008ed6:	6023      	str	r3, [r4, #0]
 8008ed8:	e003      	b.n	8008ee2 <_printf_i+0x86>
 8008eda:	2975      	cmp	r1, #117	; 0x75
 8008edc:	d017      	beq.n	8008f0e <_printf_i+0xb2>
 8008ede:	2978      	cmp	r1, #120	; 0x78
 8008ee0:	d1d4      	bne.n	8008e8c <_printf_i+0x30>
 8008ee2:	2378      	movs	r3, #120	; 0x78
 8008ee4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008ee8:	4864      	ldr	r0, [pc, #400]	; (800907c <_printf_i+0x220>)
 8008eea:	e055      	b.n	8008f98 <_printf_i+0x13c>
 8008eec:	6813      	ldr	r3, [r2, #0]
 8008eee:	1d19      	adds	r1, r3, #4
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	6011      	str	r1, [r2, #0]
 8008ef4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ef8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008efc:	2301      	movs	r3, #1
 8008efe:	e08c      	b.n	800901a <_printf_i+0x1be>
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	6011      	str	r1, [r2, #0]
 8008f04:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008f08:	bf18      	it	ne
 8008f0a:	b21b      	sxthne	r3, r3
 8008f0c:	e7cf      	b.n	8008eae <_printf_i+0x52>
 8008f0e:	6813      	ldr	r3, [r2, #0]
 8008f10:	6825      	ldr	r5, [r4, #0]
 8008f12:	1d18      	adds	r0, r3, #4
 8008f14:	6010      	str	r0, [r2, #0]
 8008f16:	0628      	lsls	r0, r5, #24
 8008f18:	d501      	bpl.n	8008f1e <_printf_i+0xc2>
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	e002      	b.n	8008f24 <_printf_i+0xc8>
 8008f1e:	0668      	lsls	r0, r5, #25
 8008f20:	d5fb      	bpl.n	8008f1a <_printf_i+0xbe>
 8008f22:	881b      	ldrh	r3, [r3, #0]
 8008f24:	4854      	ldr	r0, [pc, #336]	; (8009078 <_printf_i+0x21c>)
 8008f26:	296f      	cmp	r1, #111	; 0x6f
 8008f28:	bf14      	ite	ne
 8008f2a:	220a      	movne	r2, #10
 8008f2c:	2208      	moveq	r2, #8
 8008f2e:	2100      	movs	r1, #0
 8008f30:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f34:	6865      	ldr	r5, [r4, #4]
 8008f36:	60a5      	str	r5, [r4, #8]
 8008f38:	2d00      	cmp	r5, #0
 8008f3a:	f2c0 8095 	blt.w	8009068 <_printf_i+0x20c>
 8008f3e:	6821      	ldr	r1, [r4, #0]
 8008f40:	f021 0104 	bic.w	r1, r1, #4
 8008f44:	6021      	str	r1, [r4, #0]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d13d      	bne.n	8008fc6 <_printf_i+0x16a>
 8008f4a:	2d00      	cmp	r5, #0
 8008f4c:	f040 808e 	bne.w	800906c <_printf_i+0x210>
 8008f50:	4665      	mov	r5, ip
 8008f52:	2a08      	cmp	r2, #8
 8008f54:	d10b      	bne.n	8008f6e <_printf_i+0x112>
 8008f56:	6823      	ldr	r3, [r4, #0]
 8008f58:	07db      	lsls	r3, r3, #31
 8008f5a:	d508      	bpl.n	8008f6e <_printf_i+0x112>
 8008f5c:	6923      	ldr	r3, [r4, #16]
 8008f5e:	6862      	ldr	r2, [r4, #4]
 8008f60:	429a      	cmp	r2, r3
 8008f62:	bfde      	ittt	le
 8008f64:	2330      	movle	r3, #48	; 0x30
 8008f66:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008f6a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008f6e:	ebac 0305 	sub.w	r3, ip, r5
 8008f72:	6123      	str	r3, [r4, #16]
 8008f74:	f8cd 8000 	str.w	r8, [sp]
 8008f78:	463b      	mov	r3, r7
 8008f7a:	aa03      	add	r2, sp, #12
 8008f7c:	4621      	mov	r1, r4
 8008f7e:	4630      	mov	r0, r6
 8008f80:	f7ff fef6 	bl	8008d70 <_printf_common>
 8008f84:	3001      	adds	r0, #1
 8008f86:	d14d      	bne.n	8009024 <_printf_i+0x1c8>
 8008f88:	f04f 30ff 	mov.w	r0, #4294967295
 8008f8c:	b005      	add	sp, #20
 8008f8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f92:	4839      	ldr	r0, [pc, #228]	; (8009078 <_printf_i+0x21c>)
 8008f94:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008f98:	6813      	ldr	r3, [r2, #0]
 8008f9a:	6821      	ldr	r1, [r4, #0]
 8008f9c:	1d1d      	adds	r5, r3, #4
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	6015      	str	r5, [r2, #0]
 8008fa2:	060a      	lsls	r2, r1, #24
 8008fa4:	d50b      	bpl.n	8008fbe <_printf_i+0x162>
 8008fa6:	07ca      	lsls	r2, r1, #31
 8008fa8:	bf44      	itt	mi
 8008faa:	f041 0120 	orrmi.w	r1, r1, #32
 8008fae:	6021      	strmi	r1, [r4, #0]
 8008fb0:	b91b      	cbnz	r3, 8008fba <_printf_i+0x15e>
 8008fb2:	6822      	ldr	r2, [r4, #0]
 8008fb4:	f022 0220 	bic.w	r2, r2, #32
 8008fb8:	6022      	str	r2, [r4, #0]
 8008fba:	2210      	movs	r2, #16
 8008fbc:	e7b7      	b.n	8008f2e <_printf_i+0xd2>
 8008fbe:	064d      	lsls	r5, r1, #25
 8008fc0:	bf48      	it	mi
 8008fc2:	b29b      	uxthmi	r3, r3
 8008fc4:	e7ef      	b.n	8008fa6 <_printf_i+0x14a>
 8008fc6:	4665      	mov	r5, ip
 8008fc8:	fbb3 f1f2 	udiv	r1, r3, r2
 8008fcc:	fb02 3311 	mls	r3, r2, r1, r3
 8008fd0:	5cc3      	ldrb	r3, [r0, r3]
 8008fd2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008fd6:	460b      	mov	r3, r1
 8008fd8:	2900      	cmp	r1, #0
 8008fda:	d1f5      	bne.n	8008fc8 <_printf_i+0x16c>
 8008fdc:	e7b9      	b.n	8008f52 <_printf_i+0xf6>
 8008fde:	6813      	ldr	r3, [r2, #0]
 8008fe0:	6825      	ldr	r5, [r4, #0]
 8008fe2:	6961      	ldr	r1, [r4, #20]
 8008fe4:	1d18      	adds	r0, r3, #4
 8008fe6:	6010      	str	r0, [r2, #0]
 8008fe8:	0628      	lsls	r0, r5, #24
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	d501      	bpl.n	8008ff2 <_printf_i+0x196>
 8008fee:	6019      	str	r1, [r3, #0]
 8008ff0:	e002      	b.n	8008ff8 <_printf_i+0x19c>
 8008ff2:	066a      	lsls	r2, r5, #25
 8008ff4:	d5fb      	bpl.n	8008fee <_printf_i+0x192>
 8008ff6:	8019      	strh	r1, [r3, #0]
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	6123      	str	r3, [r4, #16]
 8008ffc:	4665      	mov	r5, ip
 8008ffe:	e7b9      	b.n	8008f74 <_printf_i+0x118>
 8009000:	6813      	ldr	r3, [r2, #0]
 8009002:	1d19      	adds	r1, r3, #4
 8009004:	6011      	str	r1, [r2, #0]
 8009006:	681d      	ldr	r5, [r3, #0]
 8009008:	6862      	ldr	r2, [r4, #4]
 800900a:	2100      	movs	r1, #0
 800900c:	4628      	mov	r0, r5
 800900e:	f7f7 f8e7 	bl	80001e0 <memchr>
 8009012:	b108      	cbz	r0, 8009018 <_printf_i+0x1bc>
 8009014:	1b40      	subs	r0, r0, r5
 8009016:	6060      	str	r0, [r4, #4]
 8009018:	6863      	ldr	r3, [r4, #4]
 800901a:	6123      	str	r3, [r4, #16]
 800901c:	2300      	movs	r3, #0
 800901e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009022:	e7a7      	b.n	8008f74 <_printf_i+0x118>
 8009024:	6923      	ldr	r3, [r4, #16]
 8009026:	462a      	mov	r2, r5
 8009028:	4639      	mov	r1, r7
 800902a:	4630      	mov	r0, r6
 800902c:	47c0      	blx	r8
 800902e:	3001      	adds	r0, #1
 8009030:	d0aa      	beq.n	8008f88 <_printf_i+0x12c>
 8009032:	6823      	ldr	r3, [r4, #0]
 8009034:	079b      	lsls	r3, r3, #30
 8009036:	d413      	bmi.n	8009060 <_printf_i+0x204>
 8009038:	68e0      	ldr	r0, [r4, #12]
 800903a:	9b03      	ldr	r3, [sp, #12]
 800903c:	4298      	cmp	r0, r3
 800903e:	bfb8      	it	lt
 8009040:	4618      	movlt	r0, r3
 8009042:	e7a3      	b.n	8008f8c <_printf_i+0x130>
 8009044:	2301      	movs	r3, #1
 8009046:	464a      	mov	r2, r9
 8009048:	4639      	mov	r1, r7
 800904a:	4630      	mov	r0, r6
 800904c:	47c0      	blx	r8
 800904e:	3001      	adds	r0, #1
 8009050:	d09a      	beq.n	8008f88 <_printf_i+0x12c>
 8009052:	3501      	adds	r5, #1
 8009054:	68e3      	ldr	r3, [r4, #12]
 8009056:	9a03      	ldr	r2, [sp, #12]
 8009058:	1a9b      	subs	r3, r3, r2
 800905a:	42ab      	cmp	r3, r5
 800905c:	dcf2      	bgt.n	8009044 <_printf_i+0x1e8>
 800905e:	e7eb      	b.n	8009038 <_printf_i+0x1dc>
 8009060:	2500      	movs	r5, #0
 8009062:	f104 0919 	add.w	r9, r4, #25
 8009066:	e7f5      	b.n	8009054 <_printf_i+0x1f8>
 8009068:	2b00      	cmp	r3, #0
 800906a:	d1ac      	bne.n	8008fc6 <_printf_i+0x16a>
 800906c:	7803      	ldrb	r3, [r0, #0]
 800906e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009072:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009076:	e76c      	b.n	8008f52 <_printf_i+0xf6>
 8009078:	0800c77a 	.word	0x0800c77a
 800907c:	0800c78b 	.word	0x0800c78b

08009080 <iprintf>:
 8009080:	b40f      	push	{r0, r1, r2, r3}
 8009082:	4b0a      	ldr	r3, [pc, #40]	; (80090ac <iprintf+0x2c>)
 8009084:	b513      	push	{r0, r1, r4, lr}
 8009086:	681c      	ldr	r4, [r3, #0]
 8009088:	b124      	cbz	r4, 8009094 <iprintf+0x14>
 800908a:	69a3      	ldr	r3, [r4, #24]
 800908c:	b913      	cbnz	r3, 8009094 <iprintf+0x14>
 800908e:	4620      	mov	r0, r4
 8009090:	f7ff fa5c 	bl	800854c <__sinit>
 8009094:	ab05      	add	r3, sp, #20
 8009096:	9a04      	ldr	r2, [sp, #16]
 8009098:	68a1      	ldr	r1, [r4, #8]
 800909a:	9301      	str	r3, [sp, #4]
 800909c:	4620      	mov	r0, r4
 800909e:	f001 fce3 	bl	800aa68 <_vfiprintf_r>
 80090a2:	b002      	add	sp, #8
 80090a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090a8:	b004      	add	sp, #16
 80090aa:	4770      	bx	lr
 80090ac:	20000108 	.word	0x20000108

080090b0 <putchar>:
 80090b0:	b538      	push	{r3, r4, r5, lr}
 80090b2:	4b08      	ldr	r3, [pc, #32]	; (80090d4 <putchar+0x24>)
 80090b4:	681c      	ldr	r4, [r3, #0]
 80090b6:	4605      	mov	r5, r0
 80090b8:	b124      	cbz	r4, 80090c4 <putchar+0x14>
 80090ba:	69a3      	ldr	r3, [r4, #24]
 80090bc:	b913      	cbnz	r3, 80090c4 <putchar+0x14>
 80090be:	4620      	mov	r0, r4
 80090c0:	f7ff fa44 	bl	800854c <__sinit>
 80090c4:	68a2      	ldr	r2, [r4, #8]
 80090c6:	4629      	mov	r1, r5
 80090c8:	4620      	mov	r0, r4
 80090ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090ce:	f001 bde1 	b.w	800ac94 <_putc_r>
 80090d2:	bf00      	nop
 80090d4:	20000108 	.word	0x20000108

080090d8 <_puts_r>:
 80090d8:	b570      	push	{r4, r5, r6, lr}
 80090da:	460e      	mov	r6, r1
 80090dc:	4605      	mov	r5, r0
 80090de:	b118      	cbz	r0, 80090e8 <_puts_r+0x10>
 80090e0:	6983      	ldr	r3, [r0, #24]
 80090e2:	b90b      	cbnz	r3, 80090e8 <_puts_r+0x10>
 80090e4:	f7ff fa32 	bl	800854c <__sinit>
 80090e8:	69ab      	ldr	r3, [r5, #24]
 80090ea:	68ac      	ldr	r4, [r5, #8]
 80090ec:	b913      	cbnz	r3, 80090f4 <_puts_r+0x1c>
 80090ee:	4628      	mov	r0, r5
 80090f0:	f7ff fa2c 	bl	800854c <__sinit>
 80090f4:	4b23      	ldr	r3, [pc, #140]	; (8009184 <_puts_r+0xac>)
 80090f6:	429c      	cmp	r4, r3
 80090f8:	d117      	bne.n	800912a <_puts_r+0x52>
 80090fa:	686c      	ldr	r4, [r5, #4]
 80090fc:	89a3      	ldrh	r3, [r4, #12]
 80090fe:	071b      	lsls	r3, r3, #28
 8009100:	d51d      	bpl.n	800913e <_puts_r+0x66>
 8009102:	6923      	ldr	r3, [r4, #16]
 8009104:	b1db      	cbz	r3, 800913e <_puts_r+0x66>
 8009106:	3e01      	subs	r6, #1
 8009108:	68a3      	ldr	r3, [r4, #8]
 800910a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800910e:	3b01      	subs	r3, #1
 8009110:	60a3      	str	r3, [r4, #8]
 8009112:	b9e9      	cbnz	r1, 8009150 <_puts_r+0x78>
 8009114:	2b00      	cmp	r3, #0
 8009116:	da2e      	bge.n	8009176 <_puts_r+0x9e>
 8009118:	4622      	mov	r2, r4
 800911a:	210a      	movs	r1, #10
 800911c:	4628      	mov	r0, r5
 800911e:	f000 f893 	bl	8009248 <__swbuf_r>
 8009122:	3001      	adds	r0, #1
 8009124:	d011      	beq.n	800914a <_puts_r+0x72>
 8009126:	200a      	movs	r0, #10
 8009128:	e011      	b.n	800914e <_puts_r+0x76>
 800912a:	4b17      	ldr	r3, [pc, #92]	; (8009188 <_puts_r+0xb0>)
 800912c:	429c      	cmp	r4, r3
 800912e:	d101      	bne.n	8009134 <_puts_r+0x5c>
 8009130:	68ac      	ldr	r4, [r5, #8]
 8009132:	e7e3      	b.n	80090fc <_puts_r+0x24>
 8009134:	4b15      	ldr	r3, [pc, #84]	; (800918c <_puts_r+0xb4>)
 8009136:	429c      	cmp	r4, r3
 8009138:	bf08      	it	eq
 800913a:	68ec      	ldreq	r4, [r5, #12]
 800913c:	e7de      	b.n	80090fc <_puts_r+0x24>
 800913e:	4621      	mov	r1, r4
 8009140:	4628      	mov	r0, r5
 8009142:	f000 f8e5 	bl	8009310 <__swsetup_r>
 8009146:	2800      	cmp	r0, #0
 8009148:	d0dd      	beq.n	8009106 <_puts_r+0x2e>
 800914a:	f04f 30ff 	mov.w	r0, #4294967295
 800914e:	bd70      	pop	{r4, r5, r6, pc}
 8009150:	2b00      	cmp	r3, #0
 8009152:	da04      	bge.n	800915e <_puts_r+0x86>
 8009154:	69a2      	ldr	r2, [r4, #24]
 8009156:	429a      	cmp	r2, r3
 8009158:	dc06      	bgt.n	8009168 <_puts_r+0x90>
 800915a:	290a      	cmp	r1, #10
 800915c:	d004      	beq.n	8009168 <_puts_r+0x90>
 800915e:	6823      	ldr	r3, [r4, #0]
 8009160:	1c5a      	adds	r2, r3, #1
 8009162:	6022      	str	r2, [r4, #0]
 8009164:	7019      	strb	r1, [r3, #0]
 8009166:	e7cf      	b.n	8009108 <_puts_r+0x30>
 8009168:	4622      	mov	r2, r4
 800916a:	4628      	mov	r0, r5
 800916c:	f000 f86c 	bl	8009248 <__swbuf_r>
 8009170:	3001      	adds	r0, #1
 8009172:	d1c9      	bne.n	8009108 <_puts_r+0x30>
 8009174:	e7e9      	b.n	800914a <_puts_r+0x72>
 8009176:	6823      	ldr	r3, [r4, #0]
 8009178:	200a      	movs	r0, #10
 800917a:	1c5a      	adds	r2, r3, #1
 800917c:	6022      	str	r2, [r4, #0]
 800917e:	7018      	strb	r0, [r3, #0]
 8009180:	e7e5      	b.n	800914e <_puts_r+0x76>
 8009182:	bf00      	nop
 8009184:	0800c724 	.word	0x0800c724
 8009188:	0800c744 	.word	0x0800c744
 800918c:	0800c704 	.word	0x0800c704

08009190 <puts>:
 8009190:	4b02      	ldr	r3, [pc, #8]	; (800919c <puts+0xc>)
 8009192:	4601      	mov	r1, r0
 8009194:	6818      	ldr	r0, [r3, #0]
 8009196:	f7ff bf9f 	b.w	80090d8 <_puts_r>
 800919a:	bf00      	nop
 800919c:	20000108 	.word	0x20000108

080091a0 <_sbrk_r>:
 80091a0:	b538      	push	{r3, r4, r5, lr}
 80091a2:	4c06      	ldr	r4, [pc, #24]	; (80091bc <_sbrk_r+0x1c>)
 80091a4:	2300      	movs	r3, #0
 80091a6:	4605      	mov	r5, r0
 80091a8:	4608      	mov	r0, r1
 80091aa:	6023      	str	r3, [r4, #0]
 80091ac:	f7f9 ffe0 	bl	8003170 <_sbrk>
 80091b0:	1c43      	adds	r3, r0, #1
 80091b2:	d102      	bne.n	80091ba <_sbrk_r+0x1a>
 80091b4:	6823      	ldr	r3, [r4, #0]
 80091b6:	b103      	cbz	r3, 80091ba <_sbrk_r+0x1a>
 80091b8:	602b      	str	r3, [r5, #0]
 80091ba:	bd38      	pop	{r3, r4, r5, pc}
 80091bc:	20000c18 	.word	0x20000c18

080091c0 <__sread>:
 80091c0:	b510      	push	{r4, lr}
 80091c2:	460c      	mov	r4, r1
 80091c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091c8:	f001 fd9a 	bl	800ad00 <_read_r>
 80091cc:	2800      	cmp	r0, #0
 80091ce:	bfab      	itete	ge
 80091d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80091d2:	89a3      	ldrhlt	r3, [r4, #12]
 80091d4:	181b      	addge	r3, r3, r0
 80091d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80091da:	bfac      	ite	ge
 80091dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80091de:	81a3      	strhlt	r3, [r4, #12]
 80091e0:	bd10      	pop	{r4, pc}

080091e2 <__swrite>:
 80091e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091e6:	461f      	mov	r7, r3
 80091e8:	898b      	ldrh	r3, [r1, #12]
 80091ea:	05db      	lsls	r3, r3, #23
 80091ec:	4605      	mov	r5, r0
 80091ee:	460c      	mov	r4, r1
 80091f0:	4616      	mov	r6, r2
 80091f2:	d505      	bpl.n	8009200 <__swrite+0x1e>
 80091f4:	2302      	movs	r3, #2
 80091f6:	2200      	movs	r2, #0
 80091f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091fc:	f001 f848 	bl	800a290 <_lseek_r>
 8009200:	89a3      	ldrh	r3, [r4, #12]
 8009202:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009206:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800920a:	81a3      	strh	r3, [r4, #12]
 800920c:	4632      	mov	r2, r6
 800920e:	463b      	mov	r3, r7
 8009210:	4628      	mov	r0, r5
 8009212:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009216:	f000 b869 	b.w	80092ec <_write_r>

0800921a <__sseek>:
 800921a:	b510      	push	{r4, lr}
 800921c:	460c      	mov	r4, r1
 800921e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009222:	f001 f835 	bl	800a290 <_lseek_r>
 8009226:	1c43      	adds	r3, r0, #1
 8009228:	89a3      	ldrh	r3, [r4, #12]
 800922a:	bf15      	itete	ne
 800922c:	6560      	strne	r0, [r4, #84]	; 0x54
 800922e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009232:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009236:	81a3      	strheq	r3, [r4, #12]
 8009238:	bf18      	it	ne
 800923a:	81a3      	strhne	r3, [r4, #12]
 800923c:	bd10      	pop	{r4, pc}

0800923e <__sclose>:
 800923e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009242:	f000 b8d3 	b.w	80093ec <_close_r>
	...

08009248 <__swbuf_r>:
 8009248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800924a:	460e      	mov	r6, r1
 800924c:	4614      	mov	r4, r2
 800924e:	4605      	mov	r5, r0
 8009250:	b118      	cbz	r0, 800925a <__swbuf_r+0x12>
 8009252:	6983      	ldr	r3, [r0, #24]
 8009254:	b90b      	cbnz	r3, 800925a <__swbuf_r+0x12>
 8009256:	f7ff f979 	bl	800854c <__sinit>
 800925a:	4b21      	ldr	r3, [pc, #132]	; (80092e0 <__swbuf_r+0x98>)
 800925c:	429c      	cmp	r4, r3
 800925e:	d12a      	bne.n	80092b6 <__swbuf_r+0x6e>
 8009260:	686c      	ldr	r4, [r5, #4]
 8009262:	69a3      	ldr	r3, [r4, #24]
 8009264:	60a3      	str	r3, [r4, #8]
 8009266:	89a3      	ldrh	r3, [r4, #12]
 8009268:	071a      	lsls	r2, r3, #28
 800926a:	d52e      	bpl.n	80092ca <__swbuf_r+0x82>
 800926c:	6923      	ldr	r3, [r4, #16]
 800926e:	b363      	cbz	r3, 80092ca <__swbuf_r+0x82>
 8009270:	6923      	ldr	r3, [r4, #16]
 8009272:	6820      	ldr	r0, [r4, #0]
 8009274:	1ac0      	subs	r0, r0, r3
 8009276:	6963      	ldr	r3, [r4, #20]
 8009278:	b2f6      	uxtb	r6, r6
 800927a:	4283      	cmp	r3, r0
 800927c:	4637      	mov	r7, r6
 800927e:	dc04      	bgt.n	800928a <__swbuf_r+0x42>
 8009280:	4621      	mov	r1, r4
 8009282:	4628      	mov	r0, r5
 8009284:	f000 ff8e 	bl	800a1a4 <_fflush_r>
 8009288:	bb28      	cbnz	r0, 80092d6 <__swbuf_r+0x8e>
 800928a:	68a3      	ldr	r3, [r4, #8]
 800928c:	3b01      	subs	r3, #1
 800928e:	60a3      	str	r3, [r4, #8]
 8009290:	6823      	ldr	r3, [r4, #0]
 8009292:	1c5a      	adds	r2, r3, #1
 8009294:	6022      	str	r2, [r4, #0]
 8009296:	701e      	strb	r6, [r3, #0]
 8009298:	6963      	ldr	r3, [r4, #20]
 800929a:	3001      	adds	r0, #1
 800929c:	4283      	cmp	r3, r0
 800929e:	d004      	beq.n	80092aa <__swbuf_r+0x62>
 80092a0:	89a3      	ldrh	r3, [r4, #12]
 80092a2:	07db      	lsls	r3, r3, #31
 80092a4:	d519      	bpl.n	80092da <__swbuf_r+0x92>
 80092a6:	2e0a      	cmp	r6, #10
 80092a8:	d117      	bne.n	80092da <__swbuf_r+0x92>
 80092aa:	4621      	mov	r1, r4
 80092ac:	4628      	mov	r0, r5
 80092ae:	f000 ff79 	bl	800a1a4 <_fflush_r>
 80092b2:	b190      	cbz	r0, 80092da <__swbuf_r+0x92>
 80092b4:	e00f      	b.n	80092d6 <__swbuf_r+0x8e>
 80092b6:	4b0b      	ldr	r3, [pc, #44]	; (80092e4 <__swbuf_r+0x9c>)
 80092b8:	429c      	cmp	r4, r3
 80092ba:	d101      	bne.n	80092c0 <__swbuf_r+0x78>
 80092bc:	68ac      	ldr	r4, [r5, #8]
 80092be:	e7d0      	b.n	8009262 <__swbuf_r+0x1a>
 80092c0:	4b09      	ldr	r3, [pc, #36]	; (80092e8 <__swbuf_r+0xa0>)
 80092c2:	429c      	cmp	r4, r3
 80092c4:	bf08      	it	eq
 80092c6:	68ec      	ldreq	r4, [r5, #12]
 80092c8:	e7cb      	b.n	8009262 <__swbuf_r+0x1a>
 80092ca:	4621      	mov	r1, r4
 80092cc:	4628      	mov	r0, r5
 80092ce:	f000 f81f 	bl	8009310 <__swsetup_r>
 80092d2:	2800      	cmp	r0, #0
 80092d4:	d0cc      	beq.n	8009270 <__swbuf_r+0x28>
 80092d6:	f04f 37ff 	mov.w	r7, #4294967295
 80092da:	4638      	mov	r0, r7
 80092dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092de:	bf00      	nop
 80092e0:	0800c724 	.word	0x0800c724
 80092e4:	0800c744 	.word	0x0800c744
 80092e8:	0800c704 	.word	0x0800c704

080092ec <_write_r>:
 80092ec:	b538      	push	{r3, r4, r5, lr}
 80092ee:	4c07      	ldr	r4, [pc, #28]	; (800930c <_write_r+0x20>)
 80092f0:	4605      	mov	r5, r0
 80092f2:	4608      	mov	r0, r1
 80092f4:	4611      	mov	r1, r2
 80092f6:	2200      	movs	r2, #0
 80092f8:	6022      	str	r2, [r4, #0]
 80092fa:	461a      	mov	r2, r3
 80092fc:	f7f9 fee8 	bl	80030d0 <_write>
 8009300:	1c43      	adds	r3, r0, #1
 8009302:	d102      	bne.n	800930a <_write_r+0x1e>
 8009304:	6823      	ldr	r3, [r4, #0]
 8009306:	b103      	cbz	r3, 800930a <_write_r+0x1e>
 8009308:	602b      	str	r3, [r5, #0]
 800930a:	bd38      	pop	{r3, r4, r5, pc}
 800930c:	20000c18 	.word	0x20000c18

08009310 <__swsetup_r>:
 8009310:	4b32      	ldr	r3, [pc, #200]	; (80093dc <__swsetup_r+0xcc>)
 8009312:	b570      	push	{r4, r5, r6, lr}
 8009314:	681d      	ldr	r5, [r3, #0]
 8009316:	4606      	mov	r6, r0
 8009318:	460c      	mov	r4, r1
 800931a:	b125      	cbz	r5, 8009326 <__swsetup_r+0x16>
 800931c:	69ab      	ldr	r3, [r5, #24]
 800931e:	b913      	cbnz	r3, 8009326 <__swsetup_r+0x16>
 8009320:	4628      	mov	r0, r5
 8009322:	f7ff f913 	bl	800854c <__sinit>
 8009326:	4b2e      	ldr	r3, [pc, #184]	; (80093e0 <__swsetup_r+0xd0>)
 8009328:	429c      	cmp	r4, r3
 800932a:	d10f      	bne.n	800934c <__swsetup_r+0x3c>
 800932c:	686c      	ldr	r4, [r5, #4]
 800932e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009332:	b29a      	uxth	r2, r3
 8009334:	0715      	lsls	r5, r2, #28
 8009336:	d42c      	bmi.n	8009392 <__swsetup_r+0x82>
 8009338:	06d0      	lsls	r0, r2, #27
 800933a:	d411      	bmi.n	8009360 <__swsetup_r+0x50>
 800933c:	2209      	movs	r2, #9
 800933e:	6032      	str	r2, [r6, #0]
 8009340:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009344:	81a3      	strh	r3, [r4, #12]
 8009346:	f04f 30ff 	mov.w	r0, #4294967295
 800934a:	e03e      	b.n	80093ca <__swsetup_r+0xba>
 800934c:	4b25      	ldr	r3, [pc, #148]	; (80093e4 <__swsetup_r+0xd4>)
 800934e:	429c      	cmp	r4, r3
 8009350:	d101      	bne.n	8009356 <__swsetup_r+0x46>
 8009352:	68ac      	ldr	r4, [r5, #8]
 8009354:	e7eb      	b.n	800932e <__swsetup_r+0x1e>
 8009356:	4b24      	ldr	r3, [pc, #144]	; (80093e8 <__swsetup_r+0xd8>)
 8009358:	429c      	cmp	r4, r3
 800935a:	bf08      	it	eq
 800935c:	68ec      	ldreq	r4, [r5, #12]
 800935e:	e7e6      	b.n	800932e <__swsetup_r+0x1e>
 8009360:	0751      	lsls	r1, r2, #29
 8009362:	d512      	bpl.n	800938a <__swsetup_r+0x7a>
 8009364:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009366:	b141      	cbz	r1, 800937a <__swsetup_r+0x6a>
 8009368:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800936c:	4299      	cmp	r1, r3
 800936e:	d002      	beq.n	8009376 <__swsetup_r+0x66>
 8009370:	4630      	mov	r0, r6
 8009372:	f001 fb01 	bl	800a978 <_free_r>
 8009376:	2300      	movs	r3, #0
 8009378:	6363      	str	r3, [r4, #52]	; 0x34
 800937a:	89a3      	ldrh	r3, [r4, #12]
 800937c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009380:	81a3      	strh	r3, [r4, #12]
 8009382:	2300      	movs	r3, #0
 8009384:	6063      	str	r3, [r4, #4]
 8009386:	6923      	ldr	r3, [r4, #16]
 8009388:	6023      	str	r3, [r4, #0]
 800938a:	89a3      	ldrh	r3, [r4, #12]
 800938c:	f043 0308 	orr.w	r3, r3, #8
 8009390:	81a3      	strh	r3, [r4, #12]
 8009392:	6923      	ldr	r3, [r4, #16]
 8009394:	b94b      	cbnz	r3, 80093aa <__swsetup_r+0x9a>
 8009396:	89a3      	ldrh	r3, [r4, #12]
 8009398:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800939c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093a0:	d003      	beq.n	80093aa <__swsetup_r+0x9a>
 80093a2:	4621      	mov	r1, r4
 80093a4:	4630      	mov	r0, r6
 80093a6:	f000 ffa9 	bl	800a2fc <__smakebuf_r>
 80093aa:	89a2      	ldrh	r2, [r4, #12]
 80093ac:	f012 0301 	ands.w	r3, r2, #1
 80093b0:	d00c      	beq.n	80093cc <__swsetup_r+0xbc>
 80093b2:	2300      	movs	r3, #0
 80093b4:	60a3      	str	r3, [r4, #8]
 80093b6:	6963      	ldr	r3, [r4, #20]
 80093b8:	425b      	negs	r3, r3
 80093ba:	61a3      	str	r3, [r4, #24]
 80093bc:	6923      	ldr	r3, [r4, #16]
 80093be:	b953      	cbnz	r3, 80093d6 <__swsetup_r+0xc6>
 80093c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80093c8:	d1ba      	bne.n	8009340 <__swsetup_r+0x30>
 80093ca:	bd70      	pop	{r4, r5, r6, pc}
 80093cc:	0792      	lsls	r2, r2, #30
 80093ce:	bf58      	it	pl
 80093d0:	6963      	ldrpl	r3, [r4, #20]
 80093d2:	60a3      	str	r3, [r4, #8]
 80093d4:	e7f2      	b.n	80093bc <__swsetup_r+0xac>
 80093d6:	2000      	movs	r0, #0
 80093d8:	e7f7      	b.n	80093ca <__swsetup_r+0xba>
 80093da:	bf00      	nop
 80093dc:	20000108 	.word	0x20000108
 80093e0:	0800c724 	.word	0x0800c724
 80093e4:	0800c744 	.word	0x0800c744
 80093e8:	0800c704 	.word	0x0800c704

080093ec <_close_r>:
 80093ec:	b538      	push	{r3, r4, r5, lr}
 80093ee:	4c06      	ldr	r4, [pc, #24]	; (8009408 <_close_r+0x1c>)
 80093f0:	2300      	movs	r3, #0
 80093f2:	4605      	mov	r5, r0
 80093f4:	4608      	mov	r0, r1
 80093f6:	6023      	str	r3, [r4, #0]
 80093f8:	f7f9 fe86 	bl	8003108 <_close>
 80093fc:	1c43      	adds	r3, r0, #1
 80093fe:	d102      	bne.n	8009406 <_close_r+0x1a>
 8009400:	6823      	ldr	r3, [r4, #0]
 8009402:	b103      	cbz	r3, 8009406 <_close_r+0x1a>
 8009404:	602b      	str	r3, [r5, #0]
 8009406:	bd38      	pop	{r3, r4, r5, pc}
 8009408:	20000c18 	.word	0x20000c18

0800940c <quorem>:
 800940c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009410:	6903      	ldr	r3, [r0, #16]
 8009412:	690c      	ldr	r4, [r1, #16]
 8009414:	42a3      	cmp	r3, r4
 8009416:	4680      	mov	r8, r0
 8009418:	f2c0 8082 	blt.w	8009520 <quorem+0x114>
 800941c:	3c01      	subs	r4, #1
 800941e:	f101 0714 	add.w	r7, r1, #20
 8009422:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009426:	f100 0614 	add.w	r6, r0, #20
 800942a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800942e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009432:	eb06 030c 	add.w	r3, r6, ip
 8009436:	3501      	adds	r5, #1
 8009438:	eb07 090c 	add.w	r9, r7, ip
 800943c:	9301      	str	r3, [sp, #4]
 800943e:	fbb0 f5f5 	udiv	r5, r0, r5
 8009442:	b395      	cbz	r5, 80094aa <quorem+0x9e>
 8009444:	f04f 0a00 	mov.w	sl, #0
 8009448:	4638      	mov	r0, r7
 800944a:	46b6      	mov	lr, r6
 800944c:	46d3      	mov	fp, sl
 800944e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009452:	b293      	uxth	r3, r2
 8009454:	fb05 a303 	mla	r3, r5, r3, sl
 8009458:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800945c:	b29b      	uxth	r3, r3
 800945e:	ebab 0303 	sub.w	r3, fp, r3
 8009462:	0c12      	lsrs	r2, r2, #16
 8009464:	f8de b000 	ldr.w	fp, [lr]
 8009468:	fb05 a202 	mla	r2, r5, r2, sl
 800946c:	fa13 f38b 	uxtah	r3, r3, fp
 8009470:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009474:	fa1f fb82 	uxth.w	fp, r2
 8009478:	f8de 2000 	ldr.w	r2, [lr]
 800947c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009480:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009484:	b29b      	uxth	r3, r3
 8009486:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800948a:	4581      	cmp	r9, r0
 800948c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009490:	f84e 3b04 	str.w	r3, [lr], #4
 8009494:	d2db      	bcs.n	800944e <quorem+0x42>
 8009496:	f856 300c 	ldr.w	r3, [r6, ip]
 800949a:	b933      	cbnz	r3, 80094aa <quorem+0x9e>
 800949c:	9b01      	ldr	r3, [sp, #4]
 800949e:	3b04      	subs	r3, #4
 80094a0:	429e      	cmp	r6, r3
 80094a2:	461a      	mov	r2, r3
 80094a4:	d330      	bcc.n	8009508 <quorem+0xfc>
 80094a6:	f8c8 4010 	str.w	r4, [r8, #16]
 80094aa:	4640      	mov	r0, r8
 80094ac:	f001 f990 	bl	800a7d0 <__mcmp>
 80094b0:	2800      	cmp	r0, #0
 80094b2:	db25      	blt.n	8009500 <quorem+0xf4>
 80094b4:	3501      	adds	r5, #1
 80094b6:	4630      	mov	r0, r6
 80094b8:	f04f 0c00 	mov.w	ip, #0
 80094bc:	f857 2b04 	ldr.w	r2, [r7], #4
 80094c0:	f8d0 e000 	ldr.w	lr, [r0]
 80094c4:	b293      	uxth	r3, r2
 80094c6:	ebac 0303 	sub.w	r3, ip, r3
 80094ca:	0c12      	lsrs	r2, r2, #16
 80094cc:	fa13 f38e 	uxtah	r3, r3, lr
 80094d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80094d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094d8:	b29b      	uxth	r3, r3
 80094da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094de:	45b9      	cmp	r9, r7
 80094e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80094e4:	f840 3b04 	str.w	r3, [r0], #4
 80094e8:	d2e8      	bcs.n	80094bc <quorem+0xb0>
 80094ea:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80094ee:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80094f2:	b92a      	cbnz	r2, 8009500 <quorem+0xf4>
 80094f4:	3b04      	subs	r3, #4
 80094f6:	429e      	cmp	r6, r3
 80094f8:	461a      	mov	r2, r3
 80094fa:	d30b      	bcc.n	8009514 <quorem+0x108>
 80094fc:	f8c8 4010 	str.w	r4, [r8, #16]
 8009500:	4628      	mov	r0, r5
 8009502:	b003      	add	sp, #12
 8009504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009508:	6812      	ldr	r2, [r2, #0]
 800950a:	3b04      	subs	r3, #4
 800950c:	2a00      	cmp	r2, #0
 800950e:	d1ca      	bne.n	80094a6 <quorem+0x9a>
 8009510:	3c01      	subs	r4, #1
 8009512:	e7c5      	b.n	80094a0 <quorem+0x94>
 8009514:	6812      	ldr	r2, [r2, #0]
 8009516:	3b04      	subs	r3, #4
 8009518:	2a00      	cmp	r2, #0
 800951a:	d1ef      	bne.n	80094fc <quorem+0xf0>
 800951c:	3c01      	subs	r4, #1
 800951e:	e7ea      	b.n	80094f6 <quorem+0xea>
 8009520:	2000      	movs	r0, #0
 8009522:	e7ee      	b.n	8009502 <quorem+0xf6>
 8009524:	0000      	movs	r0, r0
	...

08009528 <_dtoa_r>:
 8009528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	ec57 6b10 	vmov	r6, r7, d0
 8009530:	b097      	sub	sp, #92	; 0x5c
 8009532:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009534:	9106      	str	r1, [sp, #24]
 8009536:	4604      	mov	r4, r0
 8009538:	920b      	str	r2, [sp, #44]	; 0x2c
 800953a:	9312      	str	r3, [sp, #72]	; 0x48
 800953c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009540:	e9cd 6700 	strd	r6, r7, [sp]
 8009544:	b93d      	cbnz	r5, 8009556 <_dtoa_r+0x2e>
 8009546:	2010      	movs	r0, #16
 8009548:	f000 ff18 	bl	800a37c <malloc>
 800954c:	6260      	str	r0, [r4, #36]	; 0x24
 800954e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009552:	6005      	str	r5, [r0, #0]
 8009554:	60c5      	str	r5, [r0, #12]
 8009556:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009558:	6819      	ldr	r1, [r3, #0]
 800955a:	b151      	cbz	r1, 8009572 <_dtoa_r+0x4a>
 800955c:	685a      	ldr	r2, [r3, #4]
 800955e:	604a      	str	r2, [r1, #4]
 8009560:	2301      	movs	r3, #1
 8009562:	4093      	lsls	r3, r2
 8009564:	608b      	str	r3, [r1, #8]
 8009566:	4620      	mov	r0, r4
 8009568:	f000 ff51 	bl	800a40e <_Bfree>
 800956c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800956e:	2200      	movs	r2, #0
 8009570:	601a      	str	r2, [r3, #0]
 8009572:	1e3b      	subs	r3, r7, #0
 8009574:	bfbb      	ittet	lt
 8009576:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800957a:	9301      	strlt	r3, [sp, #4]
 800957c:	2300      	movge	r3, #0
 800957e:	2201      	movlt	r2, #1
 8009580:	bfac      	ite	ge
 8009582:	f8c8 3000 	strge.w	r3, [r8]
 8009586:	f8c8 2000 	strlt.w	r2, [r8]
 800958a:	4baf      	ldr	r3, [pc, #700]	; (8009848 <_dtoa_r+0x320>)
 800958c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009590:	ea33 0308 	bics.w	r3, r3, r8
 8009594:	d114      	bne.n	80095c0 <_dtoa_r+0x98>
 8009596:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009598:	f242 730f 	movw	r3, #9999	; 0x270f
 800959c:	6013      	str	r3, [r2, #0]
 800959e:	9b00      	ldr	r3, [sp, #0]
 80095a0:	b923      	cbnz	r3, 80095ac <_dtoa_r+0x84>
 80095a2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80095a6:	2800      	cmp	r0, #0
 80095a8:	f000 8542 	beq.w	800a030 <_dtoa_r+0xb08>
 80095ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095ae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800985c <_dtoa_r+0x334>
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	f000 8544 	beq.w	800a040 <_dtoa_r+0xb18>
 80095b8:	f10b 0303 	add.w	r3, fp, #3
 80095bc:	f000 bd3e 	b.w	800a03c <_dtoa_r+0xb14>
 80095c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80095c4:	2200      	movs	r2, #0
 80095c6:	2300      	movs	r3, #0
 80095c8:	4630      	mov	r0, r6
 80095ca:	4639      	mov	r1, r7
 80095cc:	f7f7 fa7c 	bl	8000ac8 <__aeabi_dcmpeq>
 80095d0:	4681      	mov	r9, r0
 80095d2:	b168      	cbz	r0, 80095f0 <_dtoa_r+0xc8>
 80095d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80095d6:	2301      	movs	r3, #1
 80095d8:	6013      	str	r3, [r2, #0]
 80095da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095dc:	2b00      	cmp	r3, #0
 80095de:	f000 8524 	beq.w	800a02a <_dtoa_r+0xb02>
 80095e2:	4b9a      	ldr	r3, [pc, #616]	; (800984c <_dtoa_r+0x324>)
 80095e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80095e6:	f103 3bff 	add.w	fp, r3, #4294967295
 80095ea:	6013      	str	r3, [r2, #0]
 80095ec:	f000 bd28 	b.w	800a040 <_dtoa_r+0xb18>
 80095f0:	aa14      	add	r2, sp, #80	; 0x50
 80095f2:	a915      	add	r1, sp, #84	; 0x54
 80095f4:	ec47 6b10 	vmov	d0, r6, r7
 80095f8:	4620      	mov	r0, r4
 80095fa:	f001 f960 	bl	800a8be <__d2b>
 80095fe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009602:	9004      	str	r0, [sp, #16]
 8009604:	2d00      	cmp	r5, #0
 8009606:	d07c      	beq.n	8009702 <_dtoa_r+0x1da>
 8009608:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800960c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009610:	46b2      	mov	sl, r6
 8009612:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009616:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800961a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800961e:	2200      	movs	r2, #0
 8009620:	4b8b      	ldr	r3, [pc, #556]	; (8009850 <_dtoa_r+0x328>)
 8009622:	4650      	mov	r0, sl
 8009624:	4659      	mov	r1, fp
 8009626:	f7f6 fe2f 	bl	8000288 <__aeabi_dsub>
 800962a:	a381      	add	r3, pc, #516	; (adr r3, 8009830 <_dtoa_r+0x308>)
 800962c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009630:	f7f6 ffe2 	bl	80005f8 <__aeabi_dmul>
 8009634:	a380      	add	r3, pc, #512	; (adr r3, 8009838 <_dtoa_r+0x310>)
 8009636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800963a:	f7f6 fe27 	bl	800028c <__adddf3>
 800963e:	4606      	mov	r6, r0
 8009640:	4628      	mov	r0, r5
 8009642:	460f      	mov	r7, r1
 8009644:	f7f6 ff6e 	bl	8000524 <__aeabi_i2d>
 8009648:	a37d      	add	r3, pc, #500	; (adr r3, 8009840 <_dtoa_r+0x318>)
 800964a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800964e:	f7f6 ffd3 	bl	80005f8 <__aeabi_dmul>
 8009652:	4602      	mov	r2, r0
 8009654:	460b      	mov	r3, r1
 8009656:	4630      	mov	r0, r6
 8009658:	4639      	mov	r1, r7
 800965a:	f7f6 fe17 	bl	800028c <__adddf3>
 800965e:	4606      	mov	r6, r0
 8009660:	460f      	mov	r7, r1
 8009662:	f7f7 fa79 	bl	8000b58 <__aeabi_d2iz>
 8009666:	2200      	movs	r2, #0
 8009668:	4682      	mov	sl, r0
 800966a:	2300      	movs	r3, #0
 800966c:	4630      	mov	r0, r6
 800966e:	4639      	mov	r1, r7
 8009670:	f7f7 fa34 	bl	8000adc <__aeabi_dcmplt>
 8009674:	b148      	cbz	r0, 800968a <_dtoa_r+0x162>
 8009676:	4650      	mov	r0, sl
 8009678:	f7f6 ff54 	bl	8000524 <__aeabi_i2d>
 800967c:	4632      	mov	r2, r6
 800967e:	463b      	mov	r3, r7
 8009680:	f7f7 fa22 	bl	8000ac8 <__aeabi_dcmpeq>
 8009684:	b908      	cbnz	r0, 800968a <_dtoa_r+0x162>
 8009686:	f10a 3aff 	add.w	sl, sl, #4294967295
 800968a:	f1ba 0f16 	cmp.w	sl, #22
 800968e:	d859      	bhi.n	8009744 <_dtoa_r+0x21c>
 8009690:	4970      	ldr	r1, [pc, #448]	; (8009854 <_dtoa_r+0x32c>)
 8009692:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009696:	e9dd 2300 	ldrd	r2, r3, [sp]
 800969a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800969e:	f7f7 fa3b 	bl	8000b18 <__aeabi_dcmpgt>
 80096a2:	2800      	cmp	r0, #0
 80096a4:	d050      	beq.n	8009748 <_dtoa_r+0x220>
 80096a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096aa:	2300      	movs	r3, #0
 80096ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80096ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096b0:	1b5d      	subs	r5, r3, r5
 80096b2:	f1b5 0801 	subs.w	r8, r5, #1
 80096b6:	bf49      	itett	mi
 80096b8:	f1c5 0301 	rsbmi	r3, r5, #1
 80096bc:	2300      	movpl	r3, #0
 80096be:	9305      	strmi	r3, [sp, #20]
 80096c0:	f04f 0800 	movmi.w	r8, #0
 80096c4:	bf58      	it	pl
 80096c6:	9305      	strpl	r3, [sp, #20]
 80096c8:	f1ba 0f00 	cmp.w	sl, #0
 80096cc:	db3e      	blt.n	800974c <_dtoa_r+0x224>
 80096ce:	2300      	movs	r3, #0
 80096d0:	44d0      	add	r8, sl
 80096d2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80096d6:	9307      	str	r3, [sp, #28]
 80096d8:	9b06      	ldr	r3, [sp, #24]
 80096da:	2b09      	cmp	r3, #9
 80096dc:	f200 8090 	bhi.w	8009800 <_dtoa_r+0x2d8>
 80096e0:	2b05      	cmp	r3, #5
 80096e2:	bfc4      	itt	gt
 80096e4:	3b04      	subgt	r3, #4
 80096e6:	9306      	strgt	r3, [sp, #24]
 80096e8:	9b06      	ldr	r3, [sp, #24]
 80096ea:	f1a3 0302 	sub.w	r3, r3, #2
 80096ee:	bfcc      	ite	gt
 80096f0:	2500      	movgt	r5, #0
 80096f2:	2501      	movle	r5, #1
 80096f4:	2b03      	cmp	r3, #3
 80096f6:	f200 808f 	bhi.w	8009818 <_dtoa_r+0x2f0>
 80096fa:	e8df f003 	tbb	[pc, r3]
 80096fe:	7f7d      	.short	0x7f7d
 8009700:	7131      	.short	0x7131
 8009702:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8009706:	441d      	add	r5, r3
 8009708:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800970c:	2820      	cmp	r0, #32
 800970e:	dd13      	ble.n	8009738 <_dtoa_r+0x210>
 8009710:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009714:	9b00      	ldr	r3, [sp, #0]
 8009716:	fa08 f800 	lsl.w	r8, r8, r0
 800971a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800971e:	fa23 f000 	lsr.w	r0, r3, r0
 8009722:	ea48 0000 	orr.w	r0, r8, r0
 8009726:	f7f6 feed 	bl	8000504 <__aeabi_ui2d>
 800972a:	2301      	movs	r3, #1
 800972c:	4682      	mov	sl, r0
 800972e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009732:	3d01      	subs	r5, #1
 8009734:	9313      	str	r3, [sp, #76]	; 0x4c
 8009736:	e772      	b.n	800961e <_dtoa_r+0xf6>
 8009738:	9b00      	ldr	r3, [sp, #0]
 800973a:	f1c0 0020 	rsb	r0, r0, #32
 800973e:	fa03 f000 	lsl.w	r0, r3, r0
 8009742:	e7f0      	b.n	8009726 <_dtoa_r+0x1fe>
 8009744:	2301      	movs	r3, #1
 8009746:	e7b1      	b.n	80096ac <_dtoa_r+0x184>
 8009748:	900f      	str	r0, [sp, #60]	; 0x3c
 800974a:	e7b0      	b.n	80096ae <_dtoa_r+0x186>
 800974c:	9b05      	ldr	r3, [sp, #20]
 800974e:	eba3 030a 	sub.w	r3, r3, sl
 8009752:	9305      	str	r3, [sp, #20]
 8009754:	f1ca 0300 	rsb	r3, sl, #0
 8009758:	9307      	str	r3, [sp, #28]
 800975a:	2300      	movs	r3, #0
 800975c:	930e      	str	r3, [sp, #56]	; 0x38
 800975e:	e7bb      	b.n	80096d8 <_dtoa_r+0x1b0>
 8009760:	2301      	movs	r3, #1
 8009762:	930a      	str	r3, [sp, #40]	; 0x28
 8009764:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009766:	2b00      	cmp	r3, #0
 8009768:	dd59      	ble.n	800981e <_dtoa_r+0x2f6>
 800976a:	9302      	str	r3, [sp, #8]
 800976c:	4699      	mov	r9, r3
 800976e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009770:	2200      	movs	r2, #0
 8009772:	6072      	str	r2, [r6, #4]
 8009774:	2204      	movs	r2, #4
 8009776:	f102 0014 	add.w	r0, r2, #20
 800977a:	4298      	cmp	r0, r3
 800977c:	6871      	ldr	r1, [r6, #4]
 800977e:	d953      	bls.n	8009828 <_dtoa_r+0x300>
 8009780:	4620      	mov	r0, r4
 8009782:	f000 fe10 	bl	800a3a6 <_Balloc>
 8009786:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009788:	6030      	str	r0, [r6, #0]
 800978a:	f1b9 0f0e 	cmp.w	r9, #14
 800978e:	f8d3 b000 	ldr.w	fp, [r3]
 8009792:	f200 80e6 	bhi.w	8009962 <_dtoa_r+0x43a>
 8009796:	2d00      	cmp	r5, #0
 8009798:	f000 80e3 	beq.w	8009962 <_dtoa_r+0x43a>
 800979c:	ed9d 7b00 	vldr	d7, [sp]
 80097a0:	f1ba 0f00 	cmp.w	sl, #0
 80097a4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80097a8:	dd74      	ble.n	8009894 <_dtoa_r+0x36c>
 80097aa:	4a2a      	ldr	r2, [pc, #168]	; (8009854 <_dtoa_r+0x32c>)
 80097ac:	f00a 030f 	and.w	r3, sl, #15
 80097b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80097b4:	ed93 7b00 	vldr	d7, [r3]
 80097b8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80097bc:	06f0      	lsls	r0, r6, #27
 80097be:	ed8d 7b08 	vstr	d7, [sp, #32]
 80097c2:	d565      	bpl.n	8009890 <_dtoa_r+0x368>
 80097c4:	4b24      	ldr	r3, [pc, #144]	; (8009858 <_dtoa_r+0x330>)
 80097c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80097ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80097ce:	f7f7 f83d 	bl	800084c <__aeabi_ddiv>
 80097d2:	e9cd 0100 	strd	r0, r1, [sp]
 80097d6:	f006 060f 	and.w	r6, r6, #15
 80097da:	2503      	movs	r5, #3
 80097dc:	4f1e      	ldr	r7, [pc, #120]	; (8009858 <_dtoa_r+0x330>)
 80097de:	e04c      	b.n	800987a <_dtoa_r+0x352>
 80097e0:	2301      	movs	r3, #1
 80097e2:	930a      	str	r3, [sp, #40]	; 0x28
 80097e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097e6:	4453      	add	r3, sl
 80097e8:	f103 0901 	add.w	r9, r3, #1
 80097ec:	9302      	str	r3, [sp, #8]
 80097ee:	464b      	mov	r3, r9
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	bfb8      	it	lt
 80097f4:	2301      	movlt	r3, #1
 80097f6:	e7ba      	b.n	800976e <_dtoa_r+0x246>
 80097f8:	2300      	movs	r3, #0
 80097fa:	e7b2      	b.n	8009762 <_dtoa_r+0x23a>
 80097fc:	2300      	movs	r3, #0
 80097fe:	e7f0      	b.n	80097e2 <_dtoa_r+0x2ba>
 8009800:	2501      	movs	r5, #1
 8009802:	2300      	movs	r3, #0
 8009804:	9306      	str	r3, [sp, #24]
 8009806:	950a      	str	r5, [sp, #40]	; 0x28
 8009808:	f04f 33ff 	mov.w	r3, #4294967295
 800980c:	9302      	str	r3, [sp, #8]
 800980e:	4699      	mov	r9, r3
 8009810:	2200      	movs	r2, #0
 8009812:	2312      	movs	r3, #18
 8009814:	920b      	str	r2, [sp, #44]	; 0x2c
 8009816:	e7aa      	b.n	800976e <_dtoa_r+0x246>
 8009818:	2301      	movs	r3, #1
 800981a:	930a      	str	r3, [sp, #40]	; 0x28
 800981c:	e7f4      	b.n	8009808 <_dtoa_r+0x2e0>
 800981e:	2301      	movs	r3, #1
 8009820:	9302      	str	r3, [sp, #8]
 8009822:	4699      	mov	r9, r3
 8009824:	461a      	mov	r2, r3
 8009826:	e7f5      	b.n	8009814 <_dtoa_r+0x2ec>
 8009828:	3101      	adds	r1, #1
 800982a:	6071      	str	r1, [r6, #4]
 800982c:	0052      	lsls	r2, r2, #1
 800982e:	e7a2      	b.n	8009776 <_dtoa_r+0x24e>
 8009830:	636f4361 	.word	0x636f4361
 8009834:	3fd287a7 	.word	0x3fd287a7
 8009838:	8b60c8b3 	.word	0x8b60c8b3
 800983c:	3fc68a28 	.word	0x3fc68a28
 8009840:	509f79fb 	.word	0x509f79fb
 8009844:	3fd34413 	.word	0x3fd34413
 8009848:	7ff00000 	.word	0x7ff00000
 800984c:	0800c779 	.word	0x0800c779
 8009850:	3ff80000 	.word	0x3ff80000
 8009854:	0800c7d8 	.word	0x0800c7d8
 8009858:	0800c7b0 	.word	0x0800c7b0
 800985c:	0800c7a5 	.word	0x0800c7a5
 8009860:	07f1      	lsls	r1, r6, #31
 8009862:	d508      	bpl.n	8009876 <_dtoa_r+0x34e>
 8009864:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009868:	e9d7 2300 	ldrd	r2, r3, [r7]
 800986c:	f7f6 fec4 	bl	80005f8 <__aeabi_dmul>
 8009870:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009874:	3501      	adds	r5, #1
 8009876:	1076      	asrs	r6, r6, #1
 8009878:	3708      	adds	r7, #8
 800987a:	2e00      	cmp	r6, #0
 800987c:	d1f0      	bne.n	8009860 <_dtoa_r+0x338>
 800987e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009882:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009886:	f7f6 ffe1 	bl	800084c <__aeabi_ddiv>
 800988a:	e9cd 0100 	strd	r0, r1, [sp]
 800988e:	e01a      	b.n	80098c6 <_dtoa_r+0x39e>
 8009890:	2502      	movs	r5, #2
 8009892:	e7a3      	b.n	80097dc <_dtoa_r+0x2b4>
 8009894:	f000 80a0 	beq.w	80099d8 <_dtoa_r+0x4b0>
 8009898:	f1ca 0600 	rsb	r6, sl, #0
 800989c:	4b9f      	ldr	r3, [pc, #636]	; (8009b1c <_dtoa_r+0x5f4>)
 800989e:	4fa0      	ldr	r7, [pc, #640]	; (8009b20 <_dtoa_r+0x5f8>)
 80098a0:	f006 020f 	and.w	r2, r6, #15
 80098a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80098b0:	f7f6 fea2 	bl	80005f8 <__aeabi_dmul>
 80098b4:	e9cd 0100 	strd	r0, r1, [sp]
 80098b8:	1136      	asrs	r6, r6, #4
 80098ba:	2300      	movs	r3, #0
 80098bc:	2502      	movs	r5, #2
 80098be:	2e00      	cmp	r6, #0
 80098c0:	d17f      	bne.n	80099c2 <_dtoa_r+0x49a>
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d1e1      	bne.n	800988a <_dtoa_r+0x362>
 80098c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	f000 8087 	beq.w	80099dc <_dtoa_r+0x4b4>
 80098ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80098d2:	2200      	movs	r2, #0
 80098d4:	4b93      	ldr	r3, [pc, #588]	; (8009b24 <_dtoa_r+0x5fc>)
 80098d6:	4630      	mov	r0, r6
 80098d8:	4639      	mov	r1, r7
 80098da:	f7f7 f8ff 	bl	8000adc <__aeabi_dcmplt>
 80098de:	2800      	cmp	r0, #0
 80098e0:	d07c      	beq.n	80099dc <_dtoa_r+0x4b4>
 80098e2:	f1b9 0f00 	cmp.w	r9, #0
 80098e6:	d079      	beq.n	80099dc <_dtoa_r+0x4b4>
 80098e8:	9b02      	ldr	r3, [sp, #8]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	dd35      	ble.n	800995a <_dtoa_r+0x432>
 80098ee:	f10a 33ff 	add.w	r3, sl, #4294967295
 80098f2:	9308      	str	r3, [sp, #32]
 80098f4:	4639      	mov	r1, r7
 80098f6:	2200      	movs	r2, #0
 80098f8:	4b8b      	ldr	r3, [pc, #556]	; (8009b28 <_dtoa_r+0x600>)
 80098fa:	4630      	mov	r0, r6
 80098fc:	f7f6 fe7c 	bl	80005f8 <__aeabi_dmul>
 8009900:	e9cd 0100 	strd	r0, r1, [sp]
 8009904:	9f02      	ldr	r7, [sp, #8]
 8009906:	3501      	adds	r5, #1
 8009908:	4628      	mov	r0, r5
 800990a:	f7f6 fe0b 	bl	8000524 <__aeabi_i2d>
 800990e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009912:	f7f6 fe71 	bl	80005f8 <__aeabi_dmul>
 8009916:	2200      	movs	r2, #0
 8009918:	4b84      	ldr	r3, [pc, #528]	; (8009b2c <_dtoa_r+0x604>)
 800991a:	f7f6 fcb7 	bl	800028c <__adddf3>
 800991e:	4605      	mov	r5, r0
 8009920:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009924:	2f00      	cmp	r7, #0
 8009926:	d15d      	bne.n	80099e4 <_dtoa_r+0x4bc>
 8009928:	2200      	movs	r2, #0
 800992a:	4b81      	ldr	r3, [pc, #516]	; (8009b30 <_dtoa_r+0x608>)
 800992c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009930:	f7f6 fcaa 	bl	8000288 <__aeabi_dsub>
 8009934:	462a      	mov	r2, r5
 8009936:	4633      	mov	r3, r6
 8009938:	e9cd 0100 	strd	r0, r1, [sp]
 800993c:	f7f7 f8ec 	bl	8000b18 <__aeabi_dcmpgt>
 8009940:	2800      	cmp	r0, #0
 8009942:	f040 8288 	bne.w	8009e56 <_dtoa_r+0x92e>
 8009946:	462a      	mov	r2, r5
 8009948:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800994c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009950:	f7f7 f8c4 	bl	8000adc <__aeabi_dcmplt>
 8009954:	2800      	cmp	r0, #0
 8009956:	f040 827c 	bne.w	8009e52 <_dtoa_r+0x92a>
 800995a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800995e:	e9cd 2300 	strd	r2, r3, [sp]
 8009962:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009964:	2b00      	cmp	r3, #0
 8009966:	f2c0 8150 	blt.w	8009c0a <_dtoa_r+0x6e2>
 800996a:	f1ba 0f0e 	cmp.w	sl, #14
 800996e:	f300 814c 	bgt.w	8009c0a <_dtoa_r+0x6e2>
 8009972:	4b6a      	ldr	r3, [pc, #424]	; (8009b1c <_dtoa_r+0x5f4>)
 8009974:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009978:	ed93 7b00 	vldr	d7, [r3]
 800997c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800997e:	2b00      	cmp	r3, #0
 8009980:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009984:	f280 80d8 	bge.w	8009b38 <_dtoa_r+0x610>
 8009988:	f1b9 0f00 	cmp.w	r9, #0
 800998c:	f300 80d4 	bgt.w	8009b38 <_dtoa_r+0x610>
 8009990:	f040 825e 	bne.w	8009e50 <_dtoa_r+0x928>
 8009994:	2200      	movs	r2, #0
 8009996:	4b66      	ldr	r3, [pc, #408]	; (8009b30 <_dtoa_r+0x608>)
 8009998:	ec51 0b17 	vmov	r0, r1, d7
 800999c:	f7f6 fe2c 	bl	80005f8 <__aeabi_dmul>
 80099a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099a4:	f7f7 f8ae 	bl	8000b04 <__aeabi_dcmpge>
 80099a8:	464f      	mov	r7, r9
 80099aa:	464e      	mov	r6, r9
 80099ac:	2800      	cmp	r0, #0
 80099ae:	f040 8234 	bne.w	8009e1a <_dtoa_r+0x8f2>
 80099b2:	2331      	movs	r3, #49	; 0x31
 80099b4:	f10b 0501 	add.w	r5, fp, #1
 80099b8:	f88b 3000 	strb.w	r3, [fp]
 80099bc:	f10a 0a01 	add.w	sl, sl, #1
 80099c0:	e22f      	b.n	8009e22 <_dtoa_r+0x8fa>
 80099c2:	07f2      	lsls	r2, r6, #31
 80099c4:	d505      	bpl.n	80099d2 <_dtoa_r+0x4aa>
 80099c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099ca:	f7f6 fe15 	bl	80005f8 <__aeabi_dmul>
 80099ce:	3501      	adds	r5, #1
 80099d0:	2301      	movs	r3, #1
 80099d2:	1076      	asrs	r6, r6, #1
 80099d4:	3708      	adds	r7, #8
 80099d6:	e772      	b.n	80098be <_dtoa_r+0x396>
 80099d8:	2502      	movs	r5, #2
 80099da:	e774      	b.n	80098c6 <_dtoa_r+0x39e>
 80099dc:	f8cd a020 	str.w	sl, [sp, #32]
 80099e0:	464f      	mov	r7, r9
 80099e2:	e791      	b.n	8009908 <_dtoa_r+0x3e0>
 80099e4:	4b4d      	ldr	r3, [pc, #308]	; (8009b1c <_dtoa_r+0x5f4>)
 80099e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80099ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80099ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d047      	beq.n	8009a84 <_dtoa_r+0x55c>
 80099f4:	4602      	mov	r2, r0
 80099f6:	460b      	mov	r3, r1
 80099f8:	2000      	movs	r0, #0
 80099fa:	494e      	ldr	r1, [pc, #312]	; (8009b34 <_dtoa_r+0x60c>)
 80099fc:	f7f6 ff26 	bl	800084c <__aeabi_ddiv>
 8009a00:	462a      	mov	r2, r5
 8009a02:	4633      	mov	r3, r6
 8009a04:	f7f6 fc40 	bl	8000288 <__aeabi_dsub>
 8009a08:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009a0c:	465d      	mov	r5, fp
 8009a0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a12:	f7f7 f8a1 	bl	8000b58 <__aeabi_d2iz>
 8009a16:	4606      	mov	r6, r0
 8009a18:	f7f6 fd84 	bl	8000524 <__aeabi_i2d>
 8009a1c:	4602      	mov	r2, r0
 8009a1e:	460b      	mov	r3, r1
 8009a20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a24:	f7f6 fc30 	bl	8000288 <__aeabi_dsub>
 8009a28:	3630      	adds	r6, #48	; 0x30
 8009a2a:	f805 6b01 	strb.w	r6, [r5], #1
 8009a2e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009a32:	e9cd 0100 	strd	r0, r1, [sp]
 8009a36:	f7f7 f851 	bl	8000adc <__aeabi_dcmplt>
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	d163      	bne.n	8009b06 <_dtoa_r+0x5de>
 8009a3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a42:	2000      	movs	r0, #0
 8009a44:	4937      	ldr	r1, [pc, #220]	; (8009b24 <_dtoa_r+0x5fc>)
 8009a46:	f7f6 fc1f 	bl	8000288 <__aeabi_dsub>
 8009a4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009a4e:	f7f7 f845 	bl	8000adc <__aeabi_dcmplt>
 8009a52:	2800      	cmp	r0, #0
 8009a54:	f040 80b7 	bne.w	8009bc6 <_dtoa_r+0x69e>
 8009a58:	eba5 030b 	sub.w	r3, r5, fp
 8009a5c:	429f      	cmp	r7, r3
 8009a5e:	f77f af7c 	ble.w	800995a <_dtoa_r+0x432>
 8009a62:	2200      	movs	r2, #0
 8009a64:	4b30      	ldr	r3, [pc, #192]	; (8009b28 <_dtoa_r+0x600>)
 8009a66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009a6a:	f7f6 fdc5 	bl	80005f8 <__aeabi_dmul>
 8009a6e:	2200      	movs	r2, #0
 8009a70:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009a74:	4b2c      	ldr	r3, [pc, #176]	; (8009b28 <_dtoa_r+0x600>)
 8009a76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a7a:	f7f6 fdbd 	bl	80005f8 <__aeabi_dmul>
 8009a7e:	e9cd 0100 	strd	r0, r1, [sp]
 8009a82:	e7c4      	b.n	8009a0e <_dtoa_r+0x4e6>
 8009a84:	462a      	mov	r2, r5
 8009a86:	4633      	mov	r3, r6
 8009a88:	f7f6 fdb6 	bl	80005f8 <__aeabi_dmul>
 8009a8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009a90:	eb0b 0507 	add.w	r5, fp, r7
 8009a94:	465e      	mov	r6, fp
 8009a96:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a9a:	f7f7 f85d 	bl	8000b58 <__aeabi_d2iz>
 8009a9e:	4607      	mov	r7, r0
 8009aa0:	f7f6 fd40 	bl	8000524 <__aeabi_i2d>
 8009aa4:	3730      	adds	r7, #48	; 0x30
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009aae:	f7f6 fbeb 	bl	8000288 <__aeabi_dsub>
 8009ab2:	f806 7b01 	strb.w	r7, [r6], #1
 8009ab6:	42ae      	cmp	r6, r5
 8009ab8:	e9cd 0100 	strd	r0, r1, [sp]
 8009abc:	f04f 0200 	mov.w	r2, #0
 8009ac0:	d126      	bne.n	8009b10 <_dtoa_r+0x5e8>
 8009ac2:	4b1c      	ldr	r3, [pc, #112]	; (8009b34 <_dtoa_r+0x60c>)
 8009ac4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009ac8:	f7f6 fbe0 	bl	800028c <__adddf3>
 8009acc:	4602      	mov	r2, r0
 8009ace:	460b      	mov	r3, r1
 8009ad0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ad4:	f7f7 f820 	bl	8000b18 <__aeabi_dcmpgt>
 8009ad8:	2800      	cmp	r0, #0
 8009ada:	d174      	bne.n	8009bc6 <_dtoa_r+0x69e>
 8009adc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009ae0:	2000      	movs	r0, #0
 8009ae2:	4914      	ldr	r1, [pc, #80]	; (8009b34 <_dtoa_r+0x60c>)
 8009ae4:	f7f6 fbd0 	bl	8000288 <__aeabi_dsub>
 8009ae8:	4602      	mov	r2, r0
 8009aea:	460b      	mov	r3, r1
 8009aec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009af0:	f7f6 fff4 	bl	8000adc <__aeabi_dcmplt>
 8009af4:	2800      	cmp	r0, #0
 8009af6:	f43f af30 	beq.w	800995a <_dtoa_r+0x432>
 8009afa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009afe:	2b30      	cmp	r3, #48	; 0x30
 8009b00:	f105 32ff 	add.w	r2, r5, #4294967295
 8009b04:	d002      	beq.n	8009b0c <_dtoa_r+0x5e4>
 8009b06:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009b0a:	e04a      	b.n	8009ba2 <_dtoa_r+0x67a>
 8009b0c:	4615      	mov	r5, r2
 8009b0e:	e7f4      	b.n	8009afa <_dtoa_r+0x5d2>
 8009b10:	4b05      	ldr	r3, [pc, #20]	; (8009b28 <_dtoa_r+0x600>)
 8009b12:	f7f6 fd71 	bl	80005f8 <__aeabi_dmul>
 8009b16:	e9cd 0100 	strd	r0, r1, [sp]
 8009b1a:	e7bc      	b.n	8009a96 <_dtoa_r+0x56e>
 8009b1c:	0800c7d8 	.word	0x0800c7d8
 8009b20:	0800c7b0 	.word	0x0800c7b0
 8009b24:	3ff00000 	.word	0x3ff00000
 8009b28:	40240000 	.word	0x40240000
 8009b2c:	401c0000 	.word	0x401c0000
 8009b30:	40140000 	.word	0x40140000
 8009b34:	3fe00000 	.word	0x3fe00000
 8009b38:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009b3c:	465d      	mov	r5, fp
 8009b3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b42:	4630      	mov	r0, r6
 8009b44:	4639      	mov	r1, r7
 8009b46:	f7f6 fe81 	bl	800084c <__aeabi_ddiv>
 8009b4a:	f7f7 f805 	bl	8000b58 <__aeabi_d2iz>
 8009b4e:	4680      	mov	r8, r0
 8009b50:	f7f6 fce8 	bl	8000524 <__aeabi_i2d>
 8009b54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b58:	f7f6 fd4e 	bl	80005f8 <__aeabi_dmul>
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	460b      	mov	r3, r1
 8009b60:	4630      	mov	r0, r6
 8009b62:	4639      	mov	r1, r7
 8009b64:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009b68:	f7f6 fb8e 	bl	8000288 <__aeabi_dsub>
 8009b6c:	f805 6b01 	strb.w	r6, [r5], #1
 8009b70:	eba5 060b 	sub.w	r6, r5, fp
 8009b74:	45b1      	cmp	r9, r6
 8009b76:	4602      	mov	r2, r0
 8009b78:	460b      	mov	r3, r1
 8009b7a:	d139      	bne.n	8009bf0 <_dtoa_r+0x6c8>
 8009b7c:	f7f6 fb86 	bl	800028c <__adddf3>
 8009b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b84:	4606      	mov	r6, r0
 8009b86:	460f      	mov	r7, r1
 8009b88:	f7f6 ffc6 	bl	8000b18 <__aeabi_dcmpgt>
 8009b8c:	b9c8      	cbnz	r0, 8009bc2 <_dtoa_r+0x69a>
 8009b8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b92:	4630      	mov	r0, r6
 8009b94:	4639      	mov	r1, r7
 8009b96:	f7f6 ff97 	bl	8000ac8 <__aeabi_dcmpeq>
 8009b9a:	b110      	cbz	r0, 8009ba2 <_dtoa_r+0x67a>
 8009b9c:	f018 0f01 	tst.w	r8, #1
 8009ba0:	d10f      	bne.n	8009bc2 <_dtoa_r+0x69a>
 8009ba2:	9904      	ldr	r1, [sp, #16]
 8009ba4:	4620      	mov	r0, r4
 8009ba6:	f000 fc32 	bl	800a40e <_Bfree>
 8009baa:	2300      	movs	r3, #0
 8009bac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009bae:	702b      	strb	r3, [r5, #0]
 8009bb0:	f10a 0301 	add.w	r3, sl, #1
 8009bb4:	6013      	str	r3, [r2, #0]
 8009bb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	f000 8241 	beq.w	800a040 <_dtoa_r+0xb18>
 8009bbe:	601d      	str	r5, [r3, #0]
 8009bc0:	e23e      	b.n	800a040 <_dtoa_r+0xb18>
 8009bc2:	f8cd a020 	str.w	sl, [sp, #32]
 8009bc6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009bca:	2a39      	cmp	r2, #57	; 0x39
 8009bcc:	f105 33ff 	add.w	r3, r5, #4294967295
 8009bd0:	d108      	bne.n	8009be4 <_dtoa_r+0x6bc>
 8009bd2:	459b      	cmp	fp, r3
 8009bd4:	d10a      	bne.n	8009bec <_dtoa_r+0x6c4>
 8009bd6:	9b08      	ldr	r3, [sp, #32]
 8009bd8:	3301      	adds	r3, #1
 8009bda:	9308      	str	r3, [sp, #32]
 8009bdc:	2330      	movs	r3, #48	; 0x30
 8009bde:	f88b 3000 	strb.w	r3, [fp]
 8009be2:	465b      	mov	r3, fp
 8009be4:	781a      	ldrb	r2, [r3, #0]
 8009be6:	3201      	adds	r2, #1
 8009be8:	701a      	strb	r2, [r3, #0]
 8009bea:	e78c      	b.n	8009b06 <_dtoa_r+0x5de>
 8009bec:	461d      	mov	r5, r3
 8009bee:	e7ea      	b.n	8009bc6 <_dtoa_r+0x69e>
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	4b9b      	ldr	r3, [pc, #620]	; (8009e60 <_dtoa_r+0x938>)
 8009bf4:	f7f6 fd00 	bl	80005f8 <__aeabi_dmul>
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	4606      	mov	r6, r0
 8009bfe:	460f      	mov	r7, r1
 8009c00:	f7f6 ff62 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d09a      	beq.n	8009b3e <_dtoa_r+0x616>
 8009c08:	e7cb      	b.n	8009ba2 <_dtoa_r+0x67a>
 8009c0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c0c:	2a00      	cmp	r2, #0
 8009c0e:	f000 808b 	beq.w	8009d28 <_dtoa_r+0x800>
 8009c12:	9a06      	ldr	r2, [sp, #24]
 8009c14:	2a01      	cmp	r2, #1
 8009c16:	dc6e      	bgt.n	8009cf6 <_dtoa_r+0x7ce>
 8009c18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009c1a:	2a00      	cmp	r2, #0
 8009c1c:	d067      	beq.n	8009cee <_dtoa_r+0x7c6>
 8009c1e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c22:	9f07      	ldr	r7, [sp, #28]
 8009c24:	9d05      	ldr	r5, [sp, #20]
 8009c26:	9a05      	ldr	r2, [sp, #20]
 8009c28:	2101      	movs	r1, #1
 8009c2a:	441a      	add	r2, r3
 8009c2c:	4620      	mov	r0, r4
 8009c2e:	9205      	str	r2, [sp, #20]
 8009c30:	4498      	add	r8, r3
 8009c32:	f000 fc8c 	bl	800a54e <__i2b>
 8009c36:	4606      	mov	r6, r0
 8009c38:	2d00      	cmp	r5, #0
 8009c3a:	dd0c      	ble.n	8009c56 <_dtoa_r+0x72e>
 8009c3c:	f1b8 0f00 	cmp.w	r8, #0
 8009c40:	dd09      	ble.n	8009c56 <_dtoa_r+0x72e>
 8009c42:	4545      	cmp	r5, r8
 8009c44:	9a05      	ldr	r2, [sp, #20]
 8009c46:	462b      	mov	r3, r5
 8009c48:	bfa8      	it	ge
 8009c4a:	4643      	movge	r3, r8
 8009c4c:	1ad2      	subs	r2, r2, r3
 8009c4e:	9205      	str	r2, [sp, #20]
 8009c50:	1aed      	subs	r5, r5, r3
 8009c52:	eba8 0803 	sub.w	r8, r8, r3
 8009c56:	9b07      	ldr	r3, [sp, #28]
 8009c58:	b1eb      	cbz	r3, 8009c96 <_dtoa_r+0x76e>
 8009c5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d067      	beq.n	8009d30 <_dtoa_r+0x808>
 8009c60:	b18f      	cbz	r7, 8009c86 <_dtoa_r+0x75e>
 8009c62:	4631      	mov	r1, r6
 8009c64:	463a      	mov	r2, r7
 8009c66:	4620      	mov	r0, r4
 8009c68:	f000 fd10 	bl	800a68c <__pow5mult>
 8009c6c:	9a04      	ldr	r2, [sp, #16]
 8009c6e:	4601      	mov	r1, r0
 8009c70:	4606      	mov	r6, r0
 8009c72:	4620      	mov	r0, r4
 8009c74:	f000 fc74 	bl	800a560 <__multiply>
 8009c78:	9904      	ldr	r1, [sp, #16]
 8009c7a:	9008      	str	r0, [sp, #32]
 8009c7c:	4620      	mov	r0, r4
 8009c7e:	f000 fbc6 	bl	800a40e <_Bfree>
 8009c82:	9b08      	ldr	r3, [sp, #32]
 8009c84:	9304      	str	r3, [sp, #16]
 8009c86:	9b07      	ldr	r3, [sp, #28]
 8009c88:	1bda      	subs	r2, r3, r7
 8009c8a:	d004      	beq.n	8009c96 <_dtoa_r+0x76e>
 8009c8c:	9904      	ldr	r1, [sp, #16]
 8009c8e:	4620      	mov	r0, r4
 8009c90:	f000 fcfc 	bl	800a68c <__pow5mult>
 8009c94:	9004      	str	r0, [sp, #16]
 8009c96:	2101      	movs	r1, #1
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f000 fc58 	bl	800a54e <__i2b>
 8009c9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ca0:	4607      	mov	r7, r0
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	f000 81d0 	beq.w	800a048 <_dtoa_r+0xb20>
 8009ca8:	461a      	mov	r2, r3
 8009caa:	4601      	mov	r1, r0
 8009cac:	4620      	mov	r0, r4
 8009cae:	f000 fced 	bl	800a68c <__pow5mult>
 8009cb2:	9b06      	ldr	r3, [sp, #24]
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	4607      	mov	r7, r0
 8009cb8:	dc40      	bgt.n	8009d3c <_dtoa_r+0x814>
 8009cba:	9b00      	ldr	r3, [sp, #0]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d139      	bne.n	8009d34 <_dtoa_r+0x80c>
 8009cc0:	9b01      	ldr	r3, [sp, #4]
 8009cc2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d136      	bne.n	8009d38 <_dtoa_r+0x810>
 8009cca:	9b01      	ldr	r3, [sp, #4]
 8009ccc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009cd0:	0d1b      	lsrs	r3, r3, #20
 8009cd2:	051b      	lsls	r3, r3, #20
 8009cd4:	b12b      	cbz	r3, 8009ce2 <_dtoa_r+0x7ba>
 8009cd6:	9b05      	ldr	r3, [sp, #20]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	9305      	str	r3, [sp, #20]
 8009cdc:	f108 0801 	add.w	r8, r8, #1
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	9307      	str	r3, [sp, #28]
 8009ce4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d12a      	bne.n	8009d40 <_dtoa_r+0x818>
 8009cea:	2001      	movs	r0, #1
 8009cec:	e030      	b.n	8009d50 <_dtoa_r+0x828>
 8009cee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009cf0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009cf4:	e795      	b.n	8009c22 <_dtoa_r+0x6fa>
 8009cf6:	9b07      	ldr	r3, [sp, #28]
 8009cf8:	f109 37ff 	add.w	r7, r9, #4294967295
 8009cfc:	42bb      	cmp	r3, r7
 8009cfe:	bfbf      	itttt	lt
 8009d00:	9b07      	ldrlt	r3, [sp, #28]
 8009d02:	9707      	strlt	r7, [sp, #28]
 8009d04:	1afa      	sublt	r2, r7, r3
 8009d06:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009d08:	bfbb      	ittet	lt
 8009d0a:	189b      	addlt	r3, r3, r2
 8009d0c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009d0e:	1bdf      	subge	r7, r3, r7
 8009d10:	2700      	movlt	r7, #0
 8009d12:	f1b9 0f00 	cmp.w	r9, #0
 8009d16:	bfb5      	itete	lt
 8009d18:	9b05      	ldrlt	r3, [sp, #20]
 8009d1a:	9d05      	ldrge	r5, [sp, #20]
 8009d1c:	eba3 0509 	sublt.w	r5, r3, r9
 8009d20:	464b      	movge	r3, r9
 8009d22:	bfb8      	it	lt
 8009d24:	2300      	movlt	r3, #0
 8009d26:	e77e      	b.n	8009c26 <_dtoa_r+0x6fe>
 8009d28:	9f07      	ldr	r7, [sp, #28]
 8009d2a:	9d05      	ldr	r5, [sp, #20]
 8009d2c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009d2e:	e783      	b.n	8009c38 <_dtoa_r+0x710>
 8009d30:	9a07      	ldr	r2, [sp, #28]
 8009d32:	e7ab      	b.n	8009c8c <_dtoa_r+0x764>
 8009d34:	2300      	movs	r3, #0
 8009d36:	e7d4      	b.n	8009ce2 <_dtoa_r+0x7ba>
 8009d38:	9b00      	ldr	r3, [sp, #0]
 8009d3a:	e7d2      	b.n	8009ce2 <_dtoa_r+0x7ba>
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	9307      	str	r3, [sp, #28]
 8009d40:	693b      	ldr	r3, [r7, #16]
 8009d42:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8009d46:	6918      	ldr	r0, [r3, #16]
 8009d48:	f000 fbb3 	bl	800a4b2 <__hi0bits>
 8009d4c:	f1c0 0020 	rsb	r0, r0, #32
 8009d50:	4440      	add	r0, r8
 8009d52:	f010 001f 	ands.w	r0, r0, #31
 8009d56:	d047      	beq.n	8009de8 <_dtoa_r+0x8c0>
 8009d58:	f1c0 0320 	rsb	r3, r0, #32
 8009d5c:	2b04      	cmp	r3, #4
 8009d5e:	dd3b      	ble.n	8009dd8 <_dtoa_r+0x8b0>
 8009d60:	9b05      	ldr	r3, [sp, #20]
 8009d62:	f1c0 001c 	rsb	r0, r0, #28
 8009d66:	4403      	add	r3, r0
 8009d68:	9305      	str	r3, [sp, #20]
 8009d6a:	4405      	add	r5, r0
 8009d6c:	4480      	add	r8, r0
 8009d6e:	9b05      	ldr	r3, [sp, #20]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	dd05      	ble.n	8009d80 <_dtoa_r+0x858>
 8009d74:	461a      	mov	r2, r3
 8009d76:	9904      	ldr	r1, [sp, #16]
 8009d78:	4620      	mov	r0, r4
 8009d7a:	f000 fcd5 	bl	800a728 <__lshift>
 8009d7e:	9004      	str	r0, [sp, #16]
 8009d80:	f1b8 0f00 	cmp.w	r8, #0
 8009d84:	dd05      	ble.n	8009d92 <_dtoa_r+0x86a>
 8009d86:	4639      	mov	r1, r7
 8009d88:	4642      	mov	r2, r8
 8009d8a:	4620      	mov	r0, r4
 8009d8c:	f000 fccc 	bl	800a728 <__lshift>
 8009d90:	4607      	mov	r7, r0
 8009d92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d94:	b353      	cbz	r3, 8009dec <_dtoa_r+0x8c4>
 8009d96:	4639      	mov	r1, r7
 8009d98:	9804      	ldr	r0, [sp, #16]
 8009d9a:	f000 fd19 	bl	800a7d0 <__mcmp>
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	da24      	bge.n	8009dec <_dtoa_r+0x8c4>
 8009da2:	2300      	movs	r3, #0
 8009da4:	220a      	movs	r2, #10
 8009da6:	9904      	ldr	r1, [sp, #16]
 8009da8:	4620      	mov	r0, r4
 8009daa:	f000 fb47 	bl	800a43c <__multadd>
 8009dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009db0:	9004      	str	r0, [sp, #16]
 8009db2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	f000 814d 	beq.w	800a056 <_dtoa_r+0xb2e>
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	4631      	mov	r1, r6
 8009dc0:	220a      	movs	r2, #10
 8009dc2:	4620      	mov	r0, r4
 8009dc4:	f000 fb3a 	bl	800a43c <__multadd>
 8009dc8:	9b02      	ldr	r3, [sp, #8]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	4606      	mov	r6, r0
 8009dce:	dc4f      	bgt.n	8009e70 <_dtoa_r+0x948>
 8009dd0:	9b06      	ldr	r3, [sp, #24]
 8009dd2:	2b02      	cmp	r3, #2
 8009dd4:	dd4c      	ble.n	8009e70 <_dtoa_r+0x948>
 8009dd6:	e011      	b.n	8009dfc <_dtoa_r+0x8d4>
 8009dd8:	d0c9      	beq.n	8009d6e <_dtoa_r+0x846>
 8009dda:	9a05      	ldr	r2, [sp, #20]
 8009ddc:	331c      	adds	r3, #28
 8009dde:	441a      	add	r2, r3
 8009de0:	9205      	str	r2, [sp, #20]
 8009de2:	441d      	add	r5, r3
 8009de4:	4498      	add	r8, r3
 8009de6:	e7c2      	b.n	8009d6e <_dtoa_r+0x846>
 8009de8:	4603      	mov	r3, r0
 8009dea:	e7f6      	b.n	8009dda <_dtoa_r+0x8b2>
 8009dec:	f1b9 0f00 	cmp.w	r9, #0
 8009df0:	dc38      	bgt.n	8009e64 <_dtoa_r+0x93c>
 8009df2:	9b06      	ldr	r3, [sp, #24]
 8009df4:	2b02      	cmp	r3, #2
 8009df6:	dd35      	ble.n	8009e64 <_dtoa_r+0x93c>
 8009df8:	f8cd 9008 	str.w	r9, [sp, #8]
 8009dfc:	9b02      	ldr	r3, [sp, #8]
 8009dfe:	b963      	cbnz	r3, 8009e1a <_dtoa_r+0x8f2>
 8009e00:	4639      	mov	r1, r7
 8009e02:	2205      	movs	r2, #5
 8009e04:	4620      	mov	r0, r4
 8009e06:	f000 fb19 	bl	800a43c <__multadd>
 8009e0a:	4601      	mov	r1, r0
 8009e0c:	4607      	mov	r7, r0
 8009e0e:	9804      	ldr	r0, [sp, #16]
 8009e10:	f000 fcde 	bl	800a7d0 <__mcmp>
 8009e14:	2800      	cmp	r0, #0
 8009e16:	f73f adcc 	bgt.w	80099b2 <_dtoa_r+0x48a>
 8009e1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e1c:	465d      	mov	r5, fp
 8009e1e:	ea6f 0a03 	mvn.w	sl, r3
 8009e22:	f04f 0900 	mov.w	r9, #0
 8009e26:	4639      	mov	r1, r7
 8009e28:	4620      	mov	r0, r4
 8009e2a:	f000 faf0 	bl	800a40e <_Bfree>
 8009e2e:	2e00      	cmp	r6, #0
 8009e30:	f43f aeb7 	beq.w	8009ba2 <_dtoa_r+0x67a>
 8009e34:	f1b9 0f00 	cmp.w	r9, #0
 8009e38:	d005      	beq.n	8009e46 <_dtoa_r+0x91e>
 8009e3a:	45b1      	cmp	r9, r6
 8009e3c:	d003      	beq.n	8009e46 <_dtoa_r+0x91e>
 8009e3e:	4649      	mov	r1, r9
 8009e40:	4620      	mov	r0, r4
 8009e42:	f000 fae4 	bl	800a40e <_Bfree>
 8009e46:	4631      	mov	r1, r6
 8009e48:	4620      	mov	r0, r4
 8009e4a:	f000 fae0 	bl	800a40e <_Bfree>
 8009e4e:	e6a8      	b.n	8009ba2 <_dtoa_r+0x67a>
 8009e50:	2700      	movs	r7, #0
 8009e52:	463e      	mov	r6, r7
 8009e54:	e7e1      	b.n	8009e1a <_dtoa_r+0x8f2>
 8009e56:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009e5a:	463e      	mov	r6, r7
 8009e5c:	e5a9      	b.n	80099b2 <_dtoa_r+0x48a>
 8009e5e:	bf00      	nop
 8009e60:	40240000 	.word	0x40240000
 8009e64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e66:	f8cd 9008 	str.w	r9, [sp, #8]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	f000 80fa 	beq.w	800a064 <_dtoa_r+0xb3c>
 8009e70:	2d00      	cmp	r5, #0
 8009e72:	dd05      	ble.n	8009e80 <_dtoa_r+0x958>
 8009e74:	4631      	mov	r1, r6
 8009e76:	462a      	mov	r2, r5
 8009e78:	4620      	mov	r0, r4
 8009e7a:	f000 fc55 	bl	800a728 <__lshift>
 8009e7e:	4606      	mov	r6, r0
 8009e80:	9b07      	ldr	r3, [sp, #28]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d04c      	beq.n	8009f20 <_dtoa_r+0x9f8>
 8009e86:	6871      	ldr	r1, [r6, #4]
 8009e88:	4620      	mov	r0, r4
 8009e8a:	f000 fa8c 	bl	800a3a6 <_Balloc>
 8009e8e:	6932      	ldr	r2, [r6, #16]
 8009e90:	3202      	adds	r2, #2
 8009e92:	4605      	mov	r5, r0
 8009e94:	0092      	lsls	r2, r2, #2
 8009e96:	f106 010c 	add.w	r1, r6, #12
 8009e9a:	300c      	adds	r0, #12
 8009e9c:	f000 fa76 	bl	800a38c <memcpy>
 8009ea0:	2201      	movs	r2, #1
 8009ea2:	4629      	mov	r1, r5
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	f000 fc3f 	bl	800a728 <__lshift>
 8009eaa:	9b00      	ldr	r3, [sp, #0]
 8009eac:	f8cd b014 	str.w	fp, [sp, #20]
 8009eb0:	f003 0301 	and.w	r3, r3, #1
 8009eb4:	46b1      	mov	r9, r6
 8009eb6:	9307      	str	r3, [sp, #28]
 8009eb8:	4606      	mov	r6, r0
 8009eba:	4639      	mov	r1, r7
 8009ebc:	9804      	ldr	r0, [sp, #16]
 8009ebe:	f7ff faa5 	bl	800940c <quorem>
 8009ec2:	4649      	mov	r1, r9
 8009ec4:	4605      	mov	r5, r0
 8009ec6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009eca:	9804      	ldr	r0, [sp, #16]
 8009ecc:	f000 fc80 	bl	800a7d0 <__mcmp>
 8009ed0:	4632      	mov	r2, r6
 8009ed2:	9000      	str	r0, [sp, #0]
 8009ed4:	4639      	mov	r1, r7
 8009ed6:	4620      	mov	r0, r4
 8009ed8:	f000 fc94 	bl	800a804 <__mdiff>
 8009edc:	68c3      	ldr	r3, [r0, #12]
 8009ede:	4602      	mov	r2, r0
 8009ee0:	bb03      	cbnz	r3, 8009f24 <_dtoa_r+0x9fc>
 8009ee2:	4601      	mov	r1, r0
 8009ee4:	9008      	str	r0, [sp, #32]
 8009ee6:	9804      	ldr	r0, [sp, #16]
 8009ee8:	f000 fc72 	bl	800a7d0 <__mcmp>
 8009eec:	9a08      	ldr	r2, [sp, #32]
 8009eee:	4603      	mov	r3, r0
 8009ef0:	4611      	mov	r1, r2
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	9308      	str	r3, [sp, #32]
 8009ef6:	f000 fa8a 	bl	800a40e <_Bfree>
 8009efa:	9b08      	ldr	r3, [sp, #32]
 8009efc:	b9a3      	cbnz	r3, 8009f28 <_dtoa_r+0xa00>
 8009efe:	9a06      	ldr	r2, [sp, #24]
 8009f00:	b992      	cbnz	r2, 8009f28 <_dtoa_r+0xa00>
 8009f02:	9a07      	ldr	r2, [sp, #28]
 8009f04:	b982      	cbnz	r2, 8009f28 <_dtoa_r+0xa00>
 8009f06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009f0a:	d029      	beq.n	8009f60 <_dtoa_r+0xa38>
 8009f0c:	9b00      	ldr	r3, [sp, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	dd01      	ble.n	8009f16 <_dtoa_r+0x9ee>
 8009f12:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8009f16:	9b05      	ldr	r3, [sp, #20]
 8009f18:	1c5d      	adds	r5, r3, #1
 8009f1a:	f883 8000 	strb.w	r8, [r3]
 8009f1e:	e782      	b.n	8009e26 <_dtoa_r+0x8fe>
 8009f20:	4630      	mov	r0, r6
 8009f22:	e7c2      	b.n	8009eaa <_dtoa_r+0x982>
 8009f24:	2301      	movs	r3, #1
 8009f26:	e7e3      	b.n	8009ef0 <_dtoa_r+0x9c8>
 8009f28:	9a00      	ldr	r2, [sp, #0]
 8009f2a:	2a00      	cmp	r2, #0
 8009f2c:	db04      	blt.n	8009f38 <_dtoa_r+0xa10>
 8009f2e:	d125      	bne.n	8009f7c <_dtoa_r+0xa54>
 8009f30:	9a06      	ldr	r2, [sp, #24]
 8009f32:	bb1a      	cbnz	r2, 8009f7c <_dtoa_r+0xa54>
 8009f34:	9a07      	ldr	r2, [sp, #28]
 8009f36:	bb0a      	cbnz	r2, 8009f7c <_dtoa_r+0xa54>
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	ddec      	ble.n	8009f16 <_dtoa_r+0x9ee>
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	9904      	ldr	r1, [sp, #16]
 8009f40:	4620      	mov	r0, r4
 8009f42:	f000 fbf1 	bl	800a728 <__lshift>
 8009f46:	4639      	mov	r1, r7
 8009f48:	9004      	str	r0, [sp, #16]
 8009f4a:	f000 fc41 	bl	800a7d0 <__mcmp>
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	dc03      	bgt.n	8009f5a <_dtoa_r+0xa32>
 8009f52:	d1e0      	bne.n	8009f16 <_dtoa_r+0x9ee>
 8009f54:	f018 0f01 	tst.w	r8, #1
 8009f58:	d0dd      	beq.n	8009f16 <_dtoa_r+0x9ee>
 8009f5a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009f5e:	d1d8      	bne.n	8009f12 <_dtoa_r+0x9ea>
 8009f60:	9b05      	ldr	r3, [sp, #20]
 8009f62:	9a05      	ldr	r2, [sp, #20]
 8009f64:	1c5d      	adds	r5, r3, #1
 8009f66:	2339      	movs	r3, #57	; 0x39
 8009f68:	7013      	strb	r3, [r2, #0]
 8009f6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009f6e:	2b39      	cmp	r3, #57	; 0x39
 8009f70:	f105 32ff 	add.w	r2, r5, #4294967295
 8009f74:	d04f      	beq.n	800a016 <_dtoa_r+0xaee>
 8009f76:	3301      	adds	r3, #1
 8009f78:	7013      	strb	r3, [r2, #0]
 8009f7a:	e754      	b.n	8009e26 <_dtoa_r+0x8fe>
 8009f7c:	9a05      	ldr	r2, [sp, #20]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	f102 0501 	add.w	r5, r2, #1
 8009f84:	dd06      	ble.n	8009f94 <_dtoa_r+0xa6c>
 8009f86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009f8a:	d0e9      	beq.n	8009f60 <_dtoa_r+0xa38>
 8009f8c:	f108 0801 	add.w	r8, r8, #1
 8009f90:	9b05      	ldr	r3, [sp, #20]
 8009f92:	e7c2      	b.n	8009f1a <_dtoa_r+0x9f2>
 8009f94:	9a02      	ldr	r2, [sp, #8]
 8009f96:	f805 8c01 	strb.w	r8, [r5, #-1]
 8009f9a:	eba5 030b 	sub.w	r3, r5, fp
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d021      	beq.n	8009fe6 <_dtoa_r+0xabe>
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	220a      	movs	r2, #10
 8009fa6:	9904      	ldr	r1, [sp, #16]
 8009fa8:	4620      	mov	r0, r4
 8009faa:	f000 fa47 	bl	800a43c <__multadd>
 8009fae:	45b1      	cmp	r9, r6
 8009fb0:	9004      	str	r0, [sp, #16]
 8009fb2:	f04f 0300 	mov.w	r3, #0
 8009fb6:	f04f 020a 	mov.w	r2, #10
 8009fba:	4649      	mov	r1, r9
 8009fbc:	4620      	mov	r0, r4
 8009fbe:	d105      	bne.n	8009fcc <_dtoa_r+0xaa4>
 8009fc0:	f000 fa3c 	bl	800a43c <__multadd>
 8009fc4:	4681      	mov	r9, r0
 8009fc6:	4606      	mov	r6, r0
 8009fc8:	9505      	str	r5, [sp, #20]
 8009fca:	e776      	b.n	8009eba <_dtoa_r+0x992>
 8009fcc:	f000 fa36 	bl	800a43c <__multadd>
 8009fd0:	4631      	mov	r1, r6
 8009fd2:	4681      	mov	r9, r0
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	220a      	movs	r2, #10
 8009fd8:	4620      	mov	r0, r4
 8009fda:	f000 fa2f 	bl	800a43c <__multadd>
 8009fde:	4606      	mov	r6, r0
 8009fe0:	e7f2      	b.n	8009fc8 <_dtoa_r+0xaa0>
 8009fe2:	f04f 0900 	mov.w	r9, #0
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	9904      	ldr	r1, [sp, #16]
 8009fea:	4620      	mov	r0, r4
 8009fec:	f000 fb9c 	bl	800a728 <__lshift>
 8009ff0:	4639      	mov	r1, r7
 8009ff2:	9004      	str	r0, [sp, #16]
 8009ff4:	f000 fbec 	bl	800a7d0 <__mcmp>
 8009ff8:	2800      	cmp	r0, #0
 8009ffa:	dcb6      	bgt.n	8009f6a <_dtoa_r+0xa42>
 8009ffc:	d102      	bne.n	800a004 <_dtoa_r+0xadc>
 8009ffe:	f018 0f01 	tst.w	r8, #1
 800a002:	d1b2      	bne.n	8009f6a <_dtoa_r+0xa42>
 800a004:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a008:	2b30      	cmp	r3, #48	; 0x30
 800a00a:	f105 32ff 	add.w	r2, r5, #4294967295
 800a00e:	f47f af0a 	bne.w	8009e26 <_dtoa_r+0x8fe>
 800a012:	4615      	mov	r5, r2
 800a014:	e7f6      	b.n	800a004 <_dtoa_r+0xadc>
 800a016:	4593      	cmp	fp, r2
 800a018:	d105      	bne.n	800a026 <_dtoa_r+0xafe>
 800a01a:	2331      	movs	r3, #49	; 0x31
 800a01c:	f10a 0a01 	add.w	sl, sl, #1
 800a020:	f88b 3000 	strb.w	r3, [fp]
 800a024:	e6ff      	b.n	8009e26 <_dtoa_r+0x8fe>
 800a026:	4615      	mov	r5, r2
 800a028:	e79f      	b.n	8009f6a <_dtoa_r+0xa42>
 800a02a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a090 <_dtoa_r+0xb68>
 800a02e:	e007      	b.n	800a040 <_dtoa_r+0xb18>
 800a030:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a032:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a094 <_dtoa_r+0xb6c>
 800a036:	b11b      	cbz	r3, 800a040 <_dtoa_r+0xb18>
 800a038:	f10b 0308 	add.w	r3, fp, #8
 800a03c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a03e:	6013      	str	r3, [r2, #0]
 800a040:	4658      	mov	r0, fp
 800a042:	b017      	add	sp, #92	; 0x5c
 800a044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a048:	9b06      	ldr	r3, [sp, #24]
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	f77f ae35 	ble.w	8009cba <_dtoa_r+0x792>
 800a050:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a052:	9307      	str	r3, [sp, #28]
 800a054:	e649      	b.n	8009cea <_dtoa_r+0x7c2>
 800a056:	9b02      	ldr	r3, [sp, #8]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	dc03      	bgt.n	800a064 <_dtoa_r+0xb3c>
 800a05c:	9b06      	ldr	r3, [sp, #24]
 800a05e:	2b02      	cmp	r3, #2
 800a060:	f73f aecc 	bgt.w	8009dfc <_dtoa_r+0x8d4>
 800a064:	465d      	mov	r5, fp
 800a066:	4639      	mov	r1, r7
 800a068:	9804      	ldr	r0, [sp, #16]
 800a06a:	f7ff f9cf 	bl	800940c <quorem>
 800a06e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a072:	f805 8b01 	strb.w	r8, [r5], #1
 800a076:	9a02      	ldr	r2, [sp, #8]
 800a078:	eba5 030b 	sub.w	r3, r5, fp
 800a07c:	429a      	cmp	r2, r3
 800a07e:	ddb0      	ble.n	8009fe2 <_dtoa_r+0xaba>
 800a080:	2300      	movs	r3, #0
 800a082:	220a      	movs	r2, #10
 800a084:	9904      	ldr	r1, [sp, #16]
 800a086:	4620      	mov	r0, r4
 800a088:	f000 f9d8 	bl	800a43c <__multadd>
 800a08c:	9004      	str	r0, [sp, #16]
 800a08e:	e7ea      	b.n	800a066 <_dtoa_r+0xb3e>
 800a090:	0800c778 	.word	0x0800c778
 800a094:	0800c79c 	.word	0x0800c79c

0800a098 <__sflush_r>:
 800a098:	898a      	ldrh	r2, [r1, #12]
 800a09a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a09e:	4605      	mov	r5, r0
 800a0a0:	0710      	lsls	r0, r2, #28
 800a0a2:	460c      	mov	r4, r1
 800a0a4:	d458      	bmi.n	800a158 <__sflush_r+0xc0>
 800a0a6:	684b      	ldr	r3, [r1, #4]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	dc05      	bgt.n	800a0b8 <__sflush_r+0x20>
 800a0ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	dc02      	bgt.n	800a0b8 <__sflush_r+0x20>
 800a0b2:	2000      	movs	r0, #0
 800a0b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0ba:	2e00      	cmp	r6, #0
 800a0bc:	d0f9      	beq.n	800a0b2 <__sflush_r+0x1a>
 800a0be:	2300      	movs	r3, #0
 800a0c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a0c4:	682f      	ldr	r7, [r5, #0]
 800a0c6:	6a21      	ldr	r1, [r4, #32]
 800a0c8:	602b      	str	r3, [r5, #0]
 800a0ca:	d032      	beq.n	800a132 <__sflush_r+0x9a>
 800a0cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a0ce:	89a3      	ldrh	r3, [r4, #12]
 800a0d0:	075a      	lsls	r2, r3, #29
 800a0d2:	d505      	bpl.n	800a0e0 <__sflush_r+0x48>
 800a0d4:	6863      	ldr	r3, [r4, #4]
 800a0d6:	1ac0      	subs	r0, r0, r3
 800a0d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a0da:	b10b      	cbz	r3, 800a0e0 <__sflush_r+0x48>
 800a0dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a0de:	1ac0      	subs	r0, r0, r3
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	4602      	mov	r2, r0
 800a0e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0e6:	6a21      	ldr	r1, [r4, #32]
 800a0e8:	4628      	mov	r0, r5
 800a0ea:	47b0      	blx	r6
 800a0ec:	1c43      	adds	r3, r0, #1
 800a0ee:	89a3      	ldrh	r3, [r4, #12]
 800a0f0:	d106      	bne.n	800a100 <__sflush_r+0x68>
 800a0f2:	6829      	ldr	r1, [r5, #0]
 800a0f4:	291d      	cmp	r1, #29
 800a0f6:	d848      	bhi.n	800a18a <__sflush_r+0xf2>
 800a0f8:	4a29      	ldr	r2, [pc, #164]	; (800a1a0 <__sflush_r+0x108>)
 800a0fa:	40ca      	lsrs	r2, r1
 800a0fc:	07d6      	lsls	r6, r2, #31
 800a0fe:	d544      	bpl.n	800a18a <__sflush_r+0xf2>
 800a100:	2200      	movs	r2, #0
 800a102:	6062      	str	r2, [r4, #4]
 800a104:	04d9      	lsls	r1, r3, #19
 800a106:	6922      	ldr	r2, [r4, #16]
 800a108:	6022      	str	r2, [r4, #0]
 800a10a:	d504      	bpl.n	800a116 <__sflush_r+0x7e>
 800a10c:	1c42      	adds	r2, r0, #1
 800a10e:	d101      	bne.n	800a114 <__sflush_r+0x7c>
 800a110:	682b      	ldr	r3, [r5, #0]
 800a112:	b903      	cbnz	r3, 800a116 <__sflush_r+0x7e>
 800a114:	6560      	str	r0, [r4, #84]	; 0x54
 800a116:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a118:	602f      	str	r7, [r5, #0]
 800a11a:	2900      	cmp	r1, #0
 800a11c:	d0c9      	beq.n	800a0b2 <__sflush_r+0x1a>
 800a11e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a122:	4299      	cmp	r1, r3
 800a124:	d002      	beq.n	800a12c <__sflush_r+0x94>
 800a126:	4628      	mov	r0, r5
 800a128:	f000 fc26 	bl	800a978 <_free_r>
 800a12c:	2000      	movs	r0, #0
 800a12e:	6360      	str	r0, [r4, #52]	; 0x34
 800a130:	e7c0      	b.n	800a0b4 <__sflush_r+0x1c>
 800a132:	2301      	movs	r3, #1
 800a134:	4628      	mov	r0, r5
 800a136:	47b0      	blx	r6
 800a138:	1c41      	adds	r1, r0, #1
 800a13a:	d1c8      	bne.n	800a0ce <__sflush_r+0x36>
 800a13c:	682b      	ldr	r3, [r5, #0]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d0c5      	beq.n	800a0ce <__sflush_r+0x36>
 800a142:	2b1d      	cmp	r3, #29
 800a144:	d001      	beq.n	800a14a <__sflush_r+0xb2>
 800a146:	2b16      	cmp	r3, #22
 800a148:	d101      	bne.n	800a14e <__sflush_r+0xb6>
 800a14a:	602f      	str	r7, [r5, #0]
 800a14c:	e7b1      	b.n	800a0b2 <__sflush_r+0x1a>
 800a14e:	89a3      	ldrh	r3, [r4, #12]
 800a150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a154:	81a3      	strh	r3, [r4, #12]
 800a156:	e7ad      	b.n	800a0b4 <__sflush_r+0x1c>
 800a158:	690f      	ldr	r7, [r1, #16]
 800a15a:	2f00      	cmp	r7, #0
 800a15c:	d0a9      	beq.n	800a0b2 <__sflush_r+0x1a>
 800a15e:	0793      	lsls	r3, r2, #30
 800a160:	680e      	ldr	r6, [r1, #0]
 800a162:	bf08      	it	eq
 800a164:	694b      	ldreq	r3, [r1, #20]
 800a166:	600f      	str	r7, [r1, #0]
 800a168:	bf18      	it	ne
 800a16a:	2300      	movne	r3, #0
 800a16c:	eba6 0807 	sub.w	r8, r6, r7
 800a170:	608b      	str	r3, [r1, #8]
 800a172:	f1b8 0f00 	cmp.w	r8, #0
 800a176:	dd9c      	ble.n	800a0b2 <__sflush_r+0x1a>
 800a178:	4643      	mov	r3, r8
 800a17a:	463a      	mov	r2, r7
 800a17c:	6a21      	ldr	r1, [r4, #32]
 800a17e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a180:	4628      	mov	r0, r5
 800a182:	47b0      	blx	r6
 800a184:	2800      	cmp	r0, #0
 800a186:	dc06      	bgt.n	800a196 <__sflush_r+0xfe>
 800a188:	89a3      	ldrh	r3, [r4, #12]
 800a18a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a18e:	81a3      	strh	r3, [r4, #12]
 800a190:	f04f 30ff 	mov.w	r0, #4294967295
 800a194:	e78e      	b.n	800a0b4 <__sflush_r+0x1c>
 800a196:	4407      	add	r7, r0
 800a198:	eba8 0800 	sub.w	r8, r8, r0
 800a19c:	e7e9      	b.n	800a172 <__sflush_r+0xda>
 800a19e:	bf00      	nop
 800a1a0:	20400001 	.word	0x20400001

0800a1a4 <_fflush_r>:
 800a1a4:	b538      	push	{r3, r4, r5, lr}
 800a1a6:	690b      	ldr	r3, [r1, #16]
 800a1a8:	4605      	mov	r5, r0
 800a1aa:	460c      	mov	r4, r1
 800a1ac:	b1db      	cbz	r3, 800a1e6 <_fflush_r+0x42>
 800a1ae:	b118      	cbz	r0, 800a1b8 <_fflush_r+0x14>
 800a1b0:	6983      	ldr	r3, [r0, #24]
 800a1b2:	b90b      	cbnz	r3, 800a1b8 <_fflush_r+0x14>
 800a1b4:	f7fe f9ca 	bl	800854c <__sinit>
 800a1b8:	4b0c      	ldr	r3, [pc, #48]	; (800a1ec <_fflush_r+0x48>)
 800a1ba:	429c      	cmp	r4, r3
 800a1bc:	d109      	bne.n	800a1d2 <_fflush_r+0x2e>
 800a1be:	686c      	ldr	r4, [r5, #4]
 800a1c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1c4:	b17b      	cbz	r3, 800a1e6 <_fflush_r+0x42>
 800a1c6:	4621      	mov	r1, r4
 800a1c8:	4628      	mov	r0, r5
 800a1ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1ce:	f7ff bf63 	b.w	800a098 <__sflush_r>
 800a1d2:	4b07      	ldr	r3, [pc, #28]	; (800a1f0 <_fflush_r+0x4c>)
 800a1d4:	429c      	cmp	r4, r3
 800a1d6:	d101      	bne.n	800a1dc <_fflush_r+0x38>
 800a1d8:	68ac      	ldr	r4, [r5, #8]
 800a1da:	e7f1      	b.n	800a1c0 <_fflush_r+0x1c>
 800a1dc:	4b05      	ldr	r3, [pc, #20]	; (800a1f4 <_fflush_r+0x50>)
 800a1de:	429c      	cmp	r4, r3
 800a1e0:	bf08      	it	eq
 800a1e2:	68ec      	ldreq	r4, [r5, #12]
 800a1e4:	e7ec      	b.n	800a1c0 <_fflush_r+0x1c>
 800a1e6:	2000      	movs	r0, #0
 800a1e8:	bd38      	pop	{r3, r4, r5, pc}
 800a1ea:	bf00      	nop
 800a1ec:	0800c724 	.word	0x0800c724
 800a1f0:	0800c744 	.word	0x0800c744
 800a1f4:	0800c704 	.word	0x0800c704

0800a1f8 <fflush>:
 800a1f8:	4601      	mov	r1, r0
 800a1fa:	b920      	cbnz	r0, 800a206 <fflush+0xe>
 800a1fc:	4b04      	ldr	r3, [pc, #16]	; (800a210 <fflush+0x18>)
 800a1fe:	4905      	ldr	r1, [pc, #20]	; (800a214 <fflush+0x1c>)
 800a200:	6818      	ldr	r0, [r3, #0]
 800a202:	f7fe ba2b 	b.w	800865c <_fwalk_reent>
 800a206:	4b04      	ldr	r3, [pc, #16]	; (800a218 <fflush+0x20>)
 800a208:	6818      	ldr	r0, [r3, #0]
 800a20a:	f7ff bfcb 	b.w	800a1a4 <_fflush_r>
 800a20e:	bf00      	nop
 800a210:	0800c764 	.word	0x0800c764
 800a214:	0800a1a5 	.word	0x0800a1a5
 800a218:	20000108 	.word	0x20000108

0800a21c <_getc_r>:
 800a21c:	b538      	push	{r3, r4, r5, lr}
 800a21e:	460c      	mov	r4, r1
 800a220:	4605      	mov	r5, r0
 800a222:	b118      	cbz	r0, 800a22c <_getc_r+0x10>
 800a224:	6983      	ldr	r3, [r0, #24]
 800a226:	b90b      	cbnz	r3, 800a22c <_getc_r+0x10>
 800a228:	f7fe f990 	bl	800854c <__sinit>
 800a22c:	4b0e      	ldr	r3, [pc, #56]	; (800a268 <_getc_r+0x4c>)
 800a22e:	429c      	cmp	r4, r3
 800a230:	d10b      	bne.n	800a24a <_getc_r+0x2e>
 800a232:	686c      	ldr	r4, [r5, #4]
 800a234:	6863      	ldr	r3, [r4, #4]
 800a236:	3b01      	subs	r3, #1
 800a238:	2b00      	cmp	r3, #0
 800a23a:	6063      	str	r3, [r4, #4]
 800a23c:	da0f      	bge.n	800a25e <_getc_r+0x42>
 800a23e:	4621      	mov	r1, r4
 800a240:	4628      	mov	r0, r5
 800a242:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a246:	f000 bd6d 	b.w	800ad24 <__srget_r>
 800a24a:	4b08      	ldr	r3, [pc, #32]	; (800a26c <_getc_r+0x50>)
 800a24c:	429c      	cmp	r4, r3
 800a24e:	d101      	bne.n	800a254 <_getc_r+0x38>
 800a250:	68ac      	ldr	r4, [r5, #8]
 800a252:	e7ef      	b.n	800a234 <_getc_r+0x18>
 800a254:	4b06      	ldr	r3, [pc, #24]	; (800a270 <_getc_r+0x54>)
 800a256:	429c      	cmp	r4, r3
 800a258:	bf08      	it	eq
 800a25a:	68ec      	ldreq	r4, [r5, #12]
 800a25c:	e7ea      	b.n	800a234 <_getc_r+0x18>
 800a25e:	6823      	ldr	r3, [r4, #0]
 800a260:	1c5a      	adds	r2, r3, #1
 800a262:	6022      	str	r2, [r4, #0]
 800a264:	7818      	ldrb	r0, [r3, #0]
 800a266:	bd38      	pop	{r3, r4, r5, pc}
 800a268:	0800c724 	.word	0x0800c724
 800a26c:	0800c744 	.word	0x0800c744
 800a270:	0800c704 	.word	0x0800c704

0800a274 <_localeconv_r>:
 800a274:	4b04      	ldr	r3, [pc, #16]	; (800a288 <_localeconv_r+0x14>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	6a18      	ldr	r0, [r3, #32]
 800a27a:	4b04      	ldr	r3, [pc, #16]	; (800a28c <_localeconv_r+0x18>)
 800a27c:	2800      	cmp	r0, #0
 800a27e:	bf08      	it	eq
 800a280:	4618      	moveq	r0, r3
 800a282:	30f0      	adds	r0, #240	; 0xf0
 800a284:	4770      	bx	lr
 800a286:	bf00      	nop
 800a288:	20000108 	.word	0x20000108
 800a28c:	2000016c 	.word	0x2000016c

0800a290 <_lseek_r>:
 800a290:	b538      	push	{r3, r4, r5, lr}
 800a292:	4c07      	ldr	r4, [pc, #28]	; (800a2b0 <_lseek_r+0x20>)
 800a294:	4605      	mov	r5, r0
 800a296:	4608      	mov	r0, r1
 800a298:	4611      	mov	r1, r2
 800a29a:	2200      	movs	r2, #0
 800a29c:	6022      	str	r2, [r4, #0]
 800a29e:	461a      	mov	r2, r3
 800a2a0:	f7f8 ff59 	bl	8003156 <_lseek>
 800a2a4:	1c43      	adds	r3, r0, #1
 800a2a6:	d102      	bne.n	800a2ae <_lseek_r+0x1e>
 800a2a8:	6823      	ldr	r3, [r4, #0]
 800a2aa:	b103      	cbz	r3, 800a2ae <_lseek_r+0x1e>
 800a2ac:	602b      	str	r3, [r5, #0]
 800a2ae:	bd38      	pop	{r3, r4, r5, pc}
 800a2b0:	20000c18 	.word	0x20000c18

0800a2b4 <__swhatbuf_r>:
 800a2b4:	b570      	push	{r4, r5, r6, lr}
 800a2b6:	460e      	mov	r6, r1
 800a2b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2bc:	2900      	cmp	r1, #0
 800a2be:	b096      	sub	sp, #88	; 0x58
 800a2c0:	4614      	mov	r4, r2
 800a2c2:	461d      	mov	r5, r3
 800a2c4:	da07      	bge.n	800a2d6 <__swhatbuf_r+0x22>
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	602b      	str	r3, [r5, #0]
 800a2ca:	89b3      	ldrh	r3, [r6, #12]
 800a2cc:	061a      	lsls	r2, r3, #24
 800a2ce:	d410      	bmi.n	800a2f2 <__swhatbuf_r+0x3e>
 800a2d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a2d4:	e00e      	b.n	800a2f4 <__swhatbuf_r+0x40>
 800a2d6:	466a      	mov	r2, sp
 800a2d8:	f000 fd50 	bl	800ad7c <_fstat_r>
 800a2dc:	2800      	cmp	r0, #0
 800a2de:	dbf2      	blt.n	800a2c6 <__swhatbuf_r+0x12>
 800a2e0:	9a01      	ldr	r2, [sp, #4]
 800a2e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a2e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a2ea:	425a      	negs	r2, r3
 800a2ec:	415a      	adcs	r2, r3
 800a2ee:	602a      	str	r2, [r5, #0]
 800a2f0:	e7ee      	b.n	800a2d0 <__swhatbuf_r+0x1c>
 800a2f2:	2340      	movs	r3, #64	; 0x40
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	6023      	str	r3, [r4, #0]
 800a2f8:	b016      	add	sp, #88	; 0x58
 800a2fa:	bd70      	pop	{r4, r5, r6, pc}

0800a2fc <__smakebuf_r>:
 800a2fc:	898b      	ldrh	r3, [r1, #12]
 800a2fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a300:	079d      	lsls	r5, r3, #30
 800a302:	4606      	mov	r6, r0
 800a304:	460c      	mov	r4, r1
 800a306:	d507      	bpl.n	800a318 <__smakebuf_r+0x1c>
 800a308:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a30c:	6023      	str	r3, [r4, #0]
 800a30e:	6123      	str	r3, [r4, #16]
 800a310:	2301      	movs	r3, #1
 800a312:	6163      	str	r3, [r4, #20]
 800a314:	b002      	add	sp, #8
 800a316:	bd70      	pop	{r4, r5, r6, pc}
 800a318:	ab01      	add	r3, sp, #4
 800a31a:	466a      	mov	r2, sp
 800a31c:	f7ff ffca 	bl	800a2b4 <__swhatbuf_r>
 800a320:	9900      	ldr	r1, [sp, #0]
 800a322:	4605      	mov	r5, r0
 800a324:	4630      	mov	r0, r6
 800a326:	f7fe f9f5 	bl	8008714 <_malloc_r>
 800a32a:	b948      	cbnz	r0, 800a340 <__smakebuf_r+0x44>
 800a32c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a330:	059a      	lsls	r2, r3, #22
 800a332:	d4ef      	bmi.n	800a314 <__smakebuf_r+0x18>
 800a334:	f023 0303 	bic.w	r3, r3, #3
 800a338:	f043 0302 	orr.w	r3, r3, #2
 800a33c:	81a3      	strh	r3, [r4, #12]
 800a33e:	e7e3      	b.n	800a308 <__smakebuf_r+0xc>
 800a340:	4b0d      	ldr	r3, [pc, #52]	; (800a378 <__smakebuf_r+0x7c>)
 800a342:	62b3      	str	r3, [r6, #40]	; 0x28
 800a344:	89a3      	ldrh	r3, [r4, #12]
 800a346:	6020      	str	r0, [r4, #0]
 800a348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a34c:	81a3      	strh	r3, [r4, #12]
 800a34e:	9b00      	ldr	r3, [sp, #0]
 800a350:	6163      	str	r3, [r4, #20]
 800a352:	9b01      	ldr	r3, [sp, #4]
 800a354:	6120      	str	r0, [r4, #16]
 800a356:	b15b      	cbz	r3, 800a370 <__smakebuf_r+0x74>
 800a358:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a35c:	4630      	mov	r0, r6
 800a35e:	f000 fd1f 	bl	800ada0 <_isatty_r>
 800a362:	b128      	cbz	r0, 800a370 <__smakebuf_r+0x74>
 800a364:	89a3      	ldrh	r3, [r4, #12]
 800a366:	f023 0303 	bic.w	r3, r3, #3
 800a36a:	f043 0301 	orr.w	r3, r3, #1
 800a36e:	81a3      	strh	r3, [r4, #12]
 800a370:	89a3      	ldrh	r3, [r4, #12]
 800a372:	431d      	orrs	r5, r3
 800a374:	81a5      	strh	r5, [r4, #12]
 800a376:	e7cd      	b.n	800a314 <__smakebuf_r+0x18>
 800a378:	08008515 	.word	0x08008515

0800a37c <malloc>:
 800a37c:	4b02      	ldr	r3, [pc, #8]	; (800a388 <malloc+0xc>)
 800a37e:	4601      	mov	r1, r0
 800a380:	6818      	ldr	r0, [r3, #0]
 800a382:	f7fe b9c7 	b.w	8008714 <_malloc_r>
 800a386:	bf00      	nop
 800a388:	20000108 	.word	0x20000108

0800a38c <memcpy>:
 800a38c:	b510      	push	{r4, lr}
 800a38e:	1e43      	subs	r3, r0, #1
 800a390:	440a      	add	r2, r1
 800a392:	4291      	cmp	r1, r2
 800a394:	d100      	bne.n	800a398 <memcpy+0xc>
 800a396:	bd10      	pop	{r4, pc}
 800a398:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a39c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3a0:	e7f7      	b.n	800a392 <memcpy+0x6>

0800a3a2 <__malloc_lock>:
 800a3a2:	4770      	bx	lr

0800a3a4 <__malloc_unlock>:
 800a3a4:	4770      	bx	lr

0800a3a6 <_Balloc>:
 800a3a6:	b570      	push	{r4, r5, r6, lr}
 800a3a8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a3aa:	4604      	mov	r4, r0
 800a3ac:	460e      	mov	r6, r1
 800a3ae:	b93d      	cbnz	r5, 800a3c0 <_Balloc+0x1a>
 800a3b0:	2010      	movs	r0, #16
 800a3b2:	f7ff ffe3 	bl	800a37c <malloc>
 800a3b6:	6260      	str	r0, [r4, #36]	; 0x24
 800a3b8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a3bc:	6005      	str	r5, [r0, #0]
 800a3be:	60c5      	str	r5, [r0, #12]
 800a3c0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a3c2:	68eb      	ldr	r3, [r5, #12]
 800a3c4:	b183      	cbz	r3, 800a3e8 <_Balloc+0x42>
 800a3c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3c8:	68db      	ldr	r3, [r3, #12]
 800a3ca:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a3ce:	b9b8      	cbnz	r0, 800a400 <_Balloc+0x5a>
 800a3d0:	2101      	movs	r1, #1
 800a3d2:	fa01 f506 	lsl.w	r5, r1, r6
 800a3d6:	1d6a      	adds	r2, r5, #5
 800a3d8:	0092      	lsls	r2, r2, #2
 800a3da:	4620      	mov	r0, r4
 800a3dc:	f000 fabe 	bl	800a95c <_calloc_r>
 800a3e0:	b160      	cbz	r0, 800a3fc <_Balloc+0x56>
 800a3e2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a3e6:	e00e      	b.n	800a406 <_Balloc+0x60>
 800a3e8:	2221      	movs	r2, #33	; 0x21
 800a3ea:	2104      	movs	r1, #4
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	f000 fab5 	bl	800a95c <_calloc_r>
 800a3f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3f4:	60e8      	str	r0, [r5, #12]
 800a3f6:	68db      	ldr	r3, [r3, #12]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d1e4      	bne.n	800a3c6 <_Balloc+0x20>
 800a3fc:	2000      	movs	r0, #0
 800a3fe:	bd70      	pop	{r4, r5, r6, pc}
 800a400:	6802      	ldr	r2, [r0, #0]
 800a402:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a406:	2300      	movs	r3, #0
 800a408:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a40c:	e7f7      	b.n	800a3fe <_Balloc+0x58>

0800a40e <_Bfree>:
 800a40e:	b570      	push	{r4, r5, r6, lr}
 800a410:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a412:	4606      	mov	r6, r0
 800a414:	460d      	mov	r5, r1
 800a416:	b93c      	cbnz	r4, 800a428 <_Bfree+0x1a>
 800a418:	2010      	movs	r0, #16
 800a41a:	f7ff ffaf 	bl	800a37c <malloc>
 800a41e:	6270      	str	r0, [r6, #36]	; 0x24
 800a420:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a424:	6004      	str	r4, [r0, #0]
 800a426:	60c4      	str	r4, [r0, #12]
 800a428:	b13d      	cbz	r5, 800a43a <_Bfree+0x2c>
 800a42a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a42c:	686a      	ldr	r2, [r5, #4]
 800a42e:	68db      	ldr	r3, [r3, #12]
 800a430:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a434:	6029      	str	r1, [r5, #0]
 800a436:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a43a:	bd70      	pop	{r4, r5, r6, pc}

0800a43c <__multadd>:
 800a43c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a440:	690d      	ldr	r5, [r1, #16]
 800a442:	461f      	mov	r7, r3
 800a444:	4606      	mov	r6, r0
 800a446:	460c      	mov	r4, r1
 800a448:	f101 0c14 	add.w	ip, r1, #20
 800a44c:	2300      	movs	r3, #0
 800a44e:	f8dc 0000 	ldr.w	r0, [ip]
 800a452:	b281      	uxth	r1, r0
 800a454:	fb02 7101 	mla	r1, r2, r1, r7
 800a458:	0c0f      	lsrs	r7, r1, #16
 800a45a:	0c00      	lsrs	r0, r0, #16
 800a45c:	fb02 7000 	mla	r0, r2, r0, r7
 800a460:	b289      	uxth	r1, r1
 800a462:	3301      	adds	r3, #1
 800a464:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a468:	429d      	cmp	r5, r3
 800a46a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a46e:	f84c 1b04 	str.w	r1, [ip], #4
 800a472:	dcec      	bgt.n	800a44e <__multadd+0x12>
 800a474:	b1d7      	cbz	r7, 800a4ac <__multadd+0x70>
 800a476:	68a3      	ldr	r3, [r4, #8]
 800a478:	42ab      	cmp	r3, r5
 800a47a:	dc12      	bgt.n	800a4a2 <__multadd+0x66>
 800a47c:	6861      	ldr	r1, [r4, #4]
 800a47e:	4630      	mov	r0, r6
 800a480:	3101      	adds	r1, #1
 800a482:	f7ff ff90 	bl	800a3a6 <_Balloc>
 800a486:	6922      	ldr	r2, [r4, #16]
 800a488:	3202      	adds	r2, #2
 800a48a:	f104 010c 	add.w	r1, r4, #12
 800a48e:	4680      	mov	r8, r0
 800a490:	0092      	lsls	r2, r2, #2
 800a492:	300c      	adds	r0, #12
 800a494:	f7ff ff7a 	bl	800a38c <memcpy>
 800a498:	4621      	mov	r1, r4
 800a49a:	4630      	mov	r0, r6
 800a49c:	f7ff ffb7 	bl	800a40e <_Bfree>
 800a4a0:	4644      	mov	r4, r8
 800a4a2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a4a6:	3501      	adds	r5, #1
 800a4a8:	615f      	str	r7, [r3, #20]
 800a4aa:	6125      	str	r5, [r4, #16]
 800a4ac:	4620      	mov	r0, r4
 800a4ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a4b2 <__hi0bits>:
 800a4b2:	0c02      	lsrs	r2, r0, #16
 800a4b4:	0412      	lsls	r2, r2, #16
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	b9b2      	cbnz	r2, 800a4e8 <__hi0bits+0x36>
 800a4ba:	0403      	lsls	r3, r0, #16
 800a4bc:	2010      	movs	r0, #16
 800a4be:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a4c2:	bf04      	itt	eq
 800a4c4:	021b      	lsleq	r3, r3, #8
 800a4c6:	3008      	addeq	r0, #8
 800a4c8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a4cc:	bf04      	itt	eq
 800a4ce:	011b      	lsleq	r3, r3, #4
 800a4d0:	3004      	addeq	r0, #4
 800a4d2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a4d6:	bf04      	itt	eq
 800a4d8:	009b      	lsleq	r3, r3, #2
 800a4da:	3002      	addeq	r0, #2
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	db06      	blt.n	800a4ee <__hi0bits+0x3c>
 800a4e0:	005b      	lsls	r3, r3, #1
 800a4e2:	d503      	bpl.n	800a4ec <__hi0bits+0x3a>
 800a4e4:	3001      	adds	r0, #1
 800a4e6:	4770      	bx	lr
 800a4e8:	2000      	movs	r0, #0
 800a4ea:	e7e8      	b.n	800a4be <__hi0bits+0xc>
 800a4ec:	2020      	movs	r0, #32
 800a4ee:	4770      	bx	lr

0800a4f0 <__lo0bits>:
 800a4f0:	6803      	ldr	r3, [r0, #0]
 800a4f2:	f013 0207 	ands.w	r2, r3, #7
 800a4f6:	4601      	mov	r1, r0
 800a4f8:	d00b      	beq.n	800a512 <__lo0bits+0x22>
 800a4fa:	07da      	lsls	r2, r3, #31
 800a4fc:	d423      	bmi.n	800a546 <__lo0bits+0x56>
 800a4fe:	0798      	lsls	r0, r3, #30
 800a500:	bf49      	itett	mi
 800a502:	085b      	lsrmi	r3, r3, #1
 800a504:	089b      	lsrpl	r3, r3, #2
 800a506:	2001      	movmi	r0, #1
 800a508:	600b      	strmi	r3, [r1, #0]
 800a50a:	bf5c      	itt	pl
 800a50c:	600b      	strpl	r3, [r1, #0]
 800a50e:	2002      	movpl	r0, #2
 800a510:	4770      	bx	lr
 800a512:	b298      	uxth	r0, r3
 800a514:	b9a8      	cbnz	r0, 800a542 <__lo0bits+0x52>
 800a516:	0c1b      	lsrs	r3, r3, #16
 800a518:	2010      	movs	r0, #16
 800a51a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a51e:	bf04      	itt	eq
 800a520:	0a1b      	lsreq	r3, r3, #8
 800a522:	3008      	addeq	r0, #8
 800a524:	071a      	lsls	r2, r3, #28
 800a526:	bf04      	itt	eq
 800a528:	091b      	lsreq	r3, r3, #4
 800a52a:	3004      	addeq	r0, #4
 800a52c:	079a      	lsls	r2, r3, #30
 800a52e:	bf04      	itt	eq
 800a530:	089b      	lsreq	r3, r3, #2
 800a532:	3002      	addeq	r0, #2
 800a534:	07da      	lsls	r2, r3, #31
 800a536:	d402      	bmi.n	800a53e <__lo0bits+0x4e>
 800a538:	085b      	lsrs	r3, r3, #1
 800a53a:	d006      	beq.n	800a54a <__lo0bits+0x5a>
 800a53c:	3001      	adds	r0, #1
 800a53e:	600b      	str	r3, [r1, #0]
 800a540:	4770      	bx	lr
 800a542:	4610      	mov	r0, r2
 800a544:	e7e9      	b.n	800a51a <__lo0bits+0x2a>
 800a546:	2000      	movs	r0, #0
 800a548:	4770      	bx	lr
 800a54a:	2020      	movs	r0, #32
 800a54c:	4770      	bx	lr

0800a54e <__i2b>:
 800a54e:	b510      	push	{r4, lr}
 800a550:	460c      	mov	r4, r1
 800a552:	2101      	movs	r1, #1
 800a554:	f7ff ff27 	bl	800a3a6 <_Balloc>
 800a558:	2201      	movs	r2, #1
 800a55a:	6144      	str	r4, [r0, #20]
 800a55c:	6102      	str	r2, [r0, #16]
 800a55e:	bd10      	pop	{r4, pc}

0800a560 <__multiply>:
 800a560:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a564:	4614      	mov	r4, r2
 800a566:	690a      	ldr	r2, [r1, #16]
 800a568:	6923      	ldr	r3, [r4, #16]
 800a56a:	429a      	cmp	r2, r3
 800a56c:	bfb8      	it	lt
 800a56e:	460b      	movlt	r3, r1
 800a570:	4688      	mov	r8, r1
 800a572:	bfbc      	itt	lt
 800a574:	46a0      	movlt	r8, r4
 800a576:	461c      	movlt	r4, r3
 800a578:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a57c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a580:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a584:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a588:	eb07 0609 	add.w	r6, r7, r9
 800a58c:	42b3      	cmp	r3, r6
 800a58e:	bfb8      	it	lt
 800a590:	3101      	addlt	r1, #1
 800a592:	f7ff ff08 	bl	800a3a6 <_Balloc>
 800a596:	f100 0514 	add.w	r5, r0, #20
 800a59a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a59e:	462b      	mov	r3, r5
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	4573      	cmp	r3, lr
 800a5a4:	d316      	bcc.n	800a5d4 <__multiply+0x74>
 800a5a6:	f104 0214 	add.w	r2, r4, #20
 800a5aa:	f108 0114 	add.w	r1, r8, #20
 800a5ae:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a5b2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a5b6:	9300      	str	r3, [sp, #0]
 800a5b8:	9b00      	ldr	r3, [sp, #0]
 800a5ba:	9201      	str	r2, [sp, #4]
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d80c      	bhi.n	800a5da <__multiply+0x7a>
 800a5c0:	2e00      	cmp	r6, #0
 800a5c2:	dd03      	ble.n	800a5cc <__multiply+0x6c>
 800a5c4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d05d      	beq.n	800a688 <__multiply+0x128>
 800a5cc:	6106      	str	r6, [r0, #16]
 800a5ce:	b003      	add	sp, #12
 800a5d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5d4:	f843 2b04 	str.w	r2, [r3], #4
 800a5d8:	e7e3      	b.n	800a5a2 <__multiply+0x42>
 800a5da:	f8b2 b000 	ldrh.w	fp, [r2]
 800a5de:	f1bb 0f00 	cmp.w	fp, #0
 800a5e2:	d023      	beq.n	800a62c <__multiply+0xcc>
 800a5e4:	4689      	mov	r9, r1
 800a5e6:	46ac      	mov	ip, r5
 800a5e8:	f04f 0800 	mov.w	r8, #0
 800a5ec:	f859 4b04 	ldr.w	r4, [r9], #4
 800a5f0:	f8dc a000 	ldr.w	sl, [ip]
 800a5f4:	b2a3      	uxth	r3, r4
 800a5f6:	fa1f fa8a 	uxth.w	sl, sl
 800a5fa:	fb0b a303 	mla	r3, fp, r3, sl
 800a5fe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a602:	f8dc 4000 	ldr.w	r4, [ip]
 800a606:	4443      	add	r3, r8
 800a608:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a60c:	fb0b 840a 	mla	r4, fp, sl, r8
 800a610:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a614:	46e2      	mov	sl, ip
 800a616:	b29b      	uxth	r3, r3
 800a618:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a61c:	454f      	cmp	r7, r9
 800a61e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a622:	f84a 3b04 	str.w	r3, [sl], #4
 800a626:	d82b      	bhi.n	800a680 <__multiply+0x120>
 800a628:	f8cc 8004 	str.w	r8, [ip, #4]
 800a62c:	9b01      	ldr	r3, [sp, #4]
 800a62e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a632:	3204      	adds	r2, #4
 800a634:	f1ba 0f00 	cmp.w	sl, #0
 800a638:	d020      	beq.n	800a67c <__multiply+0x11c>
 800a63a:	682b      	ldr	r3, [r5, #0]
 800a63c:	4689      	mov	r9, r1
 800a63e:	46a8      	mov	r8, r5
 800a640:	f04f 0b00 	mov.w	fp, #0
 800a644:	f8b9 c000 	ldrh.w	ip, [r9]
 800a648:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a64c:	fb0a 440c 	mla	r4, sl, ip, r4
 800a650:	445c      	add	r4, fp
 800a652:	46c4      	mov	ip, r8
 800a654:	b29b      	uxth	r3, r3
 800a656:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a65a:	f84c 3b04 	str.w	r3, [ip], #4
 800a65e:	f859 3b04 	ldr.w	r3, [r9], #4
 800a662:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a666:	0c1b      	lsrs	r3, r3, #16
 800a668:	fb0a b303 	mla	r3, sl, r3, fp
 800a66c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a670:	454f      	cmp	r7, r9
 800a672:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a676:	d805      	bhi.n	800a684 <__multiply+0x124>
 800a678:	f8c8 3004 	str.w	r3, [r8, #4]
 800a67c:	3504      	adds	r5, #4
 800a67e:	e79b      	b.n	800a5b8 <__multiply+0x58>
 800a680:	46d4      	mov	ip, sl
 800a682:	e7b3      	b.n	800a5ec <__multiply+0x8c>
 800a684:	46e0      	mov	r8, ip
 800a686:	e7dd      	b.n	800a644 <__multiply+0xe4>
 800a688:	3e01      	subs	r6, #1
 800a68a:	e799      	b.n	800a5c0 <__multiply+0x60>

0800a68c <__pow5mult>:
 800a68c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a690:	4615      	mov	r5, r2
 800a692:	f012 0203 	ands.w	r2, r2, #3
 800a696:	4606      	mov	r6, r0
 800a698:	460f      	mov	r7, r1
 800a69a:	d007      	beq.n	800a6ac <__pow5mult+0x20>
 800a69c:	3a01      	subs	r2, #1
 800a69e:	4c21      	ldr	r4, [pc, #132]	; (800a724 <__pow5mult+0x98>)
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6a6:	f7ff fec9 	bl	800a43c <__multadd>
 800a6aa:	4607      	mov	r7, r0
 800a6ac:	10ad      	asrs	r5, r5, #2
 800a6ae:	d035      	beq.n	800a71c <__pow5mult+0x90>
 800a6b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a6b2:	b93c      	cbnz	r4, 800a6c4 <__pow5mult+0x38>
 800a6b4:	2010      	movs	r0, #16
 800a6b6:	f7ff fe61 	bl	800a37c <malloc>
 800a6ba:	6270      	str	r0, [r6, #36]	; 0x24
 800a6bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6c0:	6004      	str	r4, [r0, #0]
 800a6c2:	60c4      	str	r4, [r0, #12]
 800a6c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a6c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6cc:	b94c      	cbnz	r4, 800a6e2 <__pow5mult+0x56>
 800a6ce:	f240 2171 	movw	r1, #625	; 0x271
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	f7ff ff3b 	bl	800a54e <__i2b>
 800a6d8:	2300      	movs	r3, #0
 800a6da:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6de:	4604      	mov	r4, r0
 800a6e0:	6003      	str	r3, [r0, #0]
 800a6e2:	f04f 0800 	mov.w	r8, #0
 800a6e6:	07eb      	lsls	r3, r5, #31
 800a6e8:	d50a      	bpl.n	800a700 <__pow5mult+0x74>
 800a6ea:	4639      	mov	r1, r7
 800a6ec:	4622      	mov	r2, r4
 800a6ee:	4630      	mov	r0, r6
 800a6f0:	f7ff ff36 	bl	800a560 <__multiply>
 800a6f4:	4639      	mov	r1, r7
 800a6f6:	4681      	mov	r9, r0
 800a6f8:	4630      	mov	r0, r6
 800a6fa:	f7ff fe88 	bl	800a40e <_Bfree>
 800a6fe:	464f      	mov	r7, r9
 800a700:	106d      	asrs	r5, r5, #1
 800a702:	d00b      	beq.n	800a71c <__pow5mult+0x90>
 800a704:	6820      	ldr	r0, [r4, #0]
 800a706:	b938      	cbnz	r0, 800a718 <__pow5mult+0x8c>
 800a708:	4622      	mov	r2, r4
 800a70a:	4621      	mov	r1, r4
 800a70c:	4630      	mov	r0, r6
 800a70e:	f7ff ff27 	bl	800a560 <__multiply>
 800a712:	6020      	str	r0, [r4, #0]
 800a714:	f8c0 8000 	str.w	r8, [r0]
 800a718:	4604      	mov	r4, r0
 800a71a:	e7e4      	b.n	800a6e6 <__pow5mult+0x5a>
 800a71c:	4638      	mov	r0, r7
 800a71e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a722:	bf00      	nop
 800a724:	0800c8a0 	.word	0x0800c8a0

0800a728 <__lshift>:
 800a728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a72c:	460c      	mov	r4, r1
 800a72e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a732:	6923      	ldr	r3, [r4, #16]
 800a734:	6849      	ldr	r1, [r1, #4]
 800a736:	eb0a 0903 	add.w	r9, sl, r3
 800a73a:	68a3      	ldr	r3, [r4, #8]
 800a73c:	4607      	mov	r7, r0
 800a73e:	4616      	mov	r6, r2
 800a740:	f109 0501 	add.w	r5, r9, #1
 800a744:	42ab      	cmp	r3, r5
 800a746:	db32      	blt.n	800a7ae <__lshift+0x86>
 800a748:	4638      	mov	r0, r7
 800a74a:	f7ff fe2c 	bl	800a3a6 <_Balloc>
 800a74e:	2300      	movs	r3, #0
 800a750:	4680      	mov	r8, r0
 800a752:	f100 0114 	add.w	r1, r0, #20
 800a756:	461a      	mov	r2, r3
 800a758:	4553      	cmp	r3, sl
 800a75a:	db2b      	blt.n	800a7b4 <__lshift+0x8c>
 800a75c:	6920      	ldr	r0, [r4, #16]
 800a75e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a762:	f104 0314 	add.w	r3, r4, #20
 800a766:	f016 021f 	ands.w	r2, r6, #31
 800a76a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a76e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a772:	d025      	beq.n	800a7c0 <__lshift+0x98>
 800a774:	f1c2 0e20 	rsb	lr, r2, #32
 800a778:	2000      	movs	r0, #0
 800a77a:	681e      	ldr	r6, [r3, #0]
 800a77c:	468a      	mov	sl, r1
 800a77e:	4096      	lsls	r6, r2
 800a780:	4330      	orrs	r0, r6
 800a782:	f84a 0b04 	str.w	r0, [sl], #4
 800a786:	f853 0b04 	ldr.w	r0, [r3], #4
 800a78a:	459c      	cmp	ip, r3
 800a78c:	fa20 f00e 	lsr.w	r0, r0, lr
 800a790:	d814      	bhi.n	800a7bc <__lshift+0x94>
 800a792:	6048      	str	r0, [r1, #4]
 800a794:	b108      	cbz	r0, 800a79a <__lshift+0x72>
 800a796:	f109 0502 	add.w	r5, r9, #2
 800a79a:	3d01      	subs	r5, #1
 800a79c:	4638      	mov	r0, r7
 800a79e:	f8c8 5010 	str.w	r5, [r8, #16]
 800a7a2:	4621      	mov	r1, r4
 800a7a4:	f7ff fe33 	bl	800a40e <_Bfree>
 800a7a8:	4640      	mov	r0, r8
 800a7aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7ae:	3101      	adds	r1, #1
 800a7b0:	005b      	lsls	r3, r3, #1
 800a7b2:	e7c7      	b.n	800a744 <__lshift+0x1c>
 800a7b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	e7cd      	b.n	800a758 <__lshift+0x30>
 800a7bc:	4651      	mov	r1, sl
 800a7be:	e7dc      	b.n	800a77a <__lshift+0x52>
 800a7c0:	3904      	subs	r1, #4
 800a7c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7c6:	f841 2f04 	str.w	r2, [r1, #4]!
 800a7ca:	459c      	cmp	ip, r3
 800a7cc:	d8f9      	bhi.n	800a7c2 <__lshift+0x9a>
 800a7ce:	e7e4      	b.n	800a79a <__lshift+0x72>

0800a7d0 <__mcmp>:
 800a7d0:	6903      	ldr	r3, [r0, #16]
 800a7d2:	690a      	ldr	r2, [r1, #16]
 800a7d4:	1a9b      	subs	r3, r3, r2
 800a7d6:	b530      	push	{r4, r5, lr}
 800a7d8:	d10c      	bne.n	800a7f4 <__mcmp+0x24>
 800a7da:	0092      	lsls	r2, r2, #2
 800a7dc:	3014      	adds	r0, #20
 800a7de:	3114      	adds	r1, #20
 800a7e0:	1884      	adds	r4, r0, r2
 800a7e2:	4411      	add	r1, r2
 800a7e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a7e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a7ec:	4295      	cmp	r5, r2
 800a7ee:	d003      	beq.n	800a7f8 <__mcmp+0x28>
 800a7f0:	d305      	bcc.n	800a7fe <__mcmp+0x2e>
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	bd30      	pop	{r4, r5, pc}
 800a7f8:	42a0      	cmp	r0, r4
 800a7fa:	d3f3      	bcc.n	800a7e4 <__mcmp+0x14>
 800a7fc:	e7fa      	b.n	800a7f4 <__mcmp+0x24>
 800a7fe:	f04f 33ff 	mov.w	r3, #4294967295
 800a802:	e7f7      	b.n	800a7f4 <__mcmp+0x24>

0800a804 <__mdiff>:
 800a804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a808:	460d      	mov	r5, r1
 800a80a:	4607      	mov	r7, r0
 800a80c:	4611      	mov	r1, r2
 800a80e:	4628      	mov	r0, r5
 800a810:	4614      	mov	r4, r2
 800a812:	f7ff ffdd 	bl	800a7d0 <__mcmp>
 800a816:	1e06      	subs	r6, r0, #0
 800a818:	d108      	bne.n	800a82c <__mdiff+0x28>
 800a81a:	4631      	mov	r1, r6
 800a81c:	4638      	mov	r0, r7
 800a81e:	f7ff fdc2 	bl	800a3a6 <_Balloc>
 800a822:	2301      	movs	r3, #1
 800a824:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a82c:	bfa4      	itt	ge
 800a82e:	4623      	movge	r3, r4
 800a830:	462c      	movge	r4, r5
 800a832:	4638      	mov	r0, r7
 800a834:	6861      	ldr	r1, [r4, #4]
 800a836:	bfa6      	itte	ge
 800a838:	461d      	movge	r5, r3
 800a83a:	2600      	movge	r6, #0
 800a83c:	2601      	movlt	r6, #1
 800a83e:	f7ff fdb2 	bl	800a3a6 <_Balloc>
 800a842:	692b      	ldr	r3, [r5, #16]
 800a844:	60c6      	str	r6, [r0, #12]
 800a846:	6926      	ldr	r6, [r4, #16]
 800a848:	f105 0914 	add.w	r9, r5, #20
 800a84c:	f104 0214 	add.w	r2, r4, #20
 800a850:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a854:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a858:	f100 0514 	add.w	r5, r0, #20
 800a85c:	f04f 0e00 	mov.w	lr, #0
 800a860:	f852 ab04 	ldr.w	sl, [r2], #4
 800a864:	f859 4b04 	ldr.w	r4, [r9], #4
 800a868:	fa1e f18a 	uxtah	r1, lr, sl
 800a86c:	b2a3      	uxth	r3, r4
 800a86e:	1ac9      	subs	r1, r1, r3
 800a870:	0c23      	lsrs	r3, r4, #16
 800a872:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a876:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a87a:	b289      	uxth	r1, r1
 800a87c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a880:	45c8      	cmp	r8, r9
 800a882:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a886:	4694      	mov	ip, r2
 800a888:	f845 3b04 	str.w	r3, [r5], #4
 800a88c:	d8e8      	bhi.n	800a860 <__mdiff+0x5c>
 800a88e:	45bc      	cmp	ip, r7
 800a890:	d304      	bcc.n	800a89c <__mdiff+0x98>
 800a892:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a896:	b183      	cbz	r3, 800a8ba <__mdiff+0xb6>
 800a898:	6106      	str	r6, [r0, #16]
 800a89a:	e7c5      	b.n	800a828 <__mdiff+0x24>
 800a89c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a8a0:	fa1e f381 	uxtah	r3, lr, r1
 800a8a4:	141a      	asrs	r2, r3, #16
 800a8a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a8aa:	b29b      	uxth	r3, r3
 800a8ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a8b4:	f845 3b04 	str.w	r3, [r5], #4
 800a8b8:	e7e9      	b.n	800a88e <__mdiff+0x8a>
 800a8ba:	3e01      	subs	r6, #1
 800a8bc:	e7e9      	b.n	800a892 <__mdiff+0x8e>

0800a8be <__d2b>:
 800a8be:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a8c2:	460e      	mov	r6, r1
 800a8c4:	2101      	movs	r1, #1
 800a8c6:	ec59 8b10 	vmov	r8, r9, d0
 800a8ca:	4615      	mov	r5, r2
 800a8cc:	f7ff fd6b 	bl	800a3a6 <_Balloc>
 800a8d0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a8d4:	4607      	mov	r7, r0
 800a8d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8da:	bb34      	cbnz	r4, 800a92a <__d2b+0x6c>
 800a8dc:	9301      	str	r3, [sp, #4]
 800a8de:	f1b8 0300 	subs.w	r3, r8, #0
 800a8e2:	d027      	beq.n	800a934 <__d2b+0x76>
 800a8e4:	a802      	add	r0, sp, #8
 800a8e6:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a8ea:	f7ff fe01 	bl	800a4f0 <__lo0bits>
 800a8ee:	9900      	ldr	r1, [sp, #0]
 800a8f0:	b1f0      	cbz	r0, 800a930 <__d2b+0x72>
 800a8f2:	9a01      	ldr	r2, [sp, #4]
 800a8f4:	f1c0 0320 	rsb	r3, r0, #32
 800a8f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a8fc:	430b      	orrs	r3, r1
 800a8fe:	40c2      	lsrs	r2, r0
 800a900:	617b      	str	r3, [r7, #20]
 800a902:	9201      	str	r2, [sp, #4]
 800a904:	9b01      	ldr	r3, [sp, #4]
 800a906:	61bb      	str	r3, [r7, #24]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	bf14      	ite	ne
 800a90c:	2102      	movne	r1, #2
 800a90e:	2101      	moveq	r1, #1
 800a910:	6139      	str	r1, [r7, #16]
 800a912:	b1c4      	cbz	r4, 800a946 <__d2b+0x88>
 800a914:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a918:	4404      	add	r4, r0
 800a91a:	6034      	str	r4, [r6, #0]
 800a91c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a920:	6028      	str	r0, [r5, #0]
 800a922:	4638      	mov	r0, r7
 800a924:	b003      	add	sp, #12
 800a926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a92a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a92e:	e7d5      	b.n	800a8dc <__d2b+0x1e>
 800a930:	6179      	str	r1, [r7, #20]
 800a932:	e7e7      	b.n	800a904 <__d2b+0x46>
 800a934:	a801      	add	r0, sp, #4
 800a936:	f7ff fddb 	bl	800a4f0 <__lo0bits>
 800a93a:	9b01      	ldr	r3, [sp, #4]
 800a93c:	617b      	str	r3, [r7, #20]
 800a93e:	2101      	movs	r1, #1
 800a940:	6139      	str	r1, [r7, #16]
 800a942:	3020      	adds	r0, #32
 800a944:	e7e5      	b.n	800a912 <__d2b+0x54>
 800a946:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a94a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a94e:	6030      	str	r0, [r6, #0]
 800a950:	6918      	ldr	r0, [r3, #16]
 800a952:	f7ff fdae 	bl	800a4b2 <__hi0bits>
 800a956:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a95a:	e7e1      	b.n	800a920 <__d2b+0x62>

0800a95c <_calloc_r>:
 800a95c:	b538      	push	{r3, r4, r5, lr}
 800a95e:	fb02 f401 	mul.w	r4, r2, r1
 800a962:	4621      	mov	r1, r4
 800a964:	f7fd fed6 	bl	8008714 <_malloc_r>
 800a968:	4605      	mov	r5, r0
 800a96a:	b118      	cbz	r0, 800a974 <_calloc_r+0x18>
 800a96c:	4622      	mov	r2, r4
 800a96e:	2100      	movs	r1, #0
 800a970:	f7fd fec8 	bl	8008704 <memset>
 800a974:	4628      	mov	r0, r5
 800a976:	bd38      	pop	{r3, r4, r5, pc}

0800a978 <_free_r>:
 800a978:	b538      	push	{r3, r4, r5, lr}
 800a97a:	4605      	mov	r5, r0
 800a97c:	2900      	cmp	r1, #0
 800a97e:	d045      	beq.n	800aa0c <_free_r+0x94>
 800a980:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a984:	1f0c      	subs	r4, r1, #4
 800a986:	2b00      	cmp	r3, #0
 800a988:	bfb8      	it	lt
 800a98a:	18e4      	addlt	r4, r4, r3
 800a98c:	f7ff fd09 	bl	800a3a2 <__malloc_lock>
 800a990:	4a1f      	ldr	r2, [pc, #124]	; (800aa10 <_free_r+0x98>)
 800a992:	6813      	ldr	r3, [r2, #0]
 800a994:	4610      	mov	r0, r2
 800a996:	b933      	cbnz	r3, 800a9a6 <_free_r+0x2e>
 800a998:	6063      	str	r3, [r4, #4]
 800a99a:	6014      	str	r4, [r2, #0]
 800a99c:	4628      	mov	r0, r5
 800a99e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9a2:	f7ff bcff 	b.w	800a3a4 <__malloc_unlock>
 800a9a6:	42a3      	cmp	r3, r4
 800a9a8:	d90c      	bls.n	800a9c4 <_free_r+0x4c>
 800a9aa:	6821      	ldr	r1, [r4, #0]
 800a9ac:	1862      	adds	r2, r4, r1
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	bf04      	itt	eq
 800a9b2:	681a      	ldreq	r2, [r3, #0]
 800a9b4:	685b      	ldreq	r3, [r3, #4]
 800a9b6:	6063      	str	r3, [r4, #4]
 800a9b8:	bf04      	itt	eq
 800a9ba:	1852      	addeq	r2, r2, r1
 800a9bc:	6022      	streq	r2, [r4, #0]
 800a9be:	6004      	str	r4, [r0, #0]
 800a9c0:	e7ec      	b.n	800a99c <_free_r+0x24>
 800a9c2:	4613      	mov	r3, r2
 800a9c4:	685a      	ldr	r2, [r3, #4]
 800a9c6:	b10a      	cbz	r2, 800a9cc <_free_r+0x54>
 800a9c8:	42a2      	cmp	r2, r4
 800a9ca:	d9fa      	bls.n	800a9c2 <_free_r+0x4a>
 800a9cc:	6819      	ldr	r1, [r3, #0]
 800a9ce:	1858      	adds	r0, r3, r1
 800a9d0:	42a0      	cmp	r0, r4
 800a9d2:	d10b      	bne.n	800a9ec <_free_r+0x74>
 800a9d4:	6820      	ldr	r0, [r4, #0]
 800a9d6:	4401      	add	r1, r0
 800a9d8:	1858      	adds	r0, r3, r1
 800a9da:	4282      	cmp	r2, r0
 800a9dc:	6019      	str	r1, [r3, #0]
 800a9de:	d1dd      	bne.n	800a99c <_free_r+0x24>
 800a9e0:	6810      	ldr	r0, [r2, #0]
 800a9e2:	6852      	ldr	r2, [r2, #4]
 800a9e4:	605a      	str	r2, [r3, #4]
 800a9e6:	4401      	add	r1, r0
 800a9e8:	6019      	str	r1, [r3, #0]
 800a9ea:	e7d7      	b.n	800a99c <_free_r+0x24>
 800a9ec:	d902      	bls.n	800a9f4 <_free_r+0x7c>
 800a9ee:	230c      	movs	r3, #12
 800a9f0:	602b      	str	r3, [r5, #0]
 800a9f2:	e7d3      	b.n	800a99c <_free_r+0x24>
 800a9f4:	6820      	ldr	r0, [r4, #0]
 800a9f6:	1821      	adds	r1, r4, r0
 800a9f8:	428a      	cmp	r2, r1
 800a9fa:	bf04      	itt	eq
 800a9fc:	6811      	ldreq	r1, [r2, #0]
 800a9fe:	6852      	ldreq	r2, [r2, #4]
 800aa00:	6062      	str	r2, [r4, #4]
 800aa02:	bf04      	itt	eq
 800aa04:	1809      	addeq	r1, r1, r0
 800aa06:	6021      	streq	r1, [r4, #0]
 800aa08:	605c      	str	r4, [r3, #4]
 800aa0a:	e7c7      	b.n	800a99c <_free_r+0x24>
 800aa0c:	bd38      	pop	{r3, r4, r5, pc}
 800aa0e:	bf00      	nop
 800aa10:	20000780 	.word	0x20000780

0800aa14 <__sfputc_r>:
 800aa14:	6893      	ldr	r3, [r2, #8]
 800aa16:	3b01      	subs	r3, #1
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	b410      	push	{r4}
 800aa1c:	6093      	str	r3, [r2, #8]
 800aa1e:	da08      	bge.n	800aa32 <__sfputc_r+0x1e>
 800aa20:	6994      	ldr	r4, [r2, #24]
 800aa22:	42a3      	cmp	r3, r4
 800aa24:	db01      	blt.n	800aa2a <__sfputc_r+0x16>
 800aa26:	290a      	cmp	r1, #10
 800aa28:	d103      	bne.n	800aa32 <__sfputc_r+0x1e>
 800aa2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa2e:	f7fe bc0b 	b.w	8009248 <__swbuf_r>
 800aa32:	6813      	ldr	r3, [r2, #0]
 800aa34:	1c58      	adds	r0, r3, #1
 800aa36:	6010      	str	r0, [r2, #0]
 800aa38:	7019      	strb	r1, [r3, #0]
 800aa3a:	4608      	mov	r0, r1
 800aa3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa40:	4770      	bx	lr

0800aa42 <__sfputs_r>:
 800aa42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa44:	4606      	mov	r6, r0
 800aa46:	460f      	mov	r7, r1
 800aa48:	4614      	mov	r4, r2
 800aa4a:	18d5      	adds	r5, r2, r3
 800aa4c:	42ac      	cmp	r4, r5
 800aa4e:	d101      	bne.n	800aa54 <__sfputs_r+0x12>
 800aa50:	2000      	movs	r0, #0
 800aa52:	e007      	b.n	800aa64 <__sfputs_r+0x22>
 800aa54:	463a      	mov	r2, r7
 800aa56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa5a:	4630      	mov	r0, r6
 800aa5c:	f7ff ffda 	bl	800aa14 <__sfputc_r>
 800aa60:	1c43      	adds	r3, r0, #1
 800aa62:	d1f3      	bne.n	800aa4c <__sfputs_r+0xa>
 800aa64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aa68 <_vfiprintf_r>:
 800aa68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa6c:	460c      	mov	r4, r1
 800aa6e:	b09d      	sub	sp, #116	; 0x74
 800aa70:	4617      	mov	r7, r2
 800aa72:	461d      	mov	r5, r3
 800aa74:	4606      	mov	r6, r0
 800aa76:	b118      	cbz	r0, 800aa80 <_vfiprintf_r+0x18>
 800aa78:	6983      	ldr	r3, [r0, #24]
 800aa7a:	b90b      	cbnz	r3, 800aa80 <_vfiprintf_r+0x18>
 800aa7c:	f7fd fd66 	bl	800854c <__sinit>
 800aa80:	4b7c      	ldr	r3, [pc, #496]	; (800ac74 <_vfiprintf_r+0x20c>)
 800aa82:	429c      	cmp	r4, r3
 800aa84:	d158      	bne.n	800ab38 <_vfiprintf_r+0xd0>
 800aa86:	6874      	ldr	r4, [r6, #4]
 800aa88:	89a3      	ldrh	r3, [r4, #12]
 800aa8a:	0718      	lsls	r0, r3, #28
 800aa8c:	d55e      	bpl.n	800ab4c <_vfiprintf_r+0xe4>
 800aa8e:	6923      	ldr	r3, [r4, #16]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d05b      	beq.n	800ab4c <_vfiprintf_r+0xe4>
 800aa94:	2300      	movs	r3, #0
 800aa96:	9309      	str	r3, [sp, #36]	; 0x24
 800aa98:	2320      	movs	r3, #32
 800aa9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa9e:	2330      	movs	r3, #48	; 0x30
 800aaa0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aaa4:	9503      	str	r5, [sp, #12]
 800aaa6:	f04f 0b01 	mov.w	fp, #1
 800aaaa:	46b8      	mov	r8, r7
 800aaac:	4645      	mov	r5, r8
 800aaae:	f815 3b01 	ldrb.w	r3, [r5], #1
 800aab2:	b10b      	cbz	r3, 800aab8 <_vfiprintf_r+0x50>
 800aab4:	2b25      	cmp	r3, #37	; 0x25
 800aab6:	d154      	bne.n	800ab62 <_vfiprintf_r+0xfa>
 800aab8:	ebb8 0a07 	subs.w	sl, r8, r7
 800aabc:	d00b      	beq.n	800aad6 <_vfiprintf_r+0x6e>
 800aabe:	4653      	mov	r3, sl
 800aac0:	463a      	mov	r2, r7
 800aac2:	4621      	mov	r1, r4
 800aac4:	4630      	mov	r0, r6
 800aac6:	f7ff ffbc 	bl	800aa42 <__sfputs_r>
 800aaca:	3001      	adds	r0, #1
 800aacc:	f000 80c2 	beq.w	800ac54 <_vfiprintf_r+0x1ec>
 800aad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aad2:	4453      	add	r3, sl
 800aad4:	9309      	str	r3, [sp, #36]	; 0x24
 800aad6:	f898 3000 	ldrb.w	r3, [r8]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	f000 80ba 	beq.w	800ac54 <_vfiprintf_r+0x1ec>
 800aae0:	2300      	movs	r3, #0
 800aae2:	f04f 32ff 	mov.w	r2, #4294967295
 800aae6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aaea:	9304      	str	r3, [sp, #16]
 800aaec:	9307      	str	r3, [sp, #28]
 800aaee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aaf2:	931a      	str	r3, [sp, #104]	; 0x68
 800aaf4:	46a8      	mov	r8, r5
 800aaf6:	2205      	movs	r2, #5
 800aaf8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800aafc:	485e      	ldr	r0, [pc, #376]	; (800ac78 <_vfiprintf_r+0x210>)
 800aafe:	f7f5 fb6f 	bl	80001e0 <memchr>
 800ab02:	9b04      	ldr	r3, [sp, #16]
 800ab04:	bb78      	cbnz	r0, 800ab66 <_vfiprintf_r+0xfe>
 800ab06:	06d9      	lsls	r1, r3, #27
 800ab08:	bf44      	itt	mi
 800ab0a:	2220      	movmi	r2, #32
 800ab0c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ab10:	071a      	lsls	r2, r3, #28
 800ab12:	bf44      	itt	mi
 800ab14:	222b      	movmi	r2, #43	; 0x2b
 800ab16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ab1a:	782a      	ldrb	r2, [r5, #0]
 800ab1c:	2a2a      	cmp	r2, #42	; 0x2a
 800ab1e:	d02a      	beq.n	800ab76 <_vfiprintf_r+0x10e>
 800ab20:	9a07      	ldr	r2, [sp, #28]
 800ab22:	46a8      	mov	r8, r5
 800ab24:	2000      	movs	r0, #0
 800ab26:	250a      	movs	r5, #10
 800ab28:	4641      	mov	r1, r8
 800ab2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab2e:	3b30      	subs	r3, #48	; 0x30
 800ab30:	2b09      	cmp	r3, #9
 800ab32:	d969      	bls.n	800ac08 <_vfiprintf_r+0x1a0>
 800ab34:	b360      	cbz	r0, 800ab90 <_vfiprintf_r+0x128>
 800ab36:	e024      	b.n	800ab82 <_vfiprintf_r+0x11a>
 800ab38:	4b50      	ldr	r3, [pc, #320]	; (800ac7c <_vfiprintf_r+0x214>)
 800ab3a:	429c      	cmp	r4, r3
 800ab3c:	d101      	bne.n	800ab42 <_vfiprintf_r+0xda>
 800ab3e:	68b4      	ldr	r4, [r6, #8]
 800ab40:	e7a2      	b.n	800aa88 <_vfiprintf_r+0x20>
 800ab42:	4b4f      	ldr	r3, [pc, #316]	; (800ac80 <_vfiprintf_r+0x218>)
 800ab44:	429c      	cmp	r4, r3
 800ab46:	bf08      	it	eq
 800ab48:	68f4      	ldreq	r4, [r6, #12]
 800ab4a:	e79d      	b.n	800aa88 <_vfiprintf_r+0x20>
 800ab4c:	4621      	mov	r1, r4
 800ab4e:	4630      	mov	r0, r6
 800ab50:	f7fe fbde 	bl	8009310 <__swsetup_r>
 800ab54:	2800      	cmp	r0, #0
 800ab56:	d09d      	beq.n	800aa94 <_vfiprintf_r+0x2c>
 800ab58:	f04f 30ff 	mov.w	r0, #4294967295
 800ab5c:	b01d      	add	sp, #116	; 0x74
 800ab5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab62:	46a8      	mov	r8, r5
 800ab64:	e7a2      	b.n	800aaac <_vfiprintf_r+0x44>
 800ab66:	4a44      	ldr	r2, [pc, #272]	; (800ac78 <_vfiprintf_r+0x210>)
 800ab68:	1a80      	subs	r0, r0, r2
 800ab6a:	fa0b f000 	lsl.w	r0, fp, r0
 800ab6e:	4318      	orrs	r0, r3
 800ab70:	9004      	str	r0, [sp, #16]
 800ab72:	4645      	mov	r5, r8
 800ab74:	e7be      	b.n	800aaf4 <_vfiprintf_r+0x8c>
 800ab76:	9a03      	ldr	r2, [sp, #12]
 800ab78:	1d11      	adds	r1, r2, #4
 800ab7a:	6812      	ldr	r2, [r2, #0]
 800ab7c:	9103      	str	r1, [sp, #12]
 800ab7e:	2a00      	cmp	r2, #0
 800ab80:	db01      	blt.n	800ab86 <_vfiprintf_r+0x11e>
 800ab82:	9207      	str	r2, [sp, #28]
 800ab84:	e004      	b.n	800ab90 <_vfiprintf_r+0x128>
 800ab86:	4252      	negs	r2, r2
 800ab88:	f043 0302 	orr.w	r3, r3, #2
 800ab8c:	9207      	str	r2, [sp, #28]
 800ab8e:	9304      	str	r3, [sp, #16]
 800ab90:	f898 3000 	ldrb.w	r3, [r8]
 800ab94:	2b2e      	cmp	r3, #46	; 0x2e
 800ab96:	d10e      	bne.n	800abb6 <_vfiprintf_r+0x14e>
 800ab98:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ab9c:	2b2a      	cmp	r3, #42	; 0x2a
 800ab9e:	d138      	bne.n	800ac12 <_vfiprintf_r+0x1aa>
 800aba0:	9b03      	ldr	r3, [sp, #12]
 800aba2:	1d1a      	adds	r2, r3, #4
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	9203      	str	r2, [sp, #12]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	bfb8      	it	lt
 800abac:	f04f 33ff 	movlt.w	r3, #4294967295
 800abb0:	f108 0802 	add.w	r8, r8, #2
 800abb4:	9305      	str	r3, [sp, #20]
 800abb6:	4d33      	ldr	r5, [pc, #204]	; (800ac84 <_vfiprintf_r+0x21c>)
 800abb8:	f898 1000 	ldrb.w	r1, [r8]
 800abbc:	2203      	movs	r2, #3
 800abbe:	4628      	mov	r0, r5
 800abc0:	f7f5 fb0e 	bl	80001e0 <memchr>
 800abc4:	b140      	cbz	r0, 800abd8 <_vfiprintf_r+0x170>
 800abc6:	2340      	movs	r3, #64	; 0x40
 800abc8:	1b40      	subs	r0, r0, r5
 800abca:	fa03 f000 	lsl.w	r0, r3, r0
 800abce:	9b04      	ldr	r3, [sp, #16]
 800abd0:	4303      	orrs	r3, r0
 800abd2:	f108 0801 	add.w	r8, r8, #1
 800abd6:	9304      	str	r3, [sp, #16]
 800abd8:	f898 1000 	ldrb.w	r1, [r8]
 800abdc:	482a      	ldr	r0, [pc, #168]	; (800ac88 <_vfiprintf_r+0x220>)
 800abde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800abe2:	2206      	movs	r2, #6
 800abe4:	f108 0701 	add.w	r7, r8, #1
 800abe8:	f7f5 fafa 	bl	80001e0 <memchr>
 800abec:	2800      	cmp	r0, #0
 800abee:	d037      	beq.n	800ac60 <_vfiprintf_r+0x1f8>
 800abf0:	4b26      	ldr	r3, [pc, #152]	; (800ac8c <_vfiprintf_r+0x224>)
 800abf2:	bb1b      	cbnz	r3, 800ac3c <_vfiprintf_r+0x1d4>
 800abf4:	9b03      	ldr	r3, [sp, #12]
 800abf6:	3307      	adds	r3, #7
 800abf8:	f023 0307 	bic.w	r3, r3, #7
 800abfc:	3308      	adds	r3, #8
 800abfe:	9303      	str	r3, [sp, #12]
 800ac00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac02:	444b      	add	r3, r9
 800ac04:	9309      	str	r3, [sp, #36]	; 0x24
 800ac06:	e750      	b.n	800aaaa <_vfiprintf_r+0x42>
 800ac08:	fb05 3202 	mla	r2, r5, r2, r3
 800ac0c:	2001      	movs	r0, #1
 800ac0e:	4688      	mov	r8, r1
 800ac10:	e78a      	b.n	800ab28 <_vfiprintf_r+0xc0>
 800ac12:	2300      	movs	r3, #0
 800ac14:	f108 0801 	add.w	r8, r8, #1
 800ac18:	9305      	str	r3, [sp, #20]
 800ac1a:	4619      	mov	r1, r3
 800ac1c:	250a      	movs	r5, #10
 800ac1e:	4640      	mov	r0, r8
 800ac20:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac24:	3a30      	subs	r2, #48	; 0x30
 800ac26:	2a09      	cmp	r2, #9
 800ac28:	d903      	bls.n	800ac32 <_vfiprintf_r+0x1ca>
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d0c3      	beq.n	800abb6 <_vfiprintf_r+0x14e>
 800ac2e:	9105      	str	r1, [sp, #20]
 800ac30:	e7c1      	b.n	800abb6 <_vfiprintf_r+0x14e>
 800ac32:	fb05 2101 	mla	r1, r5, r1, r2
 800ac36:	2301      	movs	r3, #1
 800ac38:	4680      	mov	r8, r0
 800ac3a:	e7f0      	b.n	800ac1e <_vfiprintf_r+0x1b6>
 800ac3c:	ab03      	add	r3, sp, #12
 800ac3e:	9300      	str	r3, [sp, #0]
 800ac40:	4622      	mov	r2, r4
 800ac42:	4b13      	ldr	r3, [pc, #76]	; (800ac90 <_vfiprintf_r+0x228>)
 800ac44:	a904      	add	r1, sp, #16
 800ac46:	4630      	mov	r0, r6
 800ac48:	f7fd fe52 	bl	80088f0 <_printf_float>
 800ac4c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ac50:	4681      	mov	r9, r0
 800ac52:	d1d5      	bne.n	800ac00 <_vfiprintf_r+0x198>
 800ac54:	89a3      	ldrh	r3, [r4, #12]
 800ac56:	065b      	lsls	r3, r3, #25
 800ac58:	f53f af7e 	bmi.w	800ab58 <_vfiprintf_r+0xf0>
 800ac5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac5e:	e77d      	b.n	800ab5c <_vfiprintf_r+0xf4>
 800ac60:	ab03      	add	r3, sp, #12
 800ac62:	9300      	str	r3, [sp, #0]
 800ac64:	4622      	mov	r2, r4
 800ac66:	4b0a      	ldr	r3, [pc, #40]	; (800ac90 <_vfiprintf_r+0x228>)
 800ac68:	a904      	add	r1, sp, #16
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	f7fe f8f6 	bl	8008e5c <_printf_i>
 800ac70:	e7ec      	b.n	800ac4c <_vfiprintf_r+0x1e4>
 800ac72:	bf00      	nop
 800ac74:	0800c724 	.word	0x0800c724
 800ac78:	0800c8ac 	.word	0x0800c8ac
 800ac7c:	0800c744 	.word	0x0800c744
 800ac80:	0800c704 	.word	0x0800c704
 800ac84:	0800c8b2 	.word	0x0800c8b2
 800ac88:	0800c8b6 	.word	0x0800c8b6
 800ac8c:	080088f1 	.word	0x080088f1
 800ac90:	0800aa43 	.word	0x0800aa43

0800ac94 <_putc_r>:
 800ac94:	b570      	push	{r4, r5, r6, lr}
 800ac96:	460d      	mov	r5, r1
 800ac98:	4614      	mov	r4, r2
 800ac9a:	4606      	mov	r6, r0
 800ac9c:	b118      	cbz	r0, 800aca6 <_putc_r+0x12>
 800ac9e:	6983      	ldr	r3, [r0, #24]
 800aca0:	b90b      	cbnz	r3, 800aca6 <_putc_r+0x12>
 800aca2:	f7fd fc53 	bl	800854c <__sinit>
 800aca6:	4b13      	ldr	r3, [pc, #76]	; (800acf4 <_putc_r+0x60>)
 800aca8:	429c      	cmp	r4, r3
 800acaa:	d112      	bne.n	800acd2 <_putc_r+0x3e>
 800acac:	6874      	ldr	r4, [r6, #4]
 800acae:	68a3      	ldr	r3, [r4, #8]
 800acb0:	3b01      	subs	r3, #1
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	60a3      	str	r3, [r4, #8]
 800acb6:	da16      	bge.n	800ace6 <_putc_r+0x52>
 800acb8:	69a2      	ldr	r2, [r4, #24]
 800acba:	4293      	cmp	r3, r2
 800acbc:	db02      	blt.n	800acc4 <_putc_r+0x30>
 800acbe:	b2eb      	uxtb	r3, r5
 800acc0:	2b0a      	cmp	r3, #10
 800acc2:	d110      	bne.n	800ace6 <_putc_r+0x52>
 800acc4:	4622      	mov	r2, r4
 800acc6:	4629      	mov	r1, r5
 800acc8:	4630      	mov	r0, r6
 800acca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800acce:	f7fe babb 	b.w	8009248 <__swbuf_r>
 800acd2:	4b09      	ldr	r3, [pc, #36]	; (800acf8 <_putc_r+0x64>)
 800acd4:	429c      	cmp	r4, r3
 800acd6:	d101      	bne.n	800acdc <_putc_r+0x48>
 800acd8:	68b4      	ldr	r4, [r6, #8]
 800acda:	e7e8      	b.n	800acae <_putc_r+0x1a>
 800acdc:	4b07      	ldr	r3, [pc, #28]	; (800acfc <_putc_r+0x68>)
 800acde:	429c      	cmp	r4, r3
 800ace0:	bf08      	it	eq
 800ace2:	68f4      	ldreq	r4, [r6, #12]
 800ace4:	e7e3      	b.n	800acae <_putc_r+0x1a>
 800ace6:	6823      	ldr	r3, [r4, #0]
 800ace8:	1c5a      	adds	r2, r3, #1
 800acea:	6022      	str	r2, [r4, #0]
 800acec:	701d      	strb	r5, [r3, #0]
 800acee:	b2e8      	uxtb	r0, r5
 800acf0:	bd70      	pop	{r4, r5, r6, pc}
 800acf2:	bf00      	nop
 800acf4:	0800c724 	.word	0x0800c724
 800acf8:	0800c744 	.word	0x0800c744
 800acfc:	0800c704 	.word	0x0800c704

0800ad00 <_read_r>:
 800ad00:	b538      	push	{r3, r4, r5, lr}
 800ad02:	4c07      	ldr	r4, [pc, #28]	; (800ad20 <_read_r+0x20>)
 800ad04:	4605      	mov	r5, r0
 800ad06:	4608      	mov	r0, r1
 800ad08:	4611      	mov	r1, r2
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	6022      	str	r2, [r4, #0]
 800ad0e:	461a      	mov	r2, r3
 800ad10:	f7f8 f86e 	bl	8002df0 <_read>
 800ad14:	1c43      	adds	r3, r0, #1
 800ad16:	d102      	bne.n	800ad1e <_read_r+0x1e>
 800ad18:	6823      	ldr	r3, [r4, #0]
 800ad1a:	b103      	cbz	r3, 800ad1e <_read_r+0x1e>
 800ad1c:	602b      	str	r3, [r5, #0]
 800ad1e:	bd38      	pop	{r3, r4, r5, pc}
 800ad20:	20000c18 	.word	0x20000c18

0800ad24 <__srget_r>:
 800ad24:	b538      	push	{r3, r4, r5, lr}
 800ad26:	460c      	mov	r4, r1
 800ad28:	4605      	mov	r5, r0
 800ad2a:	b118      	cbz	r0, 800ad34 <__srget_r+0x10>
 800ad2c:	6983      	ldr	r3, [r0, #24]
 800ad2e:	b90b      	cbnz	r3, 800ad34 <__srget_r+0x10>
 800ad30:	f7fd fc0c 	bl	800854c <__sinit>
 800ad34:	4b0e      	ldr	r3, [pc, #56]	; (800ad70 <__srget_r+0x4c>)
 800ad36:	429c      	cmp	r4, r3
 800ad38:	d10d      	bne.n	800ad56 <__srget_r+0x32>
 800ad3a:	686c      	ldr	r4, [r5, #4]
 800ad3c:	4621      	mov	r1, r4
 800ad3e:	4628      	mov	r0, r5
 800ad40:	f000 f85a 	bl	800adf8 <__srefill_r>
 800ad44:	b988      	cbnz	r0, 800ad6a <__srget_r+0x46>
 800ad46:	6863      	ldr	r3, [r4, #4]
 800ad48:	3b01      	subs	r3, #1
 800ad4a:	6063      	str	r3, [r4, #4]
 800ad4c:	6823      	ldr	r3, [r4, #0]
 800ad4e:	1c5a      	adds	r2, r3, #1
 800ad50:	6022      	str	r2, [r4, #0]
 800ad52:	7818      	ldrb	r0, [r3, #0]
 800ad54:	bd38      	pop	{r3, r4, r5, pc}
 800ad56:	4b07      	ldr	r3, [pc, #28]	; (800ad74 <__srget_r+0x50>)
 800ad58:	429c      	cmp	r4, r3
 800ad5a:	d101      	bne.n	800ad60 <__srget_r+0x3c>
 800ad5c:	68ac      	ldr	r4, [r5, #8]
 800ad5e:	e7ed      	b.n	800ad3c <__srget_r+0x18>
 800ad60:	4b05      	ldr	r3, [pc, #20]	; (800ad78 <__srget_r+0x54>)
 800ad62:	429c      	cmp	r4, r3
 800ad64:	bf08      	it	eq
 800ad66:	68ec      	ldreq	r4, [r5, #12]
 800ad68:	e7e8      	b.n	800ad3c <__srget_r+0x18>
 800ad6a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad6e:	e7f1      	b.n	800ad54 <__srget_r+0x30>
 800ad70:	0800c724 	.word	0x0800c724
 800ad74:	0800c744 	.word	0x0800c744
 800ad78:	0800c704 	.word	0x0800c704

0800ad7c <_fstat_r>:
 800ad7c:	b538      	push	{r3, r4, r5, lr}
 800ad7e:	4c07      	ldr	r4, [pc, #28]	; (800ad9c <_fstat_r+0x20>)
 800ad80:	2300      	movs	r3, #0
 800ad82:	4605      	mov	r5, r0
 800ad84:	4608      	mov	r0, r1
 800ad86:	4611      	mov	r1, r2
 800ad88:	6023      	str	r3, [r4, #0]
 800ad8a:	f7f8 f9c9 	bl	8003120 <_fstat>
 800ad8e:	1c43      	adds	r3, r0, #1
 800ad90:	d102      	bne.n	800ad98 <_fstat_r+0x1c>
 800ad92:	6823      	ldr	r3, [r4, #0]
 800ad94:	b103      	cbz	r3, 800ad98 <_fstat_r+0x1c>
 800ad96:	602b      	str	r3, [r5, #0]
 800ad98:	bd38      	pop	{r3, r4, r5, pc}
 800ad9a:	bf00      	nop
 800ad9c:	20000c18 	.word	0x20000c18

0800ada0 <_isatty_r>:
 800ada0:	b538      	push	{r3, r4, r5, lr}
 800ada2:	4c06      	ldr	r4, [pc, #24]	; (800adbc <_isatty_r+0x1c>)
 800ada4:	2300      	movs	r3, #0
 800ada6:	4605      	mov	r5, r0
 800ada8:	4608      	mov	r0, r1
 800adaa:	6023      	str	r3, [r4, #0]
 800adac:	f7f8 f9c8 	bl	8003140 <_isatty>
 800adb0:	1c43      	adds	r3, r0, #1
 800adb2:	d102      	bne.n	800adba <_isatty_r+0x1a>
 800adb4:	6823      	ldr	r3, [r4, #0]
 800adb6:	b103      	cbz	r3, 800adba <_isatty_r+0x1a>
 800adb8:	602b      	str	r3, [r5, #0]
 800adba:	bd38      	pop	{r3, r4, r5, pc}
 800adbc:	20000c18 	.word	0x20000c18

0800adc0 <__ascii_mbtowc>:
 800adc0:	b082      	sub	sp, #8
 800adc2:	b901      	cbnz	r1, 800adc6 <__ascii_mbtowc+0x6>
 800adc4:	a901      	add	r1, sp, #4
 800adc6:	b142      	cbz	r2, 800adda <__ascii_mbtowc+0x1a>
 800adc8:	b14b      	cbz	r3, 800adde <__ascii_mbtowc+0x1e>
 800adca:	7813      	ldrb	r3, [r2, #0]
 800adcc:	600b      	str	r3, [r1, #0]
 800adce:	7812      	ldrb	r2, [r2, #0]
 800add0:	1c10      	adds	r0, r2, #0
 800add2:	bf18      	it	ne
 800add4:	2001      	movne	r0, #1
 800add6:	b002      	add	sp, #8
 800add8:	4770      	bx	lr
 800adda:	4610      	mov	r0, r2
 800addc:	e7fb      	b.n	800add6 <__ascii_mbtowc+0x16>
 800adde:	f06f 0001 	mvn.w	r0, #1
 800ade2:	e7f8      	b.n	800add6 <__ascii_mbtowc+0x16>

0800ade4 <lflush>:
 800ade4:	8983      	ldrh	r3, [r0, #12]
 800ade6:	f003 0309 	and.w	r3, r3, #9
 800adea:	2b09      	cmp	r3, #9
 800adec:	d101      	bne.n	800adf2 <lflush+0xe>
 800adee:	f7ff ba03 	b.w	800a1f8 <fflush>
 800adf2:	2000      	movs	r0, #0
 800adf4:	4770      	bx	lr
	...

0800adf8 <__srefill_r>:
 800adf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adfa:	460c      	mov	r4, r1
 800adfc:	4605      	mov	r5, r0
 800adfe:	b118      	cbz	r0, 800ae08 <__srefill_r+0x10>
 800ae00:	6983      	ldr	r3, [r0, #24]
 800ae02:	b90b      	cbnz	r3, 800ae08 <__srefill_r+0x10>
 800ae04:	f7fd fba2 	bl	800854c <__sinit>
 800ae08:	4b3c      	ldr	r3, [pc, #240]	; (800aefc <__srefill_r+0x104>)
 800ae0a:	429c      	cmp	r4, r3
 800ae0c:	d10a      	bne.n	800ae24 <__srefill_r+0x2c>
 800ae0e:	686c      	ldr	r4, [r5, #4]
 800ae10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae14:	2300      	movs	r3, #0
 800ae16:	6063      	str	r3, [r4, #4]
 800ae18:	b293      	uxth	r3, r2
 800ae1a:	069e      	lsls	r6, r3, #26
 800ae1c:	d50c      	bpl.n	800ae38 <__srefill_r+0x40>
 800ae1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ae22:	e067      	b.n	800aef4 <__srefill_r+0xfc>
 800ae24:	4b36      	ldr	r3, [pc, #216]	; (800af00 <__srefill_r+0x108>)
 800ae26:	429c      	cmp	r4, r3
 800ae28:	d101      	bne.n	800ae2e <__srefill_r+0x36>
 800ae2a:	68ac      	ldr	r4, [r5, #8]
 800ae2c:	e7f0      	b.n	800ae10 <__srefill_r+0x18>
 800ae2e:	4b35      	ldr	r3, [pc, #212]	; (800af04 <__srefill_r+0x10c>)
 800ae30:	429c      	cmp	r4, r3
 800ae32:	bf08      	it	eq
 800ae34:	68ec      	ldreq	r4, [r5, #12]
 800ae36:	e7eb      	b.n	800ae10 <__srefill_r+0x18>
 800ae38:	0758      	lsls	r0, r3, #29
 800ae3a:	d449      	bmi.n	800aed0 <__srefill_r+0xd8>
 800ae3c:	06d9      	lsls	r1, r3, #27
 800ae3e:	d405      	bmi.n	800ae4c <__srefill_r+0x54>
 800ae40:	2309      	movs	r3, #9
 800ae42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ae46:	602b      	str	r3, [r5, #0]
 800ae48:	81a2      	strh	r2, [r4, #12]
 800ae4a:	e7e8      	b.n	800ae1e <__srefill_r+0x26>
 800ae4c:	071a      	lsls	r2, r3, #28
 800ae4e:	d50b      	bpl.n	800ae68 <__srefill_r+0x70>
 800ae50:	4621      	mov	r1, r4
 800ae52:	4628      	mov	r0, r5
 800ae54:	f7ff f9a6 	bl	800a1a4 <_fflush_r>
 800ae58:	2800      	cmp	r0, #0
 800ae5a:	d1e0      	bne.n	800ae1e <__srefill_r+0x26>
 800ae5c:	89a3      	ldrh	r3, [r4, #12]
 800ae5e:	60a0      	str	r0, [r4, #8]
 800ae60:	f023 0308 	bic.w	r3, r3, #8
 800ae64:	81a3      	strh	r3, [r4, #12]
 800ae66:	61a0      	str	r0, [r4, #24]
 800ae68:	89a3      	ldrh	r3, [r4, #12]
 800ae6a:	f043 0304 	orr.w	r3, r3, #4
 800ae6e:	81a3      	strh	r3, [r4, #12]
 800ae70:	6923      	ldr	r3, [r4, #16]
 800ae72:	b91b      	cbnz	r3, 800ae7c <__srefill_r+0x84>
 800ae74:	4621      	mov	r1, r4
 800ae76:	4628      	mov	r0, r5
 800ae78:	f7ff fa40 	bl	800a2fc <__smakebuf_r>
 800ae7c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 800ae80:	b2be      	uxth	r6, r7
 800ae82:	07b3      	lsls	r3, r6, #30
 800ae84:	d00f      	beq.n	800aea6 <__srefill_r+0xae>
 800ae86:	2301      	movs	r3, #1
 800ae88:	81a3      	strh	r3, [r4, #12]
 800ae8a:	4b1f      	ldr	r3, [pc, #124]	; (800af08 <__srefill_r+0x110>)
 800ae8c:	491f      	ldr	r1, [pc, #124]	; (800af0c <__srefill_r+0x114>)
 800ae8e:	6818      	ldr	r0, [r3, #0]
 800ae90:	f006 0609 	and.w	r6, r6, #9
 800ae94:	f7fd fbc6 	bl	8008624 <_fwalk>
 800ae98:	2e09      	cmp	r6, #9
 800ae9a:	81a7      	strh	r7, [r4, #12]
 800ae9c:	d103      	bne.n	800aea6 <__srefill_r+0xae>
 800ae9e:	4621      	mov	r1, r4
 800aea0:	4628      	mov	r0, r5
 800aea2:	f7ff f8f9 	bl	800a098 <__sflush_r>
 800aea6:	6922      	ldr	r2, [r4, #16]
 800aea8:	6022      	str	r2, [r4, #0]
 800aeaa:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800aeac:	6963      	ldr	r3, [r4, #20]
 800aeae:	6a21      	ldr	r1, [r4, #32]
 800aeb0:	4628      	mov	r0, r5
 800aeb2:	47b0      	blx	r6
 800aeb4:	2800      	cmp	r0, #0
 800aeb6:	6060      	str	r0, [r4, #4]
 800aeb8:	dc1d      	bgt.n	800aef6 <__srefill_r+0xfe>
 800aeba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aebe:	bf17      	itett	ne
 800aec0:	2200      	movne	r2, #0
 800aec2:	f043 0320 	orreq.w	r3, r3, #32
 800aec6:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800aeca:	6062      	strne	r2, [r4, #4]
 800aecc:	81a3      	strh	r3, [r4, #12]
 800aece:	e7a6      	b.n	800ae1e <__srefill_r+0x26>
 800aed0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aed2:	2900      	cmp	r1, #0
 800aed4:	d0cc      	beq.n	800ae70 <__srefill_r+0x78>
 800aed6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aeda:	4299      	cmp	r1, r3
 800aedc:	d002      	beq.n	800aee4 <__srefill_r+0xec>
 800aede:	4628      	mov	r0, r5
 800aee0:	f7ff fd4a 	bl	800a978 <_free_r>
 800aee4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aee6:	6063      	str	r3, [r4, #4]
 800aee8:	2000      	movs	r0, #0
 800aeea:	6360      	str	r0, [r4, #52]	; 0x34
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d0bf      	beq.n	800ae70 <__srefill_r+0x78>
 800aef0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800aef2:	6023      	str	r3, [r4, #0]
 800aef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aef6:	2000      	movs	r0, #0
 800aef8:	e7fc      	b.n	800aef4 <__srefill_r+0xfc>
 800aefa:	bf00      	nop
 800aefc:	0800c724 	.word	0x0800c724
 800af00:	0800c744 	.word	0x0800c744
 800af04:	0800c704 	.word	0x0800c704
 800af08:	0800c764 	.word	0x0800c764
 800af0c:	0800ade5 	.word	0x0800ade5

0800af10 <__ascii_wctomb>:
 800af10:	b149      	cbz	r1, 800af26 <__ascii_wctomb+0x16>
 800af12:	2aff      	cmp	r2, #255	; 0xff
 800af14:	bf85      	ittet	hi
 800af16:	238a      	movhi	r3, #138	; 0x8a
 800af18:	6003      	strhi	r3, [r0, #0]
 800af1a:	700a      	strbls	r2, [r1, #0]
 800af1c:	f04f 30ff 	movhi.w	r0, #4294967295
 800af20:	bf98      	it	ls
 800af22:	2001      	movls	r0, #1
 800af24:	4770      	bx	lr
 800af26:	4608      	mov	r0, r1
 800af28:	4770      	bx	lr
	...

0800af2c <cosf>:
 800af2c:	ee10 3a10 	vmov	r3, s0
 800af30:	b507      	push	{r0, r1, r2, lr}
 800af32:	4a1c      	ldr	r2, [pc, #112]	; (800afa4 <cosf+0x78>)
 800af34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af38:	4293      	cmp	r3, r2
 800af3a:	dc04      	bgt.n	800af46 <cosf+0x1a>
 800af3c:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800afa8 <cosf+0x7c>
 800af40:	f000 f9a2 	bl	800b288 <__kernel_cosf>
 800af44:	e004      	b.n	800af50 <cosf+0x24>
 800af46:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800af4a:	db04      	blt.n	800af56 <cosf+0x2a>
 800af4c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800af50:	b003      	add	sp, #12
 800af52:	f85d fb04 	ldr.w	pc, [sp], #4
 800af56:	4668      	mov	r0, sp
 800af58:	f000 f86a 	bl	800b030 <__ieee754_rem_pio2f>
 800af5c:	f000 0003 	and.w	r0, r0, #3
 800af60:	2801      	cmp	r0, #1
 800af62:	d007      	beq.n	800af74 <cosf+0x48>
 800af64:	2802      	cmp	r0, #2
 800af66:	d00e      	beq.n	800af86 <cosf+0x5a>
 800af68:	b9a0      	cbnz	r0, 800af94 <cosf+0x68>
 800af6a:	eddd 0a01 	vldr	s1, [sp, #4]
 800af6e:	ed9d 0a00 	vldr	s0, [sp]
 800af72:	e7e5      	b.n	800af40 <cosf+0x14>
 800af74:	eddd 0a01 	vldr	s1, [sp, #4]
 800af78:	ed9d 0a00 	vldr	s0, [sp]
 800af7c:	f000 fc64 	bl	800b848 <__kernel_sinf>
 800af80:	eeb1 0a40 	vneg.f32	s0, s0
 800af84:	e7e4      	b.n	800af50 <cosf+0x24>
 800af86:	eddd 0a01 	vldr	s1, [sp, #4]
 800af8a:	ed9d 0a00 	vldr	s0, [sp]
 800af8e:	f000 f97b 	bl	800b288 <__kernel_cosf>
 800af92:	e7f5      	b.n	800af80 <cosf+0x54>
 800af94:	2001      	movs	r0, #1
 800af96:	eddd 0a01 	vldr	s1, [sp, #4]
 800af9a:	ed9d 0a00 	vldr	s0, [sp]
 800af9e:	f000 fc53 	bl	800b848 <__kernel_sinf>
 800afa2:	e7d5      	b.n	800af50 <cosf+0x24>
 800afa4:	3f490fd8 	.word	0x3f490fd8
 800afa8:	00000000 	.word	0x00000000

0800afac <sinf>:
 800afac:	ee10 3a10 	vmov	r3, s0
 800afb0:	b507      	push	{r0, r1, r2, lr}
 800afb2:	4a1d      	ldr	r2, [pc, #116]	; (800b028 <sinf+0x7c>)
 800afb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800afb8:	4293      	cmp	r3, r2
 800afba:	dc05      	bgt.n	800afc8 <sinf+0x1c>
 800afbc:	eddf 0a1b 	vldr	s1, [pc, #108]	; 800b02c <sinf+0x80>
 800afc0:	2000      	movs	r0, #0
 800afc2:	f000 fc41 	bl	800b848 <__kernel_sinf>
 800afc6:	e004      	b.n	800afd2 <sinf+0x26>
 800afc8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800afcc:	db04      	blt.n	800afd8 <sinf+0x2c>
 800afce:	ee30 0a40 	vsub.f32	s0, s0, s0
 800afd2:	b003      	add	sp, #12
 800afd4:	f85d fb04 	ldr.w	pc, [sp], #4
 800afd8:	4668      	mov	r0, sp
 800afda:	f000 f829 	bl	800b030 <__ieee754_rem_pio2f>
 800afde:	f000 0003 	and.w	r0, r0, #3
 800afe2:	2801      	cmp	r0, #1
 800afe4:	d008      	beq.n	800aff8 <sinf+0x4c>
 800afe6:	2802      	cmp	r0, #2
 800afe8:	d00d      	beq.n	800b006 <sinf+0x5a>
 800afea:	b9b0      	cbnz	r0, 800b01a <sinf+0x6e>
 800afec:	2001      	movs	r0, #1
 800afee:	eddd 0a01 	vldr	s1, [sp, #4]
 800aff2:	ed9d 0a00 	vldr	s0, [sp]
 800aff6:	e7e4      	b.n	800afc2 <sinf+0x16>
 800aff8:	eddd 0a01 	vldr	s1, [sp, #4]
 800affc:	ed9d 0a00 	vldr	s0, [sp]
 800b000:	f000 f942 	bl	800b288 <__kernel_cosf>
 800b004:	e7e5      	b.n	800afd2 <sinf+0x26>
 800b006:	2001      	movs	r0, #1
 800b008:	eddd 0a01 	vldr	s1, [sp, #4]
 800b00c:	ed9d 0a00 	vldr	s0, [sp]
 800b010:	f000 fc1a 	bl	800b848 <__kernel_sinf>
 800b014:	eeb1 0a40 	vneg.f32	s0, s0
 800b018:	e7db      	b.n	800afd2 <sinf+0x26>
 800b01a:	eddd 0a01 	vldr	s1, [sp, #4]
 800b01e:	ed9d 0a00 	vldr	s0, [sp]
 800b022:	f000 f931 	bl	800b288 <__kernel_cosf>
 800b026:	e7f5      	b.n	800b014 <sinf+0x68>
 800b028:	3f490fd8 	.word	0x3f490fd8
 800b02c:	00000000 	.word	0x00000000

0800b030 <__ieee754_rem_pio2f>:
 800b030:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b032:	ee10 6a10 	vmov	r6, s0
 800b036:	4b86      	ldr	r3, [pc, #536]	; (800b250 <__ieee754_rem_pio2f+0x220>)
 800b038:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800b03c:	429c      	cmp	r4, r3
 800b03e:	b087      	sub	sp, #28
 800b040:	4605      	mov	r5, r0
 800b042:	dc05      	bgt.n	800b050 <__ieee754_rem_pio2f+0x20>
 800b044:	2300      	movs	r3, #0
 800b046:	ed85 0a00 	vstr	s0, [r5]
 800b04a:	6043      	str	r3, [r0, #4]
 800b04c:	2000      	movs	r0, #0
 800b04e:	e020      	b.n	800b092 <__ieee754_rem_pio2f+0x62>
 800b050:	4b80      	ldr	r3, [pc, #512]	; (800b254 <__ieee754_rem_pio2f+0x224>)
 800b052:	429c      	cmp	r4, r3
 800b054:	dc38      	bgt.n	800b0c8 <__ieee754_rem_pio2f+0x98>
 800b056:	2e00      	cmp	r6, #0
 800b058:	f024 040f 	bic.w	r4, r4, #15
 800b05c:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800b258 <__ieee754_rem_pio2f+0x228>
 800b060:	4b7e      	ldr	r3, [pc, #504]	; (800b25c <__ieee754_rem_pio2f+0x22c>)
 800b062:	dd18      	ble.n	800b096 <__ieee754_rem_pio2f+0x66>
 800b064:	429c      	cmp	r4, r3
 800b066:	ee70 7a47 	vsub.f32	s15, s0, s14
 800b06a:	bf09      	itett	eq
 800b06c:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800b260 <__ieee754_rem_pio2f+0x230>
 800b070:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800b264 <__ieee754_rem_pio2f+0x234>
 800b074:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800b078:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800b268 <__ieee754_rem_pio2f+0x238>
 800b07c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800b080:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b084:	edc0 6a00 	vstr	s13, [r0]
 800b088:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b08c:	edc0 7a01 	vstr	s15, [r0, #4]
 800b090:	2001      	movs	r0, #1
 800b092:	b007      	add	sp, #28
 800b094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b096:	429c      	cmp	r4, r3
 800b098:	ee70 7a07 	vadd.f32	s15, s0, s14
 800b09c:	bf09      	itett	eq
 800b09e:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800b260 <__ieee754_rem_pio2f+0x230>
 800b0a2:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800b264 <__ieee754_rem_pio2f+0x234>
 800b0a6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800b0aa:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800b268 <__ieee754_rem_pio2f+0x238>
 800b0ae:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b0b2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b0b6:	edc0 6a00 	vstr	s13, [r0]
 800b0ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b0be:	edc0 7a01 	vstr	s15, [r0, #4]
 800b0c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0c6:	e7e4      	b.n	800b092 <__ieee754_rem_pio2f+0x62>
 800b0c8:	4b68      	ldr	r3, [pc, #416]	; (800b26c <__ieee754_rem_pio2f+0x23c>)
 800b0ca:	429c      	cmp	r4, r3
 800b0cc:	dc71      	bgt.n	800b1b2 <__ieee754_rem_pio2f+0x182>
 800b0ce:	f000 fc03 	bl	800b8d8 <fabsf>
 800b0d2:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800b270 <__ieee754_rem_pio2f+0x240>
 800b0d6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b0da:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b0de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b0e2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800b0e6:	ee17 0a90 	vmov	r0, s15
 800b0ea:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800b258 <__ieee754_rem_pio2f+0x228>
 800b0ee:	eeb1 7a46 	vneg.f32	s14, s12
 800b0f2:	eea7 0a27 	vfma.f32	s0, s14, s15
 800b0f6:	281f      	cmp	r0, #31
 800b0f8:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800b264 <__ieee754_rem_pio2f+0x234>
 800b0fc:	ee66 7a27 	vmul.f32	s15, s12, s15
 800b100:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b104:	ee16 3a90 	vmov	r3, s13
 800b108:	dc1c      	bgt.n	800b144 <__ieee754_rem_pio2f+0x114>
 800b10a:	1e47      	subs	r7, r0, #1
 800b10c:	4959      	ldr	r1, [pc, #356]	; (800b274 <__ieee754_rem_pio2f+0x244>)
 800b10e:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800b112:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800b116:	428a      	cmp	r2, r1
 800b118:	d014      	beq.n	800b144 <__ieee754_rem_pio2f+0x114>
 800b11a:	602b      	str	r3, [r5, #0]
 800b11c:	ed95 7a00 	vldr	s14, [r5]
 800b120:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b124:	2e00      	cmp	r6, #0
 800b126:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b12a:	ed85 0a01 	vstr	s0, [r5, #4]
 800b12e:	dab0      	bge.n	800b092 <__ieee754_rem_pio2f+0x62>
 800b130:	eeb1 7a47 	vneg.f32	s14, s14
 800b134:	eeb1 0a40 	vneg.f32	s0, s0
 800b138:	ed85 7a00 	vstr	s14, [r5]
 800b13c:	ed85 0a01 	vstr	s0, [r5, #4]
 800b140:	4240      	negs	r0, r0
 800b142:	e7a6      	b.n	800b092 <__ieee754_rem_pio2f+0x62>
 800b144:	15e4      	asrs	r4, r4, #23
 800b146:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b14a:	1aa2      	subs	r2, r4, r2
 800b14c:	2a08      	cmp	r2, #8
 800b14e:	dde4      	ble.n	800b11a <__ieee754_rem_pio2f+0xea>
 800b150:	eddf 7a43 	vldr	s15, [pc, #268]	; 800b260 <__ieee754_rem_pio2f+0x230>
 800b154:	eef0 6a40 	vmov.f32	s13, s0
 800b158:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b15c:	ee30 0a66 	vsub.f32	s0, s0, s13
 800b160:	eea7 0a27 	vfma.f32	s0, s14, s15
 800b164:	eddf 7a40 	vldr	s15, [pc, #256]	; 800b268 <__ieee754_rem_pio2f+0x238>
 800b168:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800b16c:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800b170:	eef0 7a40 	vmov.f32	s15, s0
 800b174:	ee15 3a90 	vmov	r3, s11
 800b178:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b17c:	1aa4      	subs	r4, r4, r2
 800b17e:	2c19      	cmp	r4, #25
 800b180:	dc04      	bgt.n	800b18c <__ieee754_rem_pio2f+0x15c>
 800b182:	edc5 5a00 	vstr	s11, [r5]
 800b186:	eeb0 0a66 	vmov.f32	s0, s13
 800b18a:	e7c7      	b.n	800b11c <__ieee754_rem_pio2f+0xec>
 800b18c:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800b278 <__ieee754_rem_pio2f+0x248>
 800b190:	eeb0 0a66 	vmov.f32	s0, s13
 800b194:	eea7 0a25 	vfma.f32	s0, s14, s11
 800b198:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800b19c:	eee7 7a25 	vfma.f32	s15, s14, s11
 800b1a0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800b27c <__ieee754_rem_pio2f+0x24c>
 800b1a4:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800b1a8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b1ac:	ed85 7a00 	vstr	s14, [r5]
 800b1b0:	e7b4      	b.n	800b11c <__ieee754_rem_pio2f+0xec>
 800b1b2:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800b1b6:	db06      	blt.n	800b1c6 <__ieee754_rem_pio2f+0x196>
 800b1b8:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b1bc:	edc0 7a01 	vstr	s15, [r0, #4]
 800b1c0:	edc0 7a00 	vstr	s15, [r0]
 800b1c4:	e742      	b.n	800b04c <__ieee754_rem_pio2f+0x1c>
 800b1c6:	15e2      	asrs	r2, r4, #23
 800b1c8:	3a86      	subs	r2, #134	; 0x86
 800b1ca:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800b1ce:	ee07 3a90 	vmov	s15, r3
 800b1d2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b1d6:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800b280 <__ieee754_rem_pio2f+0x250>
 800b1da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b1de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b1e2:	ed8d 7a03 	vstr	s14, [sp, #12]
 800b1e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b1ea:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b1ee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b1f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b1f6:	ed8d 7a04 	vstr	s14, [sp, #16]
 800b1fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b1fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b206:	edcd 7a05 	vstr	s15, [sp, #20]
 800b20a:	d11e      	bne.n	800b24a <__ieee754_rem_pio2f+0x21a>
 800b20c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b214:	bf0c      	ite	eq
 800b216:	2301      	moveq	r3, #1
 800b218:	2302      	movne	r3, #2
 800b21a:	491a      	ldr	r1, [pc, #104]	; (800b284 <__ieee754_rem_pio2f+0x254>)
 800b21c:	9101      	str	r1, [sp, #4]
 800b21e:	2102      	movs	r1, #2
 800b220:	9100      	str	r1, [sp, #0]
 800b222:	a803      	add	r0, sp, #12
 800b224:	4629      	mov	r1, r5
 800b226:	f000 f88d 	bl	800b344 <__kernel_rem_pio2f>
 800b22a:	2e00      	cmp	r6, #0
 800b22c:	f6bf af31 	bge.w	800b092 <__ieee754_rem_pio2f+0x62>
 800b230:	edd5 7a00 	vldr	s15, [r5]
 800b234:	eef1 7a67 	vneg.f32	s15, s15
 800b238:	edc5 7a00 	vstr	s15, [r5]
 800b23c:	edd5 7a01 	vldr	s15, [r5, #4]
 800b240:	eef1 7a67 	vneg.f32	s15, s15
 800b244:	edc5 7a01 	vstr	s15, [r5, #4]
 800b248:	e77a      	b.n	800b140 <__ieee754_rem_pio2f+0x110>
 800b24a:	2303      	movs	r3, #3
 800b24c:	e7e5      	b.n	800b21a <__ieee754_rem_pio2f+0x1ea>
 800b24e:	bf00      	nop
 800b250:	3f490fd8 	.word	0x3f490fd8
 800b254:	4016cbe3 	.word	0x4016cbe3
 800b258:	3fc90f80 	.word	0x3fc90f80
 800b25c:	3fc90fd0 	.word	0x3fc90fd0
 800b260:	37354400 	.word	0x37354400
 800b264:	37354443 	.word	0x37354443
 800b268:	2e85a308 	.word	0x2e85a308
 800b26c:	43490f80 	.word	0x43490f80
 800b270:	3f22f984 	.word	0x3f22f984
 800b274:	0800c9c8 	.word	0x0800c9c8
 800b278:	2e85a300 	.word	0x2e85a300
 800b27c:	248d3132 	.word	0x248d3132
 800b280:	43800000 	.word	0x43800000
 800b284:	0800ca48 	.word	0x0800ca48

0800b288 <__kernel_cosf>:
 800b288:	ee10 3a10 	vmov	r3, s0
 800b28c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b290:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b294:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b298:	da05      	bge.n	800b2a6 <__kernel_cosf+0x1e>
 800b29a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b29e:	ee17 2a90 	vmov	r2, s15
 800b2a2:	2a00      	cmp	r2, #0
 800b2a4:	d03b      	beq.n	800b31e <__kernel_cosf+0x96>
 800b2a6:	ee20 6a00 	vmul.f32	s12, s0, s0
 800b2aa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b2ae:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b324 <__kernel_cosf+0x9c>
 800b2b2:	4a1d      	ldr	r2, [pc, #116]	; (800b328 <__kernel_cosf+0xa0>)
 800b2b4:	ee66 7a07 	vmul.f32	s15, s12, s14
 800b2b8:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800b32c <__kernel_cosf+0xa4>
 800b2bc:	eea6 7a25 	vfma.f32	s14, s12, s11
 800b2c0:	4293      	cmp	r3, r2
 800b2c2:	eddf 5a1b 	vldr	s11, [pc, #108]	; 800b330 <__kernel_cosf+0xa8>
 800b2c6:	eee7 5a06 	vfma.f32	s11, s14, s12
 800b2ca:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800b334 <__kernel_cosf+0xac>
 800b2ce:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b2d2:	eddf 5a19 	vldr	s11, [pc, #100]	; 800b338 <__kernel_cosf+0xb0>
 800b2d6:	eee7 5a06 	vfma.f32	s11, s14, s12
 800b2da:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800b33c <__kernel_cosf+0xb4>
 800b2de:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b2e2:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800b2e6:	ee27 7a06 	vmul.f32	s14, s14, s12
 800b2ea:	eee6 0a07 	vfma.f32	s1, s12, s14
 800b2ee:	dc04      	bgt.n	800b2fa <__kernel_cosf+0x72>
 800b2f0:	ee77 0ae0 	vsub.f32	s1, s15, s1
 800b2f4:	ee36 0ae0 	vsub.f32	s0, s13, s1
 800b2f8:	4770      	bx	lr
 800b2fa:	4a11      	ldr	r2, [pc, #68]	; (800b340 <__kernel_cosf+0xb8>)
 800b2fc:	4293      	cmp	r3, r2
 800b2fe:	bfda      	itte	le
 800b300:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800b304:	ee07 3a10 	vmovle	s14, r3
 800b308:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800b30c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b310:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800b314:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800b318:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b31c:	4770      	bx	lr
 800b31e:	eeb0 0a66 	vmov.f32	s0, s13
 800b322:	4770      	bx	lr
 800b324:	ad47d74e 	.word	0xad47d74e
 800b328:	3e999999 	.word	0x3e999999
 800b32c:	310f74f6 	.word	0x310f74f6
 800b330:	b493f27c 	.word	0xb493f27c
 800b334:	37d00d01 	.word	0x37d00d01
 800b338:	bab60b61 	.word	0xbab60b61
 800b33c:	3d2aaaab 	.word	0x3d2aaaab
 800b340:	3f480000 	.word	0x3f480000

0800b344 <__kernel_rem_pio2f>:
 800b344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b348:	ed2d 8b04 	vpush	{d8-d9}
 800b34c:	b0d7      	sub	sp, #348	; 0x15c
 800b34e:	469b      	mov	fp, r3
 800b350:	460e      	mov	r6, r1
 800b352:	4bbe      	ldr	r3, [pc, #760]	; (800b64c <__kernel_rem_pio2f+0x308>)
 800b354:	9964      	ldr	r1, [sp, #400]	; 0x190
 800b356:	9002      	str	r0, [sp, #8]
 800b358:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800b35c:	9865      	ldr	r0, [sp, #404]	; 0x194
 800b35e:	ed9f 7abf 	vldr	s14, [pc, #764]	; 800b65c <__kernel_rem_pio2f+0x318>
 800b362:	1ed1      	subs	r1, r2, #3
 800b364:	2308      	movs	r3, #8
 800b366:	fb91 f1f3 	sdiv	r1, r1, r3
 800b36a:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800b36e:	f10b 3aff 	add.w	sl, fp, #4294967295
 800b372:	1c4c      	adds	r4, r1, #1
 800b374:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800b378:	eba1 050a 	sub.w	r5, r1, sl
 800b37c:	aa1a      	add	r2, sp, #104	; 0x68
 800b37e:	eb09 070a 	add.w	r7, r9, sl
 800b382:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800b386:	4696      	mov	lr, r2
 800b388:	2300      	movs	r3, #0
 800b38a:	42bb      	cmp	r3, r7
 800b38c:	dd0f      	ble.n	800b3ae <__kernel_rem_pio2f+0x6a>
 800b38e:	af42      	add	r7, sp, #264	; 0x108
 800b390:	2200      	movs	r2, #0
 800b392:	454a      	cmp	r2, r9
 800b394:	dc27      	bgt.n	800b3e6 <__kernel_rem_pio2f+0xa2>
 800b396:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800b39a:	eb0b 0302 	add.w	r3, fp, r2
 800b39e:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800b3a2:	9d02      	ldr	r5, [sp, #8]
 800b3a4:	eddf 7aad 	vldr	s15, [pc, #692]	; 800b65c <__kernel_rem_pio2f+0x318>
 800b3a8:	f04f 0c00 	mov.w	ip, #0
 800b3ac:	e015      	b.n	800b3da <__kernel_rem_pio2f+0x96>
 800b3ae:	42dd      	cmn	r5, r3
 800b3b0:	bf5d      	ittte	pl
 800b3b2:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 800b3b6:	ee07 2a90 	vmovpl	s15, r2
 800b3ba:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800b3be:	eef0 7a47 	vmovmi.f32	s15, s14
 800b3c2:	ecee 7a01 	vstmia	lr!, {s15}
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	e7df      	b.n	800b38a <__kernel_rem_pio2f+0x46>
 800b3ca:	ecf5 6a01 	vldmia	r5!, {s13}
 800b3ce:	ed33 7a01 	vldmdb	r3!, {s14}
 800b3d2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b3d6:	f10c 0c01 	add.w	ip, ip, #1
 800b3da:	45d4      	cmp	ip, sl
 800b3dc:	ddf5      	ble.n	800b3ca <__kernel_rem_pio2f+0x86>
 800b3de:	ece7 7a01 	vstmia	r7!, {s15}
 800b3e2:	3201      	adds	r2, #1
 800b3e4:	e7d5      	b.n	800b392 <__kernel_rem_pio2f+0x4e>
 800b3e6:	ab06      	add	r3, sp, #24
 800b3e8:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800b3ec:	9304      	str	r3, [sp, #16]
 800b3ee:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800b658 <__kernel_rem_pio2f+0x314>
 800b3f2:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800b654 <__kernel_rem_pio2f+0x310>
 800b3f6:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800b3fa:	9303      	str	r3, [sp, #12]
 800b3fc:	464d      	mov	r5, r9
 800b3fe:	ab56      	add	r3, sp, #344	; 0x158
 800b400:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 800b404:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800b408:	3f01      	subs	r7, #1
 800b40a:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800b40e:	00bf      	lsls	r7, r7, #2
 800b410:	ab56      	add	r3, sp, #344	; 0x158
 800b412:	19da      	adds	r2, r3, r7
 800b414:	3a4c      	subs	r2, #76	; 0x4c
 800b416:	2300      	movs	r3, #0
 800b418:	1ae9      	subs	r1, r5, r3
 800b41a:	2900      	cmp	r1, #0
 800b41c:	dc4c      	bgt.n	800b4b8 <__kernel_rem_pio2f+0x174>
 800b41e:	4620      	mov	r0, r4
 800b420:	f000 faa4 	bl	800b96c <scalbnf>
 800b424:	eeb0 8a40 	vmov.f32	s16, s0
 800b428:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800b42c:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b430:	f000 fa5a 	bl	800b8e8 <floorf>
 800b434:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800b438:	eea0 8a67 	vfms.f32	s16, s0, s15
 800b43c:	2c00      	cmp	r4, #0
 800b43e:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800b442:	edcd 7a01 	vstr	s15, [sp, #4]
 800b446:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b44a:	ee38 8a67 	vsub.f32	s16, s16, s15
 800b44e:	dd48      	ble.n	800b4e2 <__kernel_rem_pio2f+0x19e>
 800b450:	1e69      	subs	r1, r5, #1
 800b452:	ab06      	add	r3, sp, #24
 800b454:	f1c4 0008 	rsb	r0, r4, #8
 800b458:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800b45c:	9a01      	ldr	r2, [sp, #4]
 800b45e:	fa4c f300 	asr.w	r3, ip, r0
 800b462:	441a      	add	r2, r3
 800b464:	4083      	lsls	r3, r0
 800b466:	9201      	str	r2, [sp, #4]
 800b468:	ebac 0203 	sub.w	r2, ip, r3
 800b46c:	ab06      	add	r3, sp, #24
 800b46e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800b472:	f1c4 0307 	rsb	r3, r4, #7
 800b476:	fa42 f803 	asr.w	r8, r2, r3
 800b47a:	f1b8 0f00 	cmp.w	r8, #0
 800b47e:	dd41      	ble.n	800b504 <__kernel_rem_pio2f+0x1c0>
 800b480:	9b01      	ldr	r3, [sp, #4]
 800b482:	2000      	movs	r0, #0
 800b484:	3301      	adds	r3, #1
 800b486:	9301      	str	r3, [sp, #4]
 800b488:	4601      	mov	r1, r0
 800b48a:	4285      	cmp	r5, r0
 800b48c:	dc6d      	bgt.n	800b56a <__kernel_rem_pio2f+0x226>
 800b48e:	2c00      	cmp	r4, #0
 800b490:	dd04      	ble.n	800b49c <__kernel_rem_pio2f+0x158>
 800b492:	2c01      	cmp	r4, #1
 800b494:	d07e      	beq.n	800b594 <__kernel_rem_pio2f+0x250>
 800b496:	2c02      	cmp	r4, #2
 800b498:	f000 8086 	beq.w	800b5a8 <__kernel_rem_pio2f+0x264>
 800b49c:	f1b8 0f02 	cmp.w	r8, #2
 800b4a0:	d130      	bne.n	800b504 <__kernel_rem_pio2f+0x1c0>
 800b4a2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b4a6:	ee30 8a48 	vsub.f32	s16, s0, s16
 800b4aa:	b359      	cbz	r1, 800b504 <__kernel_rem_pio2f+0x1c0>
 800b4ac:	4620      	mov	r0, r4
 800b4ae:	f000 fa5d 	bl	800b96c <scalbnf>
 800b4b2:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b4b6:	e025      	b.n	800b504 <__kernel_rem_pio2f+0x1c0>
 800b4b8:	ee60 7a28 	vmul.f32	s15, s0, s17
 800b4bc:	a806      	add	r0, sp, #24
 800b4be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b4c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b4c6:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800b4ca:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b4ce:	ee10 1a10 	vmov	r1, s0
 800b4d2:	ed32 0a01 	vldmdb	r2!, {s0}
 800b4d6:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800b4da:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b4de:	3301      	adds	r3, #1
 800b4e0:	e79a      	b.n	800b418 <__kernel_rem_pio2f+0xd4>
 800b4e2:	d106      	bne.n	800b4f2 <__kernel_rem_pio2f+0x1ae>
 800b4e4:	1e6b      	subs	r3, r5, #1
 800b4e6:	aa06      	add	r2, sp, #24
 800b4e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b4ec:	ea4f 2822 	mov.w	r8, r2, asr #8
 800b4f0:	e7c3      	b.n	800b47a <__kernel_rem_pio2f+0x136>
 800b4f2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b4f6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b4fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4fe:	da31      	bge.n	800b564 <__kernel_rem_pio2f+0x220>
 800b500:	f04f 0800 	mov.w	r8, #0
 800b504:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b50c:	f040 80a8 	bne.w	800b660 <__kernel_rem_pio2f+0x31c>
 800b510:	1e6b      	subs	r3, r5, #1
 800b512:	4618      	mov	r0, r3
 800b514:	2200      	movs	r2, #0
 800b516:	4548      	cmp	r0, r9
 800b518:	da4d      	bge.n	800b5b6 <__kernel_rem_pio2f+0x272>
 800b51a:	2a00      	cmp	r2, #0
 800b51c:	f000 8087 	beq.w	800b62e <__kernel_rem_pio2f+0x2ea>
 800b520:	aa06      	add	r2, sp, #24
 800b522:	3c08      	subs	r4, #8
 800b524:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b528:	2900      	cmp	r1, #0
 800b52a:	f000 808d 	beq.w	800b648 <__kernel_rem_pio2f+0x304>
 800b52e:	4620      	mov	r0, r4
 800b530:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b534:	9302      	str	r3, [sp, #8]
 800b536:	f000 fa19 	bl	800b96c <scalbnf>
 800b53a:	9b02      	ldr	r3, [sp, #8]
 800b53c:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800b658 <__kernel_rem_pio2f+0x314>
 800b540:	0099      	lsls	r1, r3, #2
 800b542:	aa42      	add	r2, sp, #264	; 0x108
 800b544:	1850      	adds	r0, r2, r1
 800b546:	1d05      	adds	r5, r0, #4
 800b548:	461c      	mov	r4, r3
 800b54a:	2c00      	cmp	r4, #0
 800b54c:	f280 80b8 	bge.w	800b6c0 <__kernel_rem_pio2f+0x37c>
 800b550:	2500      	movs	r5, #0
 800b552:	1b5c      	subs	r4, r3, r5
 800b554:	2c00      	cmp	r4, #0
 800b556:	f2c0 80d8 	blt.w	800b70a <__kernel_rem_pio2f+0x3c6>
 800b55a:	4f3d      	ldr	r7, [pc, #244]	; (800b650 <__kernel_rem_pio2f+0x30c>)
 800b55c:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800b65c <__kernel_rem_pio2f+0x318>
 800b560:	2400      	movs	r4, #0
 800b562:	e0c6      	b.n	800b6f2 <__kernel_rem_pio2f+0x3ae>
 800b564:	f04f 0802 	mov.w	r8, #2
 800b568:	e78a      	b.n	800b480 <__kernel_rem_pio2f+0x13c>
 800b56a:	ab06      	add	r3, sp, #24
 800b56c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800b570:	b949      	cbnz	r1, 800b586 <__kernel_rem_pio2f+0x242>
 800b572:	b12b      	cbz	r3, 800b580 <__kernel_rem_pio2f+0x23c>
 800b574:	aa06      	add	r2, sp, #24
 800b576:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800b57a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800b57e:	2301      	movs	r3, #1
 800b580:	3001      	adds	r0, #1
 800b582:	4619      	mov	r1, r3
 800b584:	e781      	b.n	800b48a <__kernel_rem_pio2f+0x146>
 800b586:	aa06      	add	r2, sp, #24
 800b588:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800b58c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800b590:	460b      	mov	r3, r1
 800b592:	e7f5      	b.n	800b580 <__kernel_rem_pio2f+0x23c>
 800b594:	1e68      	subs	r0, r5, #1
 800b596:	ab06      	add	r3, sp, #24
 800b598:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800b59c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b5a0:	aa06      	add	r2, sp, #24
 800b5a2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800b5a6:	e779      	b.n	800b49c <__kernel_rem_pio2f+0x158>
 800b5a8:	1e68      	subs	r0, r5, #1
 800b5aa:	ab06      	add	r3, sp, #24
 800b5ac:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800b5b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b5b4:	e7f4      	b.n	800b5a0 <__kernel_rem_pio2f+0x25c>
 800b5b6:	a906      	add	r1, sp, #24
 800b5b8:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b5bc:	3801      	subs	r0, #1
 800b5be:	430a      	orrs	r2, r1
 800b5c0:	e7a9      	b.n	800b516 <__kernel_rem_pio2f+0x1d2>
 800b5c2:	f10c 0c01 	add.w	ip, ip, #1
 800b5c6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b5ca:	2a00      	cmp	r2, #0
 800b5cc:	d0f9      	beq.n	800b5c2 <__kernel_rem_pio2f+0x27e>
 800b5ce:	eb0b 0305 	add.w	r3, fp, r5
 800b5d2:	aa1a      	add	r2, sp, #104	; 0x68
 800b5d4:	009b      	lsls	r3, r3, #2
 800b5d6:	1898      	adds	r0, r3, r2
 800b5d8:	3004      	adds	r0, #4
 800b5da:	1c69      	adds	r1, r5, #1
 800b5dc:	3704      	adds	r7, #4
 800b5de:	2200      	movs	r2, #0
 800b5e0:	4465      	add	r5, ip
 800b5e2:	9005      	str	r0, [sp, #20]
 800b5e4:	428d      	cmp	r5, r1
 800b5e6:	f6ff af0a 	blt.w	800b3fe <__kernel_rem_pio2f+0xba>
 800b5ea:	a81a      	add	r0, sp, #104	; 0x68
 800b5ec:	eb02 0c03 	add.w	ip, r2, r3
 800b5f0:	4484      	add	ip, r0
 800b5f2:	9803      	ldr	r0, [sp, #12]
 800b5f4:	f8dd e008 	ldr.w	lr, [sp, #8]
 800b5f8:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800b5fc:	9001      	str	r0, [sp, #4]
 800b5fe:	ee07 0a90 	vmov	s15, r0
 800b602:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b606:	9805      	ldr	r0, [sp, #20]
 800b608:	edcc 7a00 	vstr	s15, [ip]
 800b60c:	eddf 7a13 	vldr	s15, [pc, #76]	; 800b65c <__kernel_rem_pio2f+0x318>
 800b610:	eb00 0802 	add.w	r8, r0, r2
 800b614:	f04f 0c00 	mov.w	ip, #0
 800b618:	45d4      	cmp	ip, sl
 800b61a:	dd0c      	ble.n	800b636 <__kernel_rem_pio2f+0x2f2>
 800b61c:	eb02 0c07 	add.w	ip, r2, r7
 800b620:	a842      	add	r0, sp, #264	; 0x108
 800b622:	4484      	add	ip, r0
 800b624:	edcc 7a01 	vstr	s15, [ip, #4]
 800b628:	3101      	adds	r1, #1
 800b62a:	3204      	adds	r2, #4
 800b62c:	e7da      	b.n	800b5e4 <__kernel_rem_pio2f+0x2a0>
 800b62e:	9b04      	ldr	r3, [sp, #16]
 800b630:	f04f 0c01 	mov.w	ip, #1
 800b634:	e7c7      	b.n	800b5c6 <__kernel_rem_pio2f+0x282>
 800b636:	ecfe 6a01 	vldmia	lr!, {s13}
 800b63a:	ed38 7a01 	vldmdb	r8!, {s14}
 800b63e:	f10c 0c01 	add.w	ip, ip, #1
 800b642:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b646:	e7e7      	b.n	800b618 <__kernel_rem_pio2f+0x2d4>
 800b648:	3b01      	subs	r3, #1
 800b64a:	e769      	b.n	800b520 <__kernel_rem_pio2f+0x1dc>
 800b64c:	0800cd8c 	.word	0x0800cd8c
 800b650:	0800cd60 	.word	0x0800cd60
 800b654:	43800000 	.word	0x43800000
 800b658:	3b800000 	.word	0x3b800000
 800b65c:	00000000 	.word	0x00000000
 800b660:	4260      	negs	r0, r4
 800b662:	eeb0 0a48 	vmov.f32	s0, s16
 800b666:	f000 f981 	bl	800b96c <scalbnf>
 800b66a:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800b654 <__kernel_rem_pio2f+0x310>
 800b66e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800b672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b676:	db1a      	blt.n	800b6ae <__kernel_rem_pio2f+0x36a>
 800b678:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800b658 <__kernel_rem_pio2f+0x314>
 800b67c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b680:	aa06      	add	r2, sp, #24
 800b682:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b686:	a906      	add	r1, sp, #24
 800b688:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b68c:	3408      	adds	r4, #8
 800b68e:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800b692:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b696:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b69a:	ee10 3a10 	vmov	r3, s0
 800b69e:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800b6a2:	1c6b      	adds	r3, r5, #1
 800b6a4:	ee17 2a90 	vmov	r2, s15
 800b6a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b6ac:	e73f      	b.n	800b52e <__kernel_rem_pio2f+0x1ea>
 800b6ae:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b6b2:	aa06      	add	r2, sp, #24
 800b6b4:	ee10 3a10 	vmov	r3, s0
 800b6b8:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800b6bc:	462b      	mov	r3, r5
 800b6be:	e736      	b.n	800b52e <__kernel_rem_pio2f+0x1ea>
 800b6c0:	aa06      	add	r2, sp, #24
 800b6c2:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800b6c6:	9202      	str	r2, [sp, #8]
 800b6c8:	ee07 2a90 	vmov	s15, r2
 800b6cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b6d0:	3c01      	subs	r4, #1
 800b6d2:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b6d6:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b6da:	ed65 7a01 	vstmdb	r5!, {s15}
 800b6de:	e734      	b.n	800b54a <__kernel_rem_pio2f+0x206>
 800b6e0:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800b6e4:	ecf7 6a01 	vldmia	r7!, {s13}
 800b6e8:	ed9c 7a00 	vldr	s14, [ip]
 800b6ec:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b6f0:	3401      	adds	r4, #1
 800b6f2:	454c      	cmp	r4, r9
 800b6f4:	dc01      	bgt.n	800b6fa <__kernel_rem_pio2f+0x3b6>
 800b6f6:	42a5      	cmp	r5, r4
 800b6f8:	daf2      	bge.n	800b6e0 <__kernel_rem_pio2f+0x39c>
 800b6fa:	aa56      	add	r2, sp, #344	; 0x158
 800b6fc:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 800b700:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 800b704:	3501      	adds	r5, #1
 800b706:	3804      	subs	r0, #4
 800b708:	e723      	b.n	800b552 <__kernel_rem_pio2f+0x20e>
 800b70a:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800b70c:	2a03      	cmp	r2, #3
 800b70e:	d84d      	bhi.n	800b7ac <__kernel_rem_pio2f+0x468>
 800b710:	e8df f002 	tbb	[pc, r2]
 800b714:	021f1f3e 	.word	0x021f1f3e
 800b718:	aa56      	add	r2, sp, #344	; 0x158
 800b71a:	4411      	add	r1, r2
 800b71c:	399c      	subs	r1, #156	; 0x9c
 800b71e:	4608      	mov	r0, r1
 800b720:	461c      	mov	r4, r3
 800b722:	2c00      	cmp	r4, #0
 800b724:	dc5f      	bgt.n	800b7e6 <__kernel_rem_pio2f+0x4a2>
 800b726:	4608      	mov	r0, r1
 800b728:	461c      	mov	r4, r3
 800b72a:	2c01      	cmp	r4, #1
 800b72c:	dc6b      	bgt.n	800b806 <__kernel_rem_pio2f+0x4c2>
 800b72e:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 800b65c <__kernel_rem_pio2f+0x318>
 800b732:	2b01      	cmp	r3, #1
 800b734:	dc77      	bgt.n	800b826 <__kernel_rem_pio2f+0x4e2>
 800b736:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800b73a:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800b73e:	f1b8 0f00 	cmp.w	r8, #0
 800b742:	d176      	bne.n	800b832 <__kernel_rem_pio2f+0x4ee>
 800b744:	edc6 6a00 	vstr	s13, [r6]
 800b748:	ed86 7a01 	vstr	s14, [r6, #4]
 800b74c:	edc6 7a02 	vstr	s15, [r6, #8]
 800b750:	e02c      	b.n	800b7ac <__kernel_rem_pio2f+0x468>
 800b752:	aa56      	add	r2, sp, #344	; 0x158
 800b754:	4411      	add	r1, r2
 800b756:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 800b65c <__kernel_rem_pio2f+0x318>
 800b75a:	399c      	subs	r1, #156	; 0x9c
 800b75c:	4618      	mov	r0, r3
 800b75e:	2800      	cmp	r0, #0
 800b760:	da32      	bge.n	800b7c8 <__kernel_rem_pio2f+0x484>
 800b762:	f1b8 0f00 	cmp.w	r8, #0
 800b766:	d035      	beq.n	800b7d4 <__kernel_rem_pio2f+0x490>
 800b768:	eef1 7a47 	vneg.f32	s15, s14
 800b76c:	edc6 7a00 	vstr	s15, [r6]
 800b770:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800b774:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b778:	a82f      	add	r0, sp, #188	; 0xbc
 800b77a:	2101      	movs	r1, #1
 800b77c:	428b      	cmp	r3, r1
 800b77e:	da2c      	bge.n	800b7da <__kernel_rem_pio2f+0x496>
 800b780:	f1b8 0f00 	cmp.w	r8, #0
 800b784:	d001      	beq.n	800b78a <__kernel_rem_pio2f+0x446>
 800b786:	eef1 7a67 	vneg.f32	s15, s15
 800b78a:	edc6 7a01 	vstr	s15, [r6, #4]
 800b78e:	e00d      	b.n	800b7ac <__kernel_rem_pio2f+0x468>
 800b790:	aa56      	add	r2, sp, #344	; 0x158
 800b792:	4411      	add	r1, r2
 800b794:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800b65c <__kernel_rem_pio2f+0x318>
 800b798:	399c      	subs	r1, #156	; 0x9c
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	da0e      	bge.n	800b7bc <__kernel_rem_pio2f+0x478>
 800b79e:	f1b8 0f00 	cmp.w	r8, #0
 800b7a2:	d001      	beq.n	800b7a8 <__kernel_rem_pio2f+0x464>
 800b7a4:	eef1 7a67 	vneg.f32	s15, s15
 800b7a8:	edc6 7a00 	vstr	s15, [r6]
 800b7ac:	9b01      	ldr	r3, [sp, #4]
 800b7ae:	f003 0007 	and.w	r0, r3, #7
 800b7b2:	b057      	add	sp, #348	; 0x15c
 800b7b4:	ecbd 8b04 	vpop	{d8-d9}
 800b7b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7bc:	ed31 7a01 	vldmdb	r1!, {s14}
 800b7c0:	3b01      	subs	r3, #1
 800b7c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b7c6:	e7e8      	b.n	800b79a <__kernel_rem_pio2f+0x456>
 800b7c8:	ed71 7a01 	vldmdb	r1!, {s15}
 800b7cc:	3801      	subs	r0, #1
 800b7ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b7d2:	e7c4      	b.n	800b75e <__kernel_rem_pio2f+0x41a>
 800b7d4:	eef0 7a47 	vmov.f32	s15, s14
 800b7d8:	e7c8      	b.n	800b76c <__kernel_rem_pio2f+0x428>
 800b7da:	ecb0 7a01 	vldmia	r0!, {s14}
 800b7de:	3101      	adds	r1, #1
 800b7e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b7e4:	e7ca      	b.n	800b77c <__kernel_rem_pio2f+0x438>
 800b7e6:	ed50 7a02 	vldr	s15, [r0, #-8]
 800b7ea:	ed70 6a01 	vldmdb	r0!, {s13}
 800b7ee:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b7f2:	3c01      	subs	r4, #1
 800b7f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b7f8:	ed00 7a01 	vstr	s14, [r0, #-4]
 800b7fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b800:	edc0 7a00 	vstr	s15, [r0]
 800b804:	e78d      	b.n	800b722 <__kernel_rem_pio2f+0x3de>
 800b806:	ed50 7a02 	vldr	s15, [r0, #-8]
 800b80a:	ed70 6a01 	vldmdb	r0!, {s13}
 800b80e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b812:	3c01      	subs	r4, #1
 800b814:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b818:	ed00 7a01 	vstr	s14, [r0, #-4]
 800b81c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b820:	edc0 7a00 	vstr	s15, [r0]
 800b824:	e781      	b.n	800b72a <__kernel_rem_pio2f+0x3e6>
 800b826:	ed31 7a01 	vldmdb	r1!, {s14}
 800b82a:	3b01      	subs	r3, #1
 800b82c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b830:	e77f      	b.n	800b732 <__kernel_rem_pio2f+0x3ee>
 800b832:	eef1 6a66 	vneg.f32	s13, s13
 800b836:	eeb1 7a47 	vneg.f32	s14, s14
 800b83a:	edc6 6a00 	vstr	s13, [r6]
 800b83e:	ed86 7a01 	vstr	s14, [r6, #4]
 800b842:	eef1 7a67 	vneg.f32	s15, s15
 800b846:	e781      	b.n	800b74c <__kernel_rem_pio2f+0x408>

0800b848 <__kernel_sinf>:
 800b848:	ee10 3a10 	vmov	r3, s0
 800b84c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b850:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b854:	da04      	bge.n	800b860 <__kernel_sinf+0x18>
 800b856:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b85a:	ee17 3a90 	vmov	r3, s15
 800b85e:	b35b      	cbz	r3, 800b8b8 <__kernel_sinf+0x70>
 800b860:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b864:	eddf 7a15 	vldr	s15, [pc, #84]	; 800b8bc <__kernel_sinf+0x74>
 800b868:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800b8c0 <__kernel_sinf+0x78>
 800b86c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b870:	eddf 7a14 	vldr	s15, [pc, #80]	; 800b8c4 <__kernel_sinf+0x7c>
 800b874:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b878:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800b8c8 <__kernel_sinf+0x80>
 800b87c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b880:	eddf 7a12 	vldr	s15, [pc, #72]	; 800b8cc <__kernel_sinf+0x84>
 800b884:	ee60 6a07 	vmul.f32	s13, s0, s14
 800b888:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b88c:	b930      	cbnz	r0, 800b89c <__kernel_sinf+0x54>
 800b88e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800b8d0 <__kernel_sinf+0x88>
 800b892:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b896:	eea6 0a26 	vfma.f32	s0, s12, s13
 800b89a:	4770      	bx	lr
 800b89c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b8a0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800b8a4:	eee0 7a86 	vfma.f32	s15, s1, s12
 800b8a8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800b8ac:	eddf 7a09 	vldr	s15, [pc, #36]	; 800b8d4 <__kernel_sinf+0x8c>
 800b8b0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800b8b4:	ee30 0a60 	vsub.f32	s0, s0, s1
 800b8b8:	4770      	bx	lr
 800b8ba:	bf00      	nop
 800b8bc:	2f2ec9d3 	.word	0x2f2ec9d3
 800b8c0:	b2d72f34 	.word	0xb2d72f34
 800b8c4:	3638ef1b 	.word	0x3638ef1b
 800b8c8:	b9500d01 	.word	0xb9500d01
 800b8cc:	3c088889 	.word	0x3c088889
 800b8d0:	be2aaaab 	.word	0xbe2aaaab
 800b8d4:	3e2aaaab 	.word	0x3e2aaaab

0800b8d8 <fabsf>:
 800b8d8:	ee10 3a10 	vmov	r3, s0
 800b8dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b8e0:	ee00 3a10 	vmov	s0, r3
 800b8e4:	4770      	bx	lr
	...

0800b8e8 <floorf>:
 800b8e8:	ee10 3a10 	vmov	r3, s0
 800b8ec:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b8f0:	0dca      	lsrs	r2, r1, #23
 800b8f2:	3a7f      	subs	r2, #127	; 0x7f
 800b8f4:	2a16      	cmp	r2, #22
 800b8f6:	dc2a      	bgt.n	800b94e <floorf+0x66>
 800b8f8:	2a00      	cmp	r2, #0
 800b8fa:	da11      	bge.n	800b920 <floorf+0x38>
 800b8fc:	eddf 7a18 	vldr	s15, [pc, #96]	; 800b960 <floorf+0x78>
 800b900:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b904:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b90c:	dd05      	ble.n	800b91a <floorf+0x32>
 800b90e:	2b00      	cmp	r3, #0
 800b910:	da23      	bge.n	800b95a <floorf+0x72>
 800b912:	4a14      	ldr	r2, [pc, #80]	; (800b964 <floorf+0x7c>)
 800b914:	2900      	cmp	r1, #0
 800b916:	bf18      	it	ne
 800b918:	4613      	movne	r3, r2
 800b91a:	ee00 3a10 	vmov	s0, r3
 800b91e:	4770      	bx	lr
 800b920:	4911      	ldr	r1, [pc, #68]	; (800b968 <floorf+0x80>)
 800b922:	4111      	asrs	r1, r2
 800b924:	420b      	tst	r3, r1
 800b926:	d0fa      	beq.n	800b91e <floorf+0x36>
 800b928:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800b960 <floorf+0x78>
 800b92c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b930:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b938:	ddef      	ble.n	800b91a <floorf+0x32>
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	bfbe      	ittt	lt
 800b93e:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800b942:	fa40 f202 	asrlt.w	r2, r0, r2
 800b946:	189b      	addlt	r3, r3, r2
 800b948:	ea23 0301 	bic.w	r3, r3, r1
 800b94c:	e7e5      	b.n	800b91a <floorf+0x32>
 800b94e:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800b952:	d3e4      	bcc.n	800b91e <floorf+0x36>
 800b954:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b958:	4770      	bx	lr
 800b95a:	2300      	movs	r3, #0
 800b95c:	e7dd      	b.n	800b91a <floorf+0x32>
 800b95e:	bf00      	nop
 800b960:	7149f2ca 	.word	0x7149f2ca
 800b964:	bf800000 	.word	0xbf800000
 800b968:	007fffff 	.word	0x007fffff

0800b96c <scalbnf>:
 800b96c:	b508      	push	{r3, lr}
 800b96e:	ee10 2a10 	vmov	r2, s0
 800b972:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800b976:	ed2d 8b02 	vpush	{d8}
 800b97a:	eef0 0a40 	vmov.f32	s1, s0
 800b97e:	d004      	beq.n	800b98a <scalbnf+0x1e>
 800b980:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b984:	d306      	bcc.n	800b994 <scalbnf+0x28>
 800b986:	ee70 0a00 	vadd.f32	s1, s0, s0
 800b98a:	ecbd 8b02 	vpop	{d8}
 800b98e:	eeb0 0a60 	vmov.f32	s0, s1
 800b992:	bd08      	pop	{r3, pc}
 800b994:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b998:	d21c      	bcs.n	800b9d4 <scalbnf+0x68>
 800b99a:	4b1f      	ldr	r3, [pc, #124]	; (800ba18 <scalbnf+0xac>)
 800b99c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800ba1c <scalbnf+0xb0>
 800b9a0:	4298      	cmp	r0, r3
 800b9a2:	ee60 0a27 	vmul.f32	s1, s0, s15
 800b9a6:	db10      	blt.n	800b9ca <scalbnf+0x5e>
 800b9a8:	ee10 2a90 	vmov	r2, s1
 800b9ac:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800b9b0:	3b19      	subs	r3, #25
 800b9b2:	4403      	add	r3, r0
 800b9b4:	2bfe      	cmp	r3, #254	; 0xfe
 800b9b6:	dd0f      	ble.n	800b9d8 <scalbnf+0x6c>
 800b9b8:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800ba20 <scalbnf+0xb4>
 800b9bc:	eeb0 0a48 	vmov.f32	s0, s16
 800b9c0:	f000 f834 	bl	800ba2c <copysignf>
 800b9c4:	ee60 0a08 	vmul.f32	s1, s0, s16
 800b9c8:	e7df      	b.n	800b98a <scalbnf+0x1e>
 800b9ca:	eddf 7a16 	vldr	s15, [pc, #88]	; 800ba24 <scalbnf+0xb8>
 800b9ce:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800b9d2:	e7da      	b.n	800b98a <scalbnf+0x1e>
 800b9d4:	0ddb      	lsrs	r3, r3, #23
 800b9d6:	e7ec      	b.n	800b9b2 <scalbnf+0x46>
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	dd06      	ble.n	800b9ea <scalbnf+0x7e>
 800b9dc:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800b9e0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800b9e4:	ee00 3a90 	vmov	s1, r3
 800b9e8:	e7cf      	b.n	800b98a <scalbnf+0x1e>
 800b9ea:	f113 0f16 	cmn.w	r3, #22
 800b9ee:	da06      	bge.n	800b9fe <scalbnf+0x92>
 800b9f0:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b9f4:	4298      	cmp	r0, r3
 800b9f6:	dcdf      	bgt.n	800b9b8 <scalbnf+0x4c>
 800b9f8:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800ba24 <scalbnf+0xb8>
 800b9fc:	e7de      	b.n	800b9bc <scalbnf+0x50>
 800b9fe:	3319      	adds	r3, #25
 800ba00:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800ba04:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800ba08:	eddf 7a07 	vldr	s15, [pc, #28]	; 800ba28 <scalbnf+0xbc>
 800ba0c:	ee07 3a10 	vmov	s14, r3
 800ba10:	ee67 0a27 	vmul.f32	s1, s14, s15
 800ba14:	e7b9      	b.n	800b98a <scalbnf+0x1e>
 800ba16:	bf00      	nop
 800ba18:	ffff3cb0 	.word	0xffff3cb0
 800ba1c:	4c000000 	.word	0x4c000000
 800ba20:	7149f2ca 	.word	0x7149f2ca
 800ba24:	0da24260 	.word	0x0da24260
 800ba28:	33000000 	.word	0x33000000

0800ba2c <copysignf>:
 800ba2c:	ee10 3a10 	vmov	r3, s0
 800ba30:	ee10 2a90 	vmov	r2, s1
 800ba34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ba38:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800ba3c:	4313      	orrs	r3, r2
 800ba3e:	ee00 3a10 	vmov	s0, r3
 800ba42:	4770      	bx	lr

0800ba44 <_init>:
 800ba44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba46:	bf00      	nop
 800ba48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba4a:	bc08      	pop	{r3}
 800ba4c:	469e      	mov	lr, r3
 800ba4e:	4770      	bx	lr

0800ba50 <_fini>:
 800ba50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba52:	bf00      	nop
 800ba54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba56:	bc08      	pop	{r3}
 800ba58:	469e      	mov	lr, r3
 800ba5a:	4770      	bx	lr
