$date
	Tue Oct 24 23:05:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_gate_4bit_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module and_gate_4bit_tb $end
$var reg 4 " x [3:0] $end
$upscope $end
$scope module and_gate_4bit_tb $end
$var reg 4 # y [3:0] $end
$upscope $end
$scope module and_gate_4bit_tb $end
$var wire 4 $ o [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b1111 "
0!
$end
#5
1!
#10
0!
b1111 #
b0 "
#15
1!
#20
b1111 $
0!
b1111 "
#25
1!
#30
b110 $
0!
b110 #
#35
1!
#40
0!
