INFO: [VRFC 10-163] Analyzing VHDL file "/home/Vedi/school/ECE 524L/fa22-e524-lab2-vedi97/hardware/part1/sim/sync_rom_16bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sync_rom_16bit_tb'
