\section{Shared Instruction Cache Design}

Describe the instruction cache design we propose.

