cocci_test_suite() {
	struct sdma_context_data *cocci_id/* drivers/dma/imx-sdma.c 986 */;
	enum sdma_peripheral_type cocci_id/* drivers/dma/imx-sdma.c 888 */;
	irqreturn_t cocci_id/* drivers/dma/imx-sdma.c 850 */;
	int cocci_id/* drivers/dma/imx-sdma.c 829 */;
	struct sdma_buffer_descriptor *cocci_id/* drivers/dma/imx-sdma.c 828 */;
	struct sdma_channel *cocci_id/* drivers/dma/imx-sdma.c 825 */;
	void cocci_id/* drivers/dma/imx-sdma.c 825 */;
	bool cocci_id/* drivers/dma/imx-sdma.c 624 */;
	u32 cocci_id/* drivers/dma/imx-sdma.c 617 */;
	struct sdma_engine *cocci_id/* drivers/dma/imx-sdma.c 617 */;
	unsigned int cocci_id/* drivers/dma/imx-sdma.c 617 */;
	const struct of_device_id cocci_id/* drivers/dma/imx-sdma.c 599 */[];
	const struct platform_device_id cocci_id/* drivers/dma/imx-sdma.c 568 */[];
	struct sdma_driver_data cocci_id/* drivers/dma/imx-sdma.c 474 */;
	int cocci_id/* drivers/dma/imx-sdma.c 449 */(struct dma_chan *chan,
						     struct dma_slave_config *dmaengine_cfg,
						     enum dma_transfer_direction direction);
	struct sdma_engine {
		struct device *dev;
		struct device_dma_parameters dma_parms;
		struct sdma_channel channel[MAX_DMA_CHANNELS];
		struct sdma_channel_control *channel_control;
		void __iomem *regs;
		struct sdma_context_data *context;
		dma_addr_t context_phys;
		struct dma_device dma_device;
		struct clk *clk_ipg;
		struct clk *clk_ahb;
		spinlock_t channel_0_lock;
		u32 script_number;
		struct sdma_script_start_addrs *script_addrs;
		const struct sdma_driver_data *drvdata;
		u32 spba_start_addr;
		u32 spba_end_addr;
		unsigned int irq;
		dma_addr_t bd0_phys;
		struct sdma_buffer_descriptor *bd0;
		bool clk_ratio;
	} cocci_id/* drivers/dma/imx-sdma.c 425 */;
	struct sdma_driver_data {
		int chnenbl0;
		int num_events;
		struct sdma_script_start_addrs *script_addrs;
		bool check_ratio;
	} cocci_id/* drivers/dma/imx-sdma.c 418 */;
	struct sdma_firmware_header {
		u32 magic;
		u32 version_major;
		u32 version_minor;
		u32 script_addrs_start;
		u32 num_script_addrs;
		u32 ram_code_start;
		u32 ram_code_size;
	} cocci_id/* drivers/dma/imx-sdma.c 408 */;
	struct sdma_channel {
		struct virt_dma_chan vc;
		struct sdma_desc *desc;
		struct sdma_engine *sdma;
		unsigned int channel;
		enum dma_transfer_direction direction;
		struct dma_slave_config slave_config;
		enum sdma_peripheral_type peripheral_type;
		unsigned int event_id0;
		unsigned int event_id1;
		enum dma_slave_buswidth word_size;
		unsigned int pc_from_device,pc_to_device;
		unsigned int device_to_device;
		unsigned int pc_to_pc;
		unsigned long flags;
		dma_addr_t per_address,per_address2;
		unsigned long event_mask[2];
		unsigned long watermark_level;
		u32 shp_addr,per_addr;
		enum dma_status status;
		bool context_loaded;
		struct imx_dma_data data;
		struct work_struct terminate_worker;
	} cocci_id/* drivers/dma/imx-sdma.c 360 */;
	struct sdma_desc {
		struct virt_dma_desc vd;
		unsigned int num_bd;
		dma_addr_t bd_phys;
		unsigned int buf_tail;
		unsigned int buf_ptail;
		unsigned int period_len;
		unsigned int chn_real_count;
		unsigned int chn_count;
		struct sdma_channel *sdmac;
		struct sdma_buffer_descriptor *bd;
	} cocci_id/* drivers/dma/imx-sdma.c 317 */;
	struct sdma_engine cocci_id/* drivers/dma/imx-sdma.c 302 */;
	struct sdma_context_data {
		struct sdma_state_registers channel_state;
		u32 gReg[8];
		u32 mda;
		u32 msa;
		u32 ms;
		u32 md;
		u32 pda;
		u32 psa;
		u32 ps;
		u32 pd;
		u32 ca;
		u32 cs;
		u32 dda;
		u32 dsa;
		u32 ds;
		u32 dd;
		u32 scratch0;
		u32 scratch1;
		u32 scratch2;
		u32 scratch3;
		u32 scratch4;
		u32 scratch5;
		u32 scratch6;
		u32 scratch7;
	}__attribute__((packed)) cocci_id/* drivers/dma/imx-sdma.c 274 */;
	struct sdma_state_registers {
		u32 pc:14;
		u32 unused1:1;
		u32 t:1;
		u32 rpc:14;
		u32 unused0:1;
		u32 sf:1;
		u32 spc:14;
		u32 unused2:1;
		u32 df:1;
		u32 epc:14;
		u32 lm:2;
	}__attribute__((packed)) cocci_id/* drivers/dma/imx-sdma.c 232 */;
	struct platform_driver cocci_id/* drivers/dma/imx-sdma.c 2204 */;
	struct sdma_channel_control {
		u32 current_bd_ptr;
		u32 base_bd_ptr;
		u32 unused[2];
	}__attribute__((packed)) cocci_id/* drivers/dma/imx-sdma.c 211 */;
	const struct sdma_driver_data *cocci_id/* drivers/dma/imx-sdma.c 1993 */;
	struct sdma_platform_data *cocci_id/* drivers/dma/imx-sdma.c 1989 */;
	struct resource cocci_id/* drivers/dma/imx-sdma.c 1988 */;
	struct resource *cocci_id/* drivers/dma/imx-sdma.c 1987 */;
	const struct of_device_id *cocci_id/* drivers/dma/imx-sdma.c 1980 */;
	struct platform_device *cocci_id/* drivers/dma/imx-sdma.c 1978 */;
	struct sdma_buffer_descriptor {
		struct sdma_mode_count mode;
		u32 buffer_addr;
		u32 ext_buffer_addr;
	}__attribute__((packed)) cocci_id/* drivers/dma/imx-sdma.c 197 */;
	dma_cap_mask_t cocci_id/* drivers/dma/imx-sdma.c 1956 */;
	struct of_dma *cocci_id/* drivers/dma/imx-sdma.c 1953 */;
	struct of_phandle_args *cocci_id/* drivers/dma/imx-sdma.c 1952 */;
	void *cocci_id/* drivers/dma/imx-sdma.c 1938 */;
	struct sdma_context_data cocci_id/* drivers/dma/imx-sdma.c 1884 */;
	struct sdma_channel_control cocci_id/* drivers/dma/imx-sdma.c 1883 */;
	struct sdma_mode_count {
#define SDMA_BD_MAX_CNT 0xffff
		u32 count:16;
		u32 status:8;
		u32 command:8;
	} cocci_id/* drivers/dma/imx-sdma.c 187 */;
	dma_addr_t cocci_id/* drivers/dma/imx-sdma.c 1866 */;
	const char *cocci_id/* drivers/dma/imx-sdma.c 1852 */;
	char cocci_id/* drivers/dma/imx-sdma.c 1793 */[];
	struct regmap *cocci_id/* drivers/dma/imx-sdma.c 1792 */;
	struct property *cocci_id/* drivers/dma/imx-sdma.c 1791 */;
	struct device_node *cocci_id/* drivers/dma/imx-sdma.c 1789 */;
	struct sdma_firmware_header *cocci_id/* drivers/dma/imx-sdma.c 1739 */;
	unsigned short *cocci_id/* drivers/dma/imx-sdma.c 1728 */;
	const struct sdma_firmware_header *cocci_id/* drivers/dma/imx-sdma.c 1726 */;
	const struct firmware *cocci_id/* drivers/dma/imx-sdma.c 1723 */;
	s32 cocci_id/* drivers/dma/imx-sdma.c 1711 */;
	struct sdma_script_start_addrs cocci_id/* drivers/dma/imx-sdma.c 1710 */;
	u32 *cocci_id/* drivers/dma/imx-sdma.c 1702 */;
	s32 *cocci_id/* drivers/dma/imx-sdma.c 1702 */;
	const struct sdma_script_start_addrs *cocci_id/* drivers/dma/imx-sdma.c 1700 */;
	struct dma_tx_state *cocci_id/* drivers/dma/imx-sdma.c 1648 */;
	dma_cookie_t cocci_id/* drivers/dma/imx-sdma.c 1647 */;
	enum dma_status cocci_id/* drivers/dma/imx-sdma.c 1646 */;
	struct dma_slave_config *cocci_id/* drivers/dma/imx-sdma.c 1624 */;
	enum dma_transfer_direction cocci_id/* drivers/dma/imx-sdma.c 1596 */;
	u64 cocci_id/* drivers/dma/imx-sdma.c 1573 */;
	size_t cocci_id/* drivers/dma/imx-sdma.c 1524 */;
	struct dma_async_tx_descriptor *cocci_id/* drivers/dma/imx-sdma.c 1523 */;
	struct scatterlist *cocci_id/* drivers/dma/imx-sdma.c 1440 */;
	struct imx_dma_data cocci_id/* drivers/dma/imx-sdma.c 1262 */;
	struct imx_dma_data *cocci_id/* drivers/dma/imx-sdma.c 1261 */;
	struct dma_chan *cocci_id/* drivers/dma/imx-sdma.c 1258 */;
	struct sdma_desc cocci_id/* drivers/dma/imx-sdma.c 1252 */;
	struct virt_dma_desc *cocci_id/* drivers/dma/imx-sdma.c 1250 */;
	struct sdma_buffer_descriptor cocci_id/* drivers/dma/imx-sdma.c 1229 */;
	struct sdma_desc *cocci_id/* drivers/dma/imx-sdma.c 1227 */;
	unsigned long cocci_id/* drivers/dma/imx-sdma.c 1061 */;
	struct sdma_channel cocci_id/* drivers/dma/imx-sdma.c 1059 */;
	struct work_struct *cocci_id/* drivers/dma/imx-sdma.c 1057 */;
}
