Netlist file: simple_comp.net   Architecture file: vpr_6_4_10_10_96_x8_y8.xml
Array size: 8 x 8 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
n189		7	8	0	#0
n183_1		7	5	0	#1
n169		8	6	0	#2
n175		7	3	0	#3
n215		8	7	0	#4
n209		8	4	0	#5
n195		8	5	0	#6
n201		8	2	0	#7
top^a_in~1	9	6	0	#8
top^b_in~0	9	6	1	#9
top^a_in~2	9	5	6	#10
top^b_in~5	9	2	2	#11
top^c_in~5	8	0	6	#12
top^a_in~5	9	3	4	#13
top^c_in~2	9	6	4	#14
top^a_in~0	9	6	7	#15
top^c_in~0	9	6	5	#16
top^b_in~2	9	5	1	#17
top^c_in~1	9	6	6	#18
top^b_in~1	9	5	4	#19
top^FF_NODE~27	8	8	0	#20
top^a_in~3	9	5	0	#21
top^c_in~3	9	5	7	#22
top^b_in~4	9	4	2	#23
top^b_in~3	9	3	7	#24
top^a_in~4	9	3	3	#25
top^c_in~4	9	5	5	#26
top^FF_NODE~25	7	7	0	#27
top^FF_NODE~15	8	3	0	#28
top^b_in~7	9	2	7	#29
top^b_in~6	9	3	0	#30
top^a_in~6	9	2	6	#31
top^c_in~7	9	3	1	#32
top^c_in~6	9	3	5	#33
top^a_in~7	9	2	4	#34
top^FF_NODE~37	7	4	0	#35
top^b_in~9	9	4	7	#36
top^b_in~8	9	4	1	#37
top^c_in~9	9	4	3	#38
top^c_in~8	9	5	3	#39
top^a_in~9	9	4	4	#40
top^a_in~8	9	4	5	#41
top^a_in~10	9	7	2	#42
top^b_in~11	9	7	6	#43
top^b_in~10	9	7	1	#44
top^a_in~11	9	7	0	#45
top^c_in~10	7	9	2	#46
top^c_in~11	7	9	1	#47
top^FF_NODE~32	6	6	0	#48
top^FF_NODE~30	7	6	0	#49
n193_1		6	5	0	#50
top^b_in~13	9	8	2	#51
top^a_in~13	9	8	6	#52
top^b_in~12	9	8	5	#53
top^a_in~12	9	8	4	#54
top^c_in~13	8	9	1	#55
top^c_in~12	8	9	7	#56
top^rst		8	9	0	#57
top^b_in~14	9	7	5	#58
top^c_in~14	7	9	4	#59
top^a_in~14	9	7	4	#60
top^a_in~15	9	7	3	#61
top^c_in~15	7	9	0	#62
top^b_in~15	9	7	7	#63
out:top^d_out~12	9	8	0	#64
out:top^d_out~11	7	9	7	#65
out:top^d_out~10	7	9	5	#66
out:top^d_out~9	9	4	6	#67
out:top^d_out~8	9	4	0	#68
out:top^d_out~7	9	3	6	#69
out:top^d_out~6	9	3	2	#70
out:top^d_out~5	9	5	2	#71
out:top^d_out~4	6	9	7	#72
out:top^d_out~3	6	9	3	#73
out:top^d_out~2	9	6	2	#74
out:top^d_out~1	9	6	3	#75
out:top^d_out~0	6	9	0	#76
out:top^d_out~15	7	9	6	#77
out:top^d_out~14	7	9	3	#78
out:top^d_out~13	9	8	3	#79
top^clock	8	0	2	#80
