0.7
2020.1.1
Aug  5 2020
23:19:43
C:/Xilinx/Vitis/2020.1/gcd_custom_ip/gcd_ip/solution1/sim/verilog/AESL_axi_slave_control.v,1648048066,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Xilinx/Vitis/2020.1/gcd_custom_ip/gcd_ip/solution1/sim/verilog/gcd_custom.autotb.v,1648048066,systemVerilog,,,,apatb_gcd_custom_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Xilinx/Vitis/2020.1/gcd_custom_ip/gcd_ip/solution1/sim/verilog/gcd_custom.v,1648047987,systemVerilog,,,,gcd_custom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Xilinx/Vitis/2020.1/gcd_custom_ip/gcd_ip/solution1/sim/verilog/gcd_custom_control_s_axi.v,1648047988,systemVerilog,,,,gcd_custom_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Xilinx/Vitis/2020.1/gcd_custom_ip/gcd_ip/solution1/sim/verilog/gcd_custom_srem_32ns_32ns_32_36_1.v,1648047988,systemVerilog,,,,gcd_custom_srem_32ns_32ns_32_36_1;gcd_custom_srem_32ns_32ns_32_36_1_div;gcd_custom_srem_32ns_32ns_32_36_1_div_u,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
