{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 15 22:23:34 2021 " "Info: Processing started: Mon Feb 15 22:23:34 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Fifo -c Fifo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Fifo -c Fifo --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTAN_COMB_LATCH_NODE" "FULL\$latch " "Warning: Node \"FULL\$latch\" is a latch" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "EMPTY\$latch " "Warning: Node \"EMPTY\$latch\" is a latch" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "EMPTY\$latch " "Info: Node \"EMPTY\$latch\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } }  } 0}  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "FULL\$latch " "Info: Node \"FULL\$latch\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } }  } 0}  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } }  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "RD " "Info: Assuming node \"RD\" is an undefined clock" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "RD" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "WR " "Info: Assuming node \"WR\" is an undefined clock" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RD register countRD\[0\] register DO\[1\]~reg0 239.52 MHz 4.175 ns Internal " "Info: Clock \"RD\" has Internal fmax of 239.52 MHz between source register \"countRD\[0\]\" and destination register \"DO\[1\]~reg0\" (period= 4.175 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.009 ns + Longest register register " "Info: + Longest register to register delay is 4.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns countRD\[0\] 1 REG LC_X19_Y20_N9 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y20_N9; Fanout = 27; REG Node = 'countRD\[0\]'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { countRD[0] } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.366 ns) 1.828 ns buff~160 2 COMB LC_X18_Y22_N4 1 " "Info: 2: + IC(1.462 ns) + CELL(0.366 ns) = 1.828 ns; Loc. = LC_X18_Y22_N4; Fanout = 1; COMB Node = 'buff~160'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "1.828 ns" { countRD[0] buff~160 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.075 ns) 2.218 ns buff~161 3 COMB LC_X18_Y22_N2 1 " "Info: 3: + IC(0.315 ns) + CELL(0.075 ns) = 2.218 ns; Loc. = LC_X18_Y22_N2; Fanout = 1; COMB Node = 'buff~161'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "0.390 ns" { buff~160 buff~161 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.539 ns) 4.009 ns DO\[1\]~reg0 4 REG LC_X19_Y20_N3 2 " "Info: 4: + IC(1.252 ns) + CELL(0.539 ns) = 4.009 ns; Loc. = LC_X19_Y20_N3; Fanout = 2; REG Node = 'DO\[1\]~reg0'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "1.791 ns" { buff~161 DO[1]~reg0 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.980 ns 24.44 % " "Info: Total cell delay = 0.980 ns ( 24.44 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.029 ns 75.56 % " "Info: Total interconnect delay = 3.029 ns ( 75.56 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "4.009 ns" { countRD[0] buff~160 buff~161 DO[1]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.009 ns" { countRD[0] buff~160 buff~161 DO[1]~reg0 } { 0.000ns 1.462ns 0.315ns 1.252ns } { 0.000ns 0.366ns 0.075ns 0.539ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD destination 2.938 ns + Shortest register " "Info: + Shortest clock path from clock \"RD\" to destination register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns RD 1 CLK PIN_L3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 13; CLK Node = 'RD'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { RD } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.542 ns) 2.938 ns DO\[1\]~reg0 2 REG LC_X19_Y20_N3 2 " "Info: 2: + IC(1.568 ns) + CELL(0.542 ns) = 2.938 ns; Loc. = LC_X19_Y20_N3; Fanout = 2; REG Node = 'DO\[1\]~reg0'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.110 ns" { RD DO[1]~reg0 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns 46.63 % " "Info: Total cell delay = 1.370 ns ( 46.63 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.568 ns 53.37 % " "Info: Total interconnect delay = 1.568 ns ( 53.37 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.938 ns" { RD DO[1]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.938 ns" { RD RD~out0 DO[1]~reg0 } { 0.000ns 0.000ns 1.568ns } { 0.000ns 0.828ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD source 2.938 ns - Longest register " "Info: - Longest clock path from clock \"RD\" to source register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns RD 1 CLK PIN_L3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 13; CLK Node = 'RD'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { RD } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.542 ns) 2.938 ns countRD\[0\] 2 REG LC_X19_Y20_N9 27 " "Info: 2: + IC(1.568 ns) + CELL(0.542 ns) = 2.938 ns; Loc. = LC_X19_Y20_N9; Fanout = 27; REG Node = 'countRD\[0\]'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.110 ns" { RD countRD[0] } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns 46.63 % " "Info: Total cell delay = 1.370 ns ( 46.63 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.568 ns 53.37 % " "Info: Total interconnect delay = 1.568 ns ( 53.37 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.938 ns" { RD countRD[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.938 ns" { RD RD~out0 countRD[0] } { 0.000ns 0.000ns 1.568ns } { 0.000ns 0.828ns 0.542ns } } }  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.938 ns" { RD DO[1]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.938 ns" { RD RD~out0 DO[1]~reg0 } { 0.000ns 0.000ns 1.568ns } { 0.000ns 0.828ns 0.542ns } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.938 ns" { RD countRD[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.938 ns" { RD RD~out0 countRD[0] } { 0.000ns 0.000ns 1.568ns } { 0.000ns 0.828ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "4.009 ns" { countRD[0] buff~160 buff~161 DO[1]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.009 ns" { countRD[0] buff~160 buff~161 DO[1]~reg0 } { 0.000ns 1.462ns 0.315ns 1.252ns } { 0.000ns 0.366ns 0.075ns 0.539ns } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.938 ns" { RD DO[1]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.938 ns" { RD RD~out0 DO[1]~reg0 } { 0.000ns 0.000ns 1.568ns } { 0.000ns 0.828ns 0.542ns } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.938 ns" { RD countRD[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.938 ns" { RD RD~out0 countRD[0] } { 0.000ns 0.000ns 1.568ns } { 0.000ns 0.828ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WR register countWR\[0\] register buff~83 255.62 MHz 3.912 ns Internal " "Info: Clock \"WR\" has Internal fmax of 255.62 MHz between source register \"countWR\[0\]\" and destination register \"buff~83\" (period= 3.912 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.740 ns + Longest register register " "Info: + Longest register to register delay is 3.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns countWR\[0\] 1 REG LC_X19_Y21_N5 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y21_N5; Fanout = 12; REG Node = 'countWR\[0\]'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { countWR[0] } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.280 ns) 2.028 ns rtl~4 2 COMB LC_X18_Y20_N9 8 " "Info: 2: + IC(1.748 ns) + CELL(0.280 ns) = 2.028 ns; Loc. = LC_X18_Y20_N9; Fanout = 8; COMB Node = 'rtl~4'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.028 ns" { countWR[0] rtl~4 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.705 ns) 3.740 ns buff~83 3 REG LC_X19_Y22_N0 1 " "Info: 3: + IC(1.007 ns) + CELL(0.705 ns) = 3.740 ns; Loc. = LC_X19_Y22_N0; Fanout = 1; REG Node = 'buff~83'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "1.712 ns" { rtl~4 buff~83 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.985 ns 26.34 % " "Info: Total cell delay = 0.985 ns ( 26.34 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.755 ns 73.66 % " "Info: Total interconnect delay = 2.755 ns ( 73.66 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "3.740 ns" { countWR[0] rtl~4 buff~83 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.740 ns" { countWR[0] rtl~4 buff~83 } { 0.000ns 1.748ns 1.007ns } { 0.000ns 0.280ns 0.705ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 2.818 ns + Shortest register " "Info: + Shortest clock path from clock \"WR\" to destination register is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns WR 1 CLK PIN_L2 69 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 69; CLK Node = 'WR'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { WR } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.542 ns) 2.818 ns buff~83 2 REG LC_X19_Y22_N0 1 " "Info: 2: + IC(1.551 ns) + CELL(0.542 ns) = 2.818 ns; Loc. = LC_X19_Y22_N0; Fanout = 1; REG Node = 'buff~83'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.093 ns" { WR buff~83 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.96 % " "Info: Total cell delay = 1.267 ns ( 44.96 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.551 ns 55.04 % " "Info: Total interconnect delay = 1.551 ns ( 55.04 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.818 ns" { WR buff~83 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.818 ns" { WR WR~out0 buff~83 } { 0.000ns 0.000ns 1.551ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 2.824 ns - Longest register " "Info: - Longest clock path from clock \"WR\" to source register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns WR 1 CLK PIN_L2 69 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 69; CLK Node = 'WR'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { WR } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.542 ns) 2.824 ns countWR\[0\] 2 REG LC_X19_Y21_N5 12 " "Info: 2: + IC(1.557 ns) + CELL(0.542 ns) = 2.824 ns; Loc. = LC_X19_Y21_N5; Fanout = 12; REG Node = 'countWR\[0\]'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.099 ns" { WR countWR[0] } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.87 % " "Info: Total cell delay = 1.267 ns ( 44.87 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.557 ns 55.13 % " "Info: Total interconnect delay = 1.557 ns ( 55.13 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.824 ns" { WR countWR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.824 ns" { WR WR~out0 countWR[0] } { 0.000ns 0.000ns 1.557ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.818 ns" { WR buff~83 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.818 ns" { WR WR~out0 buff~83 } { 0.000ns 0.000ns 1.551ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.824 ns" { WR countWR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.824 ns" { WR WR~out0 countWR[0] } { 0.000ns 0.000ns 1.557ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 18 -1 0 } }  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "3.740 ns" { countWR[0] rtl~4 buff~83 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.740 ns" { countWR[0] rtl~4 buff~83 } { 0.000ns 1.748ns 1.007ns } { 0.000ns 0.280ns 0.705ns } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.818 ns" { WR buff~83 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.818 ns" { WR WR~out0 buff~83 } { 0.000ns 0.000ns 1.551ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.824 ns" { WR countWR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.824 ns" { WR WR~out0 countWR[0] } { 0.000ns 0.000ns 1.557ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "buff~42 DI\[6\] WR 3.019 ns register " "Info: tsu for register \"buff~42\" (data pin = \"DI\[6\]\", clock pin = \"WR\") is 3.019 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.838 ns + Longest pin register " "Info: + Longest pin to register delay is 5.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns DI\[6\] 1 PIN PIN_K14 8 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_K14; Fanout = 8; PIN Node = 'DI\[6\]'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { DI[6] } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.666 ns) + CELL(0.085 ns) 5.838 ns buff~42 2 REG LC_X17_Y20_N3 1 " "Info: 2: + IC(4.666 ns) + CELL(0.085 ns) = 5.838 ns; Loc. = LC_X17_Y20_N3; Fanout = 1; REG Node = 'buff~42'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "4.751 ns" { DI[6] buff~42 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns 20.08 % " "Info: Total cell delay = 1.172 ns ( 20.08 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.666 ns 79.92 % " "Info: Total interconnect delay = 4.666 ns ( 79.92 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "5.838 ns" { DI[6] buff~42 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.838 ns" { DI[6] DI[6]~out0 buff~42 } { 0.000ns 0.000ns 4.666ns } { 0.000ns 1.087ns 0.085ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 2.829 ns - Shortest register " "Info: - Shortest clock path from clock \"WR\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns WR 1 CLK PIN_L2 69 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 69; CLK Node = 'WR'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { WR } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.542 ns) 2.829 ns buff~42 2 REG LC_X17_Y20_N3 1 " "Info: 2: + IC(1.562 ns) + CELL(0.542 ns) = 2.829 ns; Loc. = LC_X17_Y20_N3; Fanout = 1; REG Node = 'buff~42'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.104 ns" { WR buff~42 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.79 % " "Info: Total cell delay = 1.267 ns ( 44.79 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns 55.21 % " "Info: Total interconnect delay = 1.562 ns ( 55.21 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.829 ns" { WR buff~42 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.829 ns" { WR WR~out0 buff~42 } { 0.000ns 0.000ns 1.562ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "5.838 ns" { DI[6] buff~42 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.838 ns" { DI[6] DI[6]~out0 buff~42 } { 0.000ns 0.000ns 4.666ns } { 0.000ns 1.087ns 0.085ns } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.829 ns" { WR buff~42 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.829 ns" { WR WR~out0 buff~42 } { 0.000ns 0.000ns 1.562ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "RD FULL countRD\[0\] 15.298 ns register " "Info: tco from clock \"RD\" to destination pin \"FULL\" through register \"countRD\[0\]\" is 15.298 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD source 2.938 ns + Longest register " "Info: + Longest clock path from clock \"RD\" to source register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns RD 1 CLK PIN_L3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 13; CLK Node = 'RD'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { RD } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.542 ns) 2.938 ns countRD\[0\] 2 REG LC_X19_Y20_N9 27 " "Info: 2: + IC(1.568 ns) + CELL(0.542 ns) = 2.938 ns; Loc. = LC_X19_Y20_N9; Fanout = 27; REG Node = 'countRD\[0\]'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.110 ns" { RD countRD[0] } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns 46.63 % " "Info: Total cell delay = 1.370 ns ( 46.63 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.568 ns 53.37 % " "Info: Total interconnect delay = 1.568 ns ( 53.37 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.938 ns" { RD countRD[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.938 ns" { RD RD~out0 countRD[0] } { 0.000ns 0.000ns 1.568ns } { 0.000ns 0.828ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.204 ns + Longest register pin " "Info: + Longest register to pin delay is 12.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns countRD\[0\] 1 REG LC_X19_Y20_N9 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y20_N9; Fanout = 27; REG Node = 'countRD\[0\]'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { countRD[0] } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.280 ns) 1.449 ns reduce_nor~19 2 COMB LC_X19_Y22_N6 1 " "Info: 2: + IC(1.169 ns) + CELL(0.280 ns) = 1.449 ns; Loc. = LC_X19_Y22_N6; Fanout = 1; COMB Node = 'reduce_nor~19'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "1.449 ns" { countRD[0] reduce_nor~19 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.075 ns) 1.832 ns reduce_nor~0 3 COMB LC_X19_Y22_N5 5 " "Info: 3: + IC(0.308 ns) + CELL(0.075 ns) = 1.832 ns; Loc. = LC_X19_Y22_N5; Fanout = 5; COMB Node = 'reduce_nor~0'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "0.383 ns" { reduce_nor~19 reduce_nor~0 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.183 ns) 3.427 ns process0~6 4 COMB LC_X12_Y19_N2 4 " "Info: 4: + IC(1.412 ns) + CELL(0.183 ns) = 3.427 ns; Loc. = LC_X12_Y19_N2; Fanout = 4; COMB Node = 'process0~6'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "1.595 ns" { reduce_nor~0 process0~6 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.267 ns) 7.694 ns FULL\$latch 5 COMB LOOP LC_X12_Y19_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(4.267 ns) = 7.694 ns; Loc. = LC_X12_Y19_N4; Fanout = 2; COMB LOOP Node = 'FULL\$latch'" { { "Info" "ITDB_PART_OF_SCC" "FULL\$latch LC_X12_Y19_N4 " "Info: Loc. = LC_X12_Y19_N4; Node \"FULL\$latch\"" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { FULL$latch } "NODE_NAME" } "" } }  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { FULL$latch } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "4.267 ns" { process0~6 FULL$latch } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.106 ns) + CELL(2.404 ns) 12.204 ns FULL 6 PIN PIN_F15 0 " "Info: 6: + IC(2.106 ns) + CELL(2.404 ns) = 12.204 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'FULL'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "4.510 ns" { FULL$latch FULL } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.209 ns 59.07 % " "Info: Total cell delay = 7.209 ns ( 59.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.995 ns 40.93 % " "Info: Total interconnect delay = 4.995 ns ( 40.93 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "12.204 ns" { countRD[0] reduce_nor~19 reduce_nor~0 process0~6 FULL$latch FULL } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "12.204 ns" { countRD[0] reduce_nor~19 reduce_nor~0 process0~6 FULL$latch FULL } { 0.000ns 1.169ns 0.308ns 1.412ns 0.000ns 2.106ns } { 0.000ns 0.280ns 0.075ns 0.183ns 4.267ns 2.404ns } } }  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.938 ns" { RD countRD[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.938 ns" { RD RD~out0 countRD[0] } { 0.000ns 0.000ns 1.568ns } { 0.000ns 0.828ns 0.542ns } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "12.204 ns" { countRD[0] reduce_nor~19 reduce_nor~0 process0~6 FULL$latch FULL } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "12.204 ns" { countRD[0] reduce_nor~19 reduce_nor~0 process0~6 FULL$latch FULL } { 0.000ns 1.169ns 0.308ns 1.412ns 0.000ns 2.106ns } { 0.000ns 0.280ns 0.075ns 0.183ns 4.267ns 2.404ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RD FULL 11.946 ns Longest " "Info: Longest tpd from source pin \"RD\" to destination pin \"FULL\" is 11.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns RD 1 CLK PIN_L3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 13; CLK Node = 'RD'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { RD } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.280 ns) 3.169 ns process0~6 2 COMB LC_X12_Y19_N2 4 " "Info: 2: + IC(2.061 ns) + CELL(0.280 ns) = 3.169 ns; Loc. = LC_X12_Y19_N2; Fanout = 4; COMB Node = 'process0~6'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.341 ns" { RD process0~6 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.267 ns) 7.436 ns FULL\$latch 3 COMB LOOP LC_X12_Y19_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(4.267 ns) = 7.436 ns; Loc. = LC_X12_Y19_N4; Fanout = 2; COMB LOOP Node = 'FULL\$latch'" { { "Info" "ITDB_PART_OF_SCC" "FULL\$latch LC_X12_Y19_N4 " "Info: Loc. = LC_X12_Y19_N4; Node \"FULL\$latch\"" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { FULL$latch } "NODE_NAME" } "" } }  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { FULL$latch } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "4.267 ns" { process0~6 FULL$latch } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.106 ns) + CELL(2.404 ns) 11.946 ns FULL 4 PIN PIN_F15 0 " "Info: 4: + IC(2.106 ns) + CELL(2.404 ns) = 11.946 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'FULL'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "4.510 ns" { FULL$latch FULL } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.779 ns 65.12 % " "Info: Total cell delay = 7.779 ns ( 65.12 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.167 ns 34.88 % " "Info: Total interconnect delay = 4.167 ns ( 34.88 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "11.946 ns" { RD process0~6 FULL$latch FULL } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "11.946 ns" { RD RD~out0 process0~6 FULL$latch FULL } { 0.000ns 0.000ns 2.061ns 0.000ns 2.106ns } { 0.000ns 0.828ns 0.280ns 4.267ns 2.404ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "DO\[7\]~reg0 Reset RD -0.464 ns register " "Info: th for register \"DO\[7\]~reg0\" (data pin = \"Reset\", clock pin = \"RD\") is -0.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD destination 3.020 ns + Longest register " "Info: + Longest clock path from clock \"RD\" to destination register is 3.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns RD 1 CLK PIN_L3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 13; CLK Node = 'RD'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { RD } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.650 ns) + CELL(0.542 ns) 3.020 ns DO\[7\]~reg0 2 REG LC_X18_Y19_N3 2 " "Info: 2: + IC(1.650 ns) + CELL(0.542 ns) = 3.020 ns; Loc. = LC_X18_Y19_N3; Fanout = 2; REG Node = 'DO\[7\]~reg0'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.192 ns" { RD DO[7]~reg0 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns 45.36 % " "Info: Total cell delay = 1.370 ns ( 45.36 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.650 ns 54.64 % " "Info: Total interconnect delay = 1.650 ns ( 54.64 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "3.020 ns" { RD DO[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.020 ns" { RD RD~out0 DO[7]~reg0 } { 0.000ns 0.000ns 1.650ns } { 0.000ns 0.828ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.584 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns Reset 1 PIN PIN_M2 22 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M2; Fanout = 22; PIN Node = 'Reset'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "" { Reset } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.870 ns) 3.584 ns DO\[7\]~reg0 2 REG LC_X18_Y19_N3 2 " "Info: 2: + IC(1.989 ns) + CELL(0.870 ns) = 3.584 ns; Loc. = LC_X18_Y19_N3; Fanout = 2; REG Node = 'DO\[7\]~reg0'" {  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "2.859 ns" { Reset DO[7]~reg0 } "NODE_NAME" } "" } } { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.595 ns 44.50 % " "Info: Total cell delay = 1.595 ns ( 44.50 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns 55.50 % " "Info: Total interconnect delay = 1.989 ns ( 55.50 % )" {  } {  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "3.584 ns" { Reset DO[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.584 ns" { Reset Reset~out0 DO[7]~reg0 } { 0.000ns 0.000ns 1.989ns } { 0.000ns 0.725ns 0.870ns } } }  } 0}  } { { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "3.020 ns" { RD DO[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.020 ns" { RD RD~out0 DO[7]~reg0 } { 0.000ns 0.000ns 1.650ns } { 0.000ns 0.828ns 0.542ns } } } { "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" "" { Report "Z:/lab20/Quartus/db/Fifo_cmp.qrpt" Compiler "Fifo" "UNKNOWN" "V1" "Z:/lab20/Quartus/db/Fifo.quartus_db" { Floorplan "Z:/lab20/Quartus/" "" "3.584 ns" { Reset DO[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.584 ns" { Reset Reset~out0 DO[7]~reg0 } { 0.000ns 0.000ns 1.989ns } { 0.000ns 0.725ns 0.870ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 15 22:23:36 2021 " "Info: Processing ended: Mon Feb 15 22:23:36 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
