// Seed: 3192369462
module module_0 (
    output wand id_0
);
  logic id_2;
  assign id_0 = 1;
  wire id_3;
  assign id_2 = id_2;
  assign module_1.id_1 = 0;
  parameter id_4 = -1;
  parameter id_5 = 1'h0;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input  tri id_0,
    output tri id_1
);
  assign id_1 = -1'b0 - id_0;
  module_0 modCall_1 (id_1);
endmodule
module module_2 #(
    parameter id_0 = 32'd79,
    parameter id_6 = 32'd94
) (
    input tri0 _id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    output wor id_4,
    output logic id_5,
    input uwire _id_6,
    input supply0 id_7,
    input tri id_8[id_0 : id_6],
    input tri id_9,
    input supply0 id_10,
    input tri id_11,
    output wor id_12
);
  assign id_3 = id_1;
  module_0 modCall_1 (id_12);
  always id_5 <= id_2;
endmodule
