[2025-09-17 10:54:08] START suite=qualcomm_srv trace=srv227_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv227_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2625771 heartbeat IPC: 3.808 cumulative IPC: 3.808 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5065320 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5065320 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5065321 heartbeat IPC: 4.099 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13719201 heartbeat IPC: 1.156 cumulative IPC: 1.156 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 22228637 heartbeat IPC: 1.175 cumulative IPC: 1.165 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 30815269 heartbeat IPC: 1.165 cumulative IPC: 1.165 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 39368133 heartbeat IPC: 1.169 cumulative IPC: 1.166 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 47843087 heartbeat IPC: 1.18 cumulative IPC: 1.169 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 56413476 heartbeat IPC: 1.167 cumulative IPC: 1.168 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv227_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000023 cycles: 64987863 heartbeat IPC: 1.166 cumulative IPC: 1.168 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 73568007 heartbeat IPC: 1.165 cumulative IPC: 1.168 (Simulation time: 00 hr 10 min 17 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 82058998 heartbeat IPC: 1.178 cumulative IPC: 1.169 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85536146 cumulative IPC: 1.169 (Simulation time: 00 hr 12 min 37 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85536146 cumulative IPC: 1.169 (Simulation time: 00 hr 12 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv227_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.169 instructions: 100000002 cycles: 85536146
CPU 0 Branch Prediction Accuracy: 92.59% MPKI: 13.32 Average ROB Occupancy at Mispredict: 29.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1237
BRANCH_INDIRECT: 0.3683
BRANCH_CONDITIONAL: 11.43
BRANCH_DIRECT_CALL: 0.4627
BRANCH_INDIRECT_CALL: 0.5302
BRANCH_RETURN: 0.4091


====Backend Stall Breakdown====
ROB_STALL: 23766
LQ_STALL: 0
SQ_STALL: 336387


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 27.470589
REPLAY_LOAD: 20.54321
NON_REPLAY_LOAD: 4.453608

== Total ==
ADDR_TRANS: 934
REPLAY_LOAD: 1664
NON_REPLAY_LOAD: 21168

== Counts ==
ADDR_TRANS: 34
REPLAY_LOAD: 81
NON_REPLAY_LOAD: 4753

cpu0->cpu0_STLB TOTAL        ACCESS:    2052823 HIT:    2038032 MISS:      14791 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2052823 HIT:    2038032 MISS:      14791 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 73.53 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9638131 HIT:    8596501 MISS:    1041630 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7863834 HIT:    6988731 MISS:     875103 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     595586 HIT:     454517 MISS:     141069 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1154393 HIT:    1141667 MISS:      12726 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24318 HIT:      11586 MISS:      12732 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15167478 HIT:    7655120 MISS:    7512358 MSHR_MERGE:    1826921
cpu0->cpu0_L1I LOAD         ACCESS:   15167478 HIT:    7655120 MISS:    7512358 MSHR_MERGE:    1826921
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.27 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29711502 HIT:   25194954 MISS:    4516548 MSHR_MERGE:    1718232
cpu0->cpu0_L1D LOAD         ACCESS:   16510146 HIT:   13835612 MISS:    2674534 MSHR_MERGE:     496122
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13171566 HIT:   11354020 MISS:    1817546 MSHR_MERGE:    1221960
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29790 HIT:       5322 MISS:      24468 MSHR_MERGE:        150
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.96 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12463520 HIT:   10352879 MISS:    2110641 MSHR_MERGE:    1063809
cpu0->cpu0_ITLB LOAD         ACCESS:   12463520 HIT:   10352879 MISS:    2110641 MSHR_MERGE:    1063809
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.381 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28242279 HIT:   26890428 MISS:    1351851 MSHR_MERGE:     345860
cpu0->cpu0_DTLB LOAD         ACCESS:   28242279 HIT:   26890428 MISS:    1351851 MSHR_MERGE:     345860
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.665 cycles
cpu0->LLC TOTAL        ACCESS:    1254616 HIT:    1235902 MISS:      18714 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     875102 HIT:     860977 MISS:      14125 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     141069 HIT:     138672 MISS:       2397 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     225713 HIT:     225691 MISS:         22 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12732 HIT:      10562 MISS:       2170 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          2
  ROW_BUFFER_MISS:      18690
  AVG DBUS CONGESTED CYCLE: 3.032
Channel 0 WQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:        935
  FULL:          0
Channel 0 REFRESHES ISSUED:       7128

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       506134       557248        87791         1682
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           64         2892          906          162
  STLB miss resolved @ L2C                0         2313         3265         1444           71
  STLB miss resolved @ LLC                0          687         1635         3247          538
  STLB miss resolved @ MEM                0            3          554         1734          953

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             180559        56334      1421125       118134           50
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1659          225            1
  STLB miss resolved @ L2C                0         1065         6494         2508            1
  STLB miss resolved @ LLC                0          516         5127         1846            4
  STLB miss resolved @ MEM                0            0           48          105            5
[2025-09-17 11:06:45] END   suite=qualcomm_srv trace=srv227_ap (rc=0)
