
---------- Begin Simulation Statistics ----------
final_tick                               830177787500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94370                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    94674                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10792.78                       # Real time elapsed on the host
host_tick_rate                               76919705                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018512490                       # Number of instructions simulated
sim_ops                                    1021794088                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.830178                       # Number of seconds simulated
sim_ticks                                830177787500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.320187                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              124405910                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           142470962                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14110698                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        189010631                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17099935                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17167762                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           67827                       # Number of indirect misses.
system.cpu0.branchPred.lookups              245832978                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1660800                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819873                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7578795                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016384                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26243152                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466106                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       86188233                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416267                       # Number of instructions committed
system.cpu0.commit.committedOps             893238337                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1485981715                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.601110                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.377365                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1056864591     71.12%     71.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    259507767     17.46%     88.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     55245675      3.72%     92.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58497270      3.94%     96.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18071826      1.22%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6915921      0.47%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1513306      0.10%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3122207      0.21%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26243152      1.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1485981715                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341009                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526268                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412668                       # Number of loads committed
system.cpu0.commit.membars                    1641824                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641830      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126824     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232533     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762125     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238337                       # Class of committed instruction
system.cpu0.commit.refs                     390994686                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416267                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238337                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.830223                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.830223                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            199301388                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6534920                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           119997678                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             996068239                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               596527399                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                695272371                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7584972                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9922998                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3511493                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  245832978                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171130336                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    904943018                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4852109                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1022693014                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28233780                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150511                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         583137427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         141505845                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.626143                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1502197623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.682301                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917605                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               778112235     51.80%     51.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               540418067     35.98%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96307089      6.41%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68464274      4.56%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13714401      0.91%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2759206      0.18%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  753002      0.05%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     482      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668867      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1502197623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      131123562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8181924                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               229863955                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.589472                       # Inst execution rate
system.cpu0.iew.exec_refs                   438052035                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 117283282                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              166537761                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            324046210                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1645851                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3055662                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           119798417                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          979418985                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            320768753                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5621158                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            962797000                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                802258                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1912982                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7584972                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3638258                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        64284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14733505                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        48026                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6507                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4887299                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     43633542                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9216399                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6507                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       666985                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7514939                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                421366887                       # num instructions consuming a value
system.cpu0.iew.wb_count                    952155541                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840455                       # average fanout of values written-back
system.cpu0.iew.wb_producers                354139980                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.582957                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     952238683                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1170096944                       # number of integer regfile reads
system.cpu0.int_regfile_writes              613475716                       # number of integer regfile writes
system.cpu0.ipc                              0.546381                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.546381                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643315      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            517032817     53.39%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7902537      0.82%     54.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639165      0.17%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           323403899     33.40%     87.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          116796373     12.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             968418158                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     996169                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001029                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169075     16.97%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                713048     71.58%     88.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               114041     11.45%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             967770956                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3440094613                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    952155489                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1065604975                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 974488425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                968418158                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4930560                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       86180645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            64613                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2464454                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25947762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1502197623                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.644668                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846903                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          819652946     54.56%     54.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          464479495     30.92%     85.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160321795     10.67%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           49451208      3.29%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7334201      0.49%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             395463      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             389781      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              93228      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              79506      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1502197623                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.592913                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14320749                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2152779                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           324046210                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          119798417                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1501                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1633321185                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27034394                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              174916610                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569169101                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5068647                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               603765344                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6833474                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6909                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1202010636                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             991068619                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          643706314                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                690801068                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12649736                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7584972                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24995544                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                74537209                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1202010592                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        134085                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4521                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11366104                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4509                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2439146153                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1975073100                       # The number of ROB writes
system.cpu0.timesIdled                       19324517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1468                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.612609                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10102853                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11273919                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2397381                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         15588540                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            229419                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         283182                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           53763                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18018240                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        20919                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819677                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1782231                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300221                       # Number of branches committed
system.cpu1.commit.bw_lim_events               614638                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21231299                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41845882                       # Number of instructions committed
system.cpu1.commit.committedOps              42665764                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    231322301                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184443                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.783722                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212228156     91.75%     91.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9107215      3.94%     95.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3642694      1.57%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3587346      1.55%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1090555      0.47%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       180231      0.08%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       769618      0.33%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       101848      0.04%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       614638      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    231322301                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317252                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40180227                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552485                       # Number of loads committed
system.cpu1.commit.membars                    1639410                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639410      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988601     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372162     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665450      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42665764                       # Class of committed instruction
system.cpu1.commit.refs                      16037624                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41845882                       # Number of Instructions Simulated
system.cpu1.committedOps                     42665764                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.643235                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.643235                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            183696259                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               617813                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9248826                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70862189                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12935260                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 34414624                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1783451                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               592429                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2269754                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18018240                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10190042                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220348173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               261645                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      77838242                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4797202                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.076301                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12352556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10332272                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.329619                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         235099348                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.339097                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.792234                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               185071883     78.72%     78.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31306516     13.32%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12173965      5.18%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3835372      1.63%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1535809      0.65%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  695735      0.30%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  450738      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      49      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   29281      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           235099348                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1046788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1859322                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12743667                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.215510                       # Inst execution rate
system.cpu1.iew.exec_refs                    18157569                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5151634                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              159145652                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             17423411                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1504991                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1439682                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7104014                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           63889320                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             13005935                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1422357                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             50891813                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                899315                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               712596                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1783451                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2497766                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36517                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          228425                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13685                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2484                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2154                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5870926                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2618875                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2484                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       554105                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1305217                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25611842                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49910829                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.784825                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20100816                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.211356                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49937245                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                65135352                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31411264                       # number of integer regfile writes
system.cpu1.ipc                              0.177203                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177203                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639625      3.13%      3.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             32024747     61.22%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14148192     27.04%     91.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4501450      8.60%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              52314170                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     914768                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017486                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138513     15.14%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                680103     74.35%     89.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96148     10.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51589297                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         340706057                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49910817                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         85114089                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  59375937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 52314170                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            4513383                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21223555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            63629                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2053679                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14598503                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    235099348                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.222519                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647097                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          201159193     85.56%     85.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22209845      9.45%     95.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7626038      3.24%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2404746      1.02%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1221039      0.52%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             215439      0.09%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             193304      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              41116      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28628      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      235099348                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.221533                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         10291971                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1922407                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            17423411                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7104014                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu1.numCycles                       236146136                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1424192912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              167121915                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27215294                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4978967                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15175027                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                782816                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9450                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             86890795                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              68206321                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           43331205                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 33626935                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11178838                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1783451                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17365711                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16115911                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        86890783                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26309                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               849                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10349276                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           846                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   294603660                       # The number of ROB reads
system.cpu1.rob.rob_writes                  131575552                       # The number of ROB writes
system.cpu1.timesIdled                          54103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.946553                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10665529                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12555576                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2602855                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16843908                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            240812                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         358903                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          118091                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19406027                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        22113                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819635                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1847341                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230215                       # Number of branches committed
system.cpu2.commit.bw_lim_events               649755                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459602                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       25046343                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41652952                       # Number of instructions committed
system.cpu2.commit.committedOps              42472790                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231159106                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183738                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777938                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    211910114     91.67%     91.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9253108      4.00%     95.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3753806      1.62%     97.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3602655      1.56%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1075136      0.47%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       179154      0.08%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       637895      0.28%     99.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        97483      0.04%     99.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       649755      0.28%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231159106                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318104                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39995358                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489151                       # Number of loads committed
system.cpu2.commit.membars                    1639364                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639364      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24871678     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12308786     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652821      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42472790                       # Class of committed instruction
system.cpu2.commit.refs                      15961619                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41652952                       # Number of Instructions Simulated
system.cpu2.committedOps                     42472790                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.678449                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.678449                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            180004493                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               758355                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9595081                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              75630856                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13813213                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37602768                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1848404                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               852674                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2157874                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19406027                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11062009                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219346129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               266141                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      85136921                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5207836                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.082047                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          13476694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10906341                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.359950                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         235426752                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.371703                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.844483                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               181781619     77.21%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33038418     14.03%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                13100760      5.56%     96.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4316725      1.83%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1567030      0.67%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  738434      0.31%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  855842      0.36%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      32      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27892      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           235426752                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1097418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1923129                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13027123                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.217237                       # Inst execution rate
system.cpu2.iew.exec_refs                    18107691                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5125512                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              158720418                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18422671                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1717596                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1756459                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7458156                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           67509840                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12982179                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1544044                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             51381691                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                862319                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               785979                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1848404                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2461506                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        35543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          221043                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        14242                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2307                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1786                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6933520                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2985688                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2307                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       593543                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1329586                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25407931                       # num instructions consuming a value
system.cpu2.iew.wb_count                     50395435                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.791278                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20104733                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.213067                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      50421149                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65936468                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31640573                       # number of integer regfile writes
system.cpu2.ipc                              0.176104                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176104                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639561      3.10%      3.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32686051     61.76%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.86% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14124257     26.69%     91.54% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4475715      8.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52925735                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     910955                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017212                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 131527     14.44%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                679764     74.62%     89.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                99660     10.94%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              52197113                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         342250922                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     50395423                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         92547954                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  62331114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52925735                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5178726                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       25037049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            61773                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2719124                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     17589959                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    235426752                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.224808                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.648023                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201034960     85.39%     85.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22471947      9.55%     94.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7808065      3.32%     98.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2415113      1.03%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1232436      0.52%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             216472      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             181007      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              39843      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26909      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      235426752                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.223765                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         11271112                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2091034                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18422671                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7458156                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu2.numCycles                       236524170                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1423814826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              165590071                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27105546                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4043586                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                16134015                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                643573                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8484                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             92109518                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              72482807                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           46258122                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36489629                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9993878                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1848404                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15341377                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                19152576                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        92109506                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         23256                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  9347189                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           802                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   298027535                       # The number of ROB reads
system.cpu2.rob.rob_writes                  139310807                       # The number of ROB writes
system.cpu2.timesIdled                          52803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.800046                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10522497                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10870343                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2163872                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15563015                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            215029                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         271103                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           56074                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18083190                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19561                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819640                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1709306                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574421                       # Number of branches committed
system.cpu3.commit.bw_lim_events               555896                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       19894651                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42597389                       # Number of instructions committed
system.cpu3.commit.committedOps              43417197                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234106692                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185459                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.775791                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214412725     91.59%     91.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9404765      4.02%     95.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3812117      1.63%     97.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3762864      1.61%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1110704      0.47%     99.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       178582      0.08%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       766561      0.33%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       102478      0.04%     99.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       555896      0.24%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234106692                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292143                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40878330                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834833                       # Number of loads committed
system.cpu3.commit.membars                    1639313                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639313      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25387412     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654473     29.15%     91.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3735858      8.60%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43417197                       # Class of committed instruction
system.cpu3.commit.refs                      16390343                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42597389                       # Number of Instructions Simulated
system.cpu3.committedOps                     43417197                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.597870                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.597870                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            187206071                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               456563                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9571344                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70576919                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                11903866                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34474374                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1710427                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               620092                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2302405                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18083190                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9673702                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    223880463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               269891                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      76733120                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4329986                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.075835                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11551674                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10737526                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.321793                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         237597143                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.330495                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.788782                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               188358784     79.28%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30914557     13.01%     92.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12013814      5.06%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3686153      1.55%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1211712      0.51%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  849698      0.36%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  535370      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      37      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27018      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           237597143                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         857488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1796504                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12960586                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.217785                       # Inst execution rate
system.cpu3.iew.exec_refs                    18740964                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5242073                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              162025912                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17250929                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1374615                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1538851                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6942523                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           63299033                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13498891                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1525116                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51931927                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                814700                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               971559                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1710427                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2648029                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        39680                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          239123                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        17130                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2243                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1766                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5416096                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2387013                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2243                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       587974                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1208530                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25531693                       # num instructions consuming a value
system.cpu3.iew.wb_count                     50842990                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.788229                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20124817                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.213219                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      50872784                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66381647                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32022766                       # number of integer regfile writes
system.cpu3.ipc                              0.178639                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178639                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639542      3.07%      3.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32545945     60.88%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14665095     27.43%     91.38% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4606314      8.62%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53457043                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     912908                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017077                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 130084     14.25%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                685865     75.13%     89.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                96955     10.62%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52730393                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         345491664                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     50842978                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83181949                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  59176297                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53457043                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4122736                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       19881835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            67555                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1663129                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     13123368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    237597143                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.224990                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.647026                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          202872153     85.38%     85.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22562162      9.50%     94.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8050325      3.39%     98.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2449436      1.03%     99.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1212207      0.51%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             205162      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             176314      0.07%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              41671      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27713      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      237597143                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.224181                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9672911                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1845337                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17250929                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6942523                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu3.numCycles                       238454631                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1421884494                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              170320489                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610347                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5279651                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14090493                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                832036                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 5884                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             86594129                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              67917230                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43102524                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33942589                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11093212                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1710427                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17500905                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                15492177                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        86594117                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         32240                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               964                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10551989                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           962                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   296861279                       # The number of ROB reads
system.cpu3.rob.rob_writes                  130118137                       # The number of ROB writes
system.cpu3.timesIdled                          42331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4158898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8247811                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       707321                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        86090                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44311146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3740752                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     89050786                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3826842                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1263587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3005323                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1083466                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              915                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            590                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2893841                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2893793                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1263587                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            88                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12405190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12405190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    458412992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               458412992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1410                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4159021                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4159021    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4159021                       # Request fanout histogram
system.membus.respLayer1.occupancy        22434251500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21490758504                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5738444697.580646                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32018869823.108833                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 252722874000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118610645000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 711567142500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10985439                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10985439                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10985439                       # number of overall hits
system.cpu2.icache.overall_hits::total       10985439                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        76570                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         76570                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        76570                       # number of overall misses
system.cpu2.icache.overall_misses::total        76570                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1690405500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1690405500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1690405500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1690405500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11062009                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11062009                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11062009                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11062009                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006922                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006922                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006922                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006922                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 22076.603108                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22076.603108                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 22076.603108                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22076.603108                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    38.400000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        67039                       # number of writebacks
system.cpu2.icache.writebacks::total            67039                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9499                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9499                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9499                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9499                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        67071                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        67071                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        67071                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        67071                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1409337500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1409337500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1409337500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1409337500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006063                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006063                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006063                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006063                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 21012.620954                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21012.620954                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 21012.620954                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21012.620954                       # average overall mshr miss latency
system.cpu2.icache.replacements                 67039                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10985439                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10985439                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        76570                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        76570                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1690405500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1690405500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11062009                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11062009                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006922                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006922                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 22076.603108                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22076.603108                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9499                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9499                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        67071                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        67071                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1409337500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1409337500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 21012.620954                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21012.620954                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986472                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10987704                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            67039                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           163.900178                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        348636000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986472                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999577                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999577                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         22191089                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        22191089                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13712343                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13712343                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13712343                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13712343                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2528131                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2528131                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2528131                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2528131                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 322867131602                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 322867131602                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 322867131602                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 322867131602                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16240474                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16240474                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16240474                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16240474                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155669                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155669                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155669                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155669                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 127709.810766                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127709.810766                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 127709.810766                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127709.810766                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2378465                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       259257                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            35558                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3468                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.889729                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.756920                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986532                       # number of writebacks
system.cpu2.dcache.writebacks::total           986532                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1949104                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1949104                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1949104                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1949104                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579027                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579027                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579027                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579027                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  68984620726                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  68984620726                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  68984620726                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  68984620726                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035653                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035653                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035653                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035653                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119138.866972                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119138.866972                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119138.866972                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119138.866972                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986532                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11108320                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11108320                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1479727                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1479727                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 151968436500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 151968436500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12588047                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12588047                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117550                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117550                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102700.320059                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102700.320059                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1199804                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1199804                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       279923                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       279923                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30637736500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30637736500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022237                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022237                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109450.586411                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109450.586411                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2604023                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2604023                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1048404                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1048404                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 170898695102                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 170898695102                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652427                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652427                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.287043                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.287043                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 163008.434823                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 163008.434823                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       749300                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       749300                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299104                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299104                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38346884226                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38346884226                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081892                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081892                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128205.855575                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128205.855575                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          328                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5366500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5366500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.385768                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.385768                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26050.970874                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26050.970874                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          132                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          132                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.138577                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.138577                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         7000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1087500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1087500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.455285                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.455285                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6473.214286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6473.214286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       940500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       940500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.449864                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.449864                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5665.662651                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5665.662651                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       292500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       292500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       273500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       273500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400201                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400201                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419434                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419434                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44820293000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44820293000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819635                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819635                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511733                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511733                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106858.988542                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106858.988542                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419433                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419433                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44400859000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44400859000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511731                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511731                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105859.240928                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105859.240928                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.865472                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15110278                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998282                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.136282                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        348647500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.865472                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.870796                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.870796                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35120333                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35120333                       # Number of data accesses
system.cpu3.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5730606612.903226                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32025532624.041771                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 252722885500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119582567500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 710595220000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9611184                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9611184                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9611184                       # number of overall hits
system.cpu3.icache.overall_hits::total        9611184                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        62518                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         62518                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        62518                       # number of overall misses
system.cpu3.icache.overall_misses::total        62518                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1320746999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1320746999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1320746999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1320746999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9673702                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9673702                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9673702                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9673702                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006463                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006463                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006463                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006463                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21125.867734                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21125.867734                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21125.867734                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21125.867734                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          128                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    21.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54742                       # number of writebacks
system.cpu3.icache.writebacks::total            54742                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7744                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7744                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7744                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7744                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54774                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54774                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54774                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54774                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1117341999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1117341999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1117341999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1117341999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005662                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005662                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005662                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005662                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20399.130956                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20399.130956                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20399.130956                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20399.130956                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54742                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9611184                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9611184                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        62518                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        62518                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1320746999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1320746999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9673702                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9673702                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006463                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006463                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21125.867734                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21125.867734                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7744                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7744                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54774                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54774                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1117341999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1117341999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005662                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005662                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20399.130956                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20399.130956                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986256                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9584059                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54742                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           175.076888                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355328000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999571                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999571                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19402178                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19402178                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14217786                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14217786                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14217786                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14217786                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2575143                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2575143                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2575143                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2575143                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 339401481944                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 339401481944                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 339401481944                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 339401481944                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16792929                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16792929                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16792929                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16792929                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.153347                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.153347                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.153347                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.153347                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131799.081427                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131799.081427                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131799.081427                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131799.081427                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2521364                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       314215                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            38415                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4393                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.634882                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.526292                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       996891                       # number of writebacks
system.cpu3.dcache.writebacks::total           996891                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1988971                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1988971                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1988971                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1988971                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       586172                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       586172                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       586172                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       586172                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70806057036                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70806057036                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70806057036                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70806057036                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034906                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034906                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034906                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034906                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120793.993974                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120793.993974                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120793.993974                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120793.993974                       # average overall mshr miss latency
system.cpu3.dcache.replacements                996891                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11539591                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11539591                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1517893                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1517893                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 156115879000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 156115879000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13057484                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13057484                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.116247                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116247                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102850.384711                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102850.384711                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1234989                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1234989                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       282904                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       282904                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31276097500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31276097500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021666                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021666                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110553.747914                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110553.747914                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2678195                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2678195                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1057250                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1057250                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 183285602944                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 183285602944                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735445                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735445                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.283032                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.283032                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 173360.702714                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 173360.702714                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       753982                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       753982                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303268                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303268                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39529959536                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39529959536                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081187                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081187                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 130346.622578                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 130346.622578                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          371                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          371                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          208                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4738500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4738500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.359240                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.359240                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22781.250000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22781.250000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          140                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           68                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       558500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       558500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.117444                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.117444                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8213.235294                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8213.235294                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          177                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1212500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1212500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.458549                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.458549                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6850.282486                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6850.282486                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1051500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1051500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.453368                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.453368                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6008.571429                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6008.571429                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       227000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       227000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       213000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       213000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396916                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396916                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422724                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422724                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45029977000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45029977000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515743                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515743                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106523.350933                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106523.350933                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422724                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422724                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44607253000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44607253000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515743                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515743                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105523.350933                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105523.350933                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.612500                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15623923                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1008704                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.489106                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355339500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.612500                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.925391                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.925391                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36235801                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36235801                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1351720200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3317282629.335838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10727471500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   816660585500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13517202000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    146384698                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       146384698                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    146384698                       # number of overall hits
system.cpu0.icache.overall_hits::total      146384698                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24745637                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24745637                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24745637                       # number of overall misses
system.cpu0.icache.overall_misses::total     24745637                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 332852850496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 332852850496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 332852850496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 332852850496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171130335                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171130335                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171130335                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171130335                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.144601                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.144601                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.144601                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.144601                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13450.971195                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13450.971195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13450.971195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13450.971195                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2613                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               85                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.741176                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23020923                       # number of writebacks
system.cpu0.icache.writebacks::total         23020923                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1724681                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1724681                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1724681                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1724681                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23020956                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23020956                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23020956                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23020956                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 292672917996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 292672917996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 292672917996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 292672917996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.134523                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.134523                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.134523                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.134523                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12713.325980                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12713.325980                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12713.325980                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12713.325980                       # average overall mshr miss latency
system.cpu0.icache.replacements              23020923                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    146384698                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      146384698                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24745637                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24745637                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 332852850496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 332852850496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171130335                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171130335                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.144601                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.144601                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13450.971195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13450.971195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1724681                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1724681                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23020956                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23020956                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 292672917996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 292672917996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.134523                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.134523                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12713.325980                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12713.325980                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999935                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          169404182                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23020923                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.358705                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999935                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        365281625                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       365281625                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    387519709                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       387519709                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    387519709                       # number of overall hits
system.cpu0.dcache.overall_hits::total      387519709                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23114418                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23114418                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23114418                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23114418                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 705063869786                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 705063869786                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 705063869786                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 705063869786                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    410634127                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    410634127                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    410634127                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    410634127                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056290                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056290                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056290                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056290                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30503.206691                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30503.206691                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30503.206691                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30503.206691                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3999656                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       156679                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            66916                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1963                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.771295                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.816098                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18319020                       # number of writebacks
system.cpu0.dcache.writebacks::total         18319020                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5202981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5202981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5202981                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5202981                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17911437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17911437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17911437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17911437                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 336347434753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 336347434753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 336347434753                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 336347434753                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043619                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043619                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043619                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043619                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18778.361265                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18778.361265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18778.361265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18778.361265                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18319020                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    283108841                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      283108841                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17766077                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17766077                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 436197556000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 436197556000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    300874918                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    300874918                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.059048                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059048                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24552.272063                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24552.272063                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2878578                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2878578                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14887499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14887499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 252881676000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 252881676000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16986.175851                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16986.175851                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104410868                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104410868                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5348341                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5348341                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 268866313786                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 268866313786                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759209                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759209                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048728                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048728                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50270.974455                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50270.974455                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2324403                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2324403                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3023938                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3023938                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83465758753                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83465758753                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027551                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027551                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27601.676606                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27601.676606                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1306                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1306                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11601000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11601000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.432594                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.432594                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8882.848392                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8882.848392                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1276                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1276                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1602500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1602500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009937                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009937                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53416.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53416.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2656                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2656                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          277                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          277                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2258000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2258000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2933                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2933                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.094443                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094443                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8151.624549                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8151.624549                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1986000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1986000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.092738                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092738                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7301.470588                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7301.470588                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402651                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402651                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45180371500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45180371500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508886                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508886                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108288.564601                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108288.564601                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417222                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417222                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44763149500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44763149500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508886                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508886                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107288.564601                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107288.564601                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.947357                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          406255804                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18328372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.165406                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.947357                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998355                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998355                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        841248308                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       841248308                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22951456                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17029903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               62114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               63510                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               60991                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               50181                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               60355                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40340145                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22951456                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17029903                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              62114                       # number of overall hits
system.l2.overall_hits::.cpu1.data              63510                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              60991                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61635                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              50181                       # number of overall hits
system.l2.overall_hits::.cpu3.data              60355                       # number of overall hits
system.l2.overall_hits::total                40340145                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             69500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1288688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5367                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            926576                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6080                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            925154                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4593                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936558                       # number of demand (read+write) misses
system.l2.demand_misses::total                4162516                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            69500                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1288688                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5367                       # number of overall misses
system.l2.overall_misses::.cpu1.data           926576                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6080                       # number of overall misses
system.l2.overall_misses::.cpu2.data           925154                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4593                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936558                       # number of overall misses
system.l2.overall_misses::total               4162516                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5985578500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 141967549999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    533986000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112581004499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    604701000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 110782517999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    458968000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112835412499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     485749718496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5985578500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 141967549999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    533986000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112581004499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    604701000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 110782517999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    458968000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112835412499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    485749718496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23020956                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18318591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           67071                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986789                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          996913                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44502661                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23020956                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18318591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          67071                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986789                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         996913                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44502661                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003019                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.070349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.079533                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.935854                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.090650                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.937540                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.083854                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.939458                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.093534                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003019                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.070349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.079533                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.935854                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.090650                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.937540                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.083854                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.939458                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.093534                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86123.431655                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110164.407521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99494.317123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121502.180608                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99457.401316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119744.948408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99927.716090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120478.830461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116696.180506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86123.431655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110164.407521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99494.317123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121502.180608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99457.401316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119744.948408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99927.716090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120478.830461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116696.180506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3005323                       # number of writebacks
system.l2.writebacks::total                   3005323                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            437                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            879                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            635                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            793                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            709                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            616                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            596                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5135                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           437                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           879                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           635                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           793                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           709                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           616                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           596                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5135                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        69063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1288218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       925941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       935962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4157381                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        69063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1288218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       925941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       935962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4157381                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5260963500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 129052228499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    424187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103274764499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    489949500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101487127500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    373310500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103432996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 443795527498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5260963500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 129052228499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    424187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103274764499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    489949500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101487127500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    373310500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103432996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 443795527498                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.070323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.066508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.935213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.078827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.936821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.072607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.938860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.093419                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.070323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.066508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.935213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.078827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.936821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.072607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.938860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.093419                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76176.295556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100178.873839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94515.819964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111534.929870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92670.607150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109781.682523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93867.362333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110509.824651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106748.822756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76176.295556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100178.873839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94515.819964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111534.929870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92670.607150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109781.682523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93867.362333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110509.824651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106748.822756                       # average overall mshr miss latency
system.l2.replacements                        7908681                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5879448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5879448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5879448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5879448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     38314616                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         38314616                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     38314616                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     38314616                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  161                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            83                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1683000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1712500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              256                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.892473                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.073529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.065217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.081633                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.371094                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20277.108434                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18026.315789                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1667500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       102000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        84500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1915500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.892473                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.073529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.065217                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.081633                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.371094                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20090.361446                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        21125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20163.157895                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                111                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.293333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.194444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.406250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.301887                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       441000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       124000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       139000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       258500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       962500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.293333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.194444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.406250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.301887                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20045.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19884.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20052.083333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2614831                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25549                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2690254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         839088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682610                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682382                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2893793                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94756909500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82297418999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81127197999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82522759999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  340704286497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3453919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5584047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.242938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.963922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.964663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.965187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.518225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112928.452677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120562.867522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118888.244413                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119647.969516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117736.232860                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       839088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2893793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86366029500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75471318999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74303377999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75625629500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 311766355998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.242938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.963922                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.964663                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.965187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102928.452677                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110562.867522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108888.244413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109647.968793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107736.232688                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22951456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         62114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         60991                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         50181                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23124742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        69500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6080                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            85540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5985578500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    533986000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    604701000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    458968000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7583233500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23020956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        67071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23210282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.079533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.090650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.083854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86123.431655                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99494.317123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99457.401316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99927.716090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88651.315174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          437                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          879                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          793                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          616                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2725                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        69063                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        82815                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5260963500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    424187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    489949500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    373310500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6548410500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.066508                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.078827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.072607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76176.295556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94515.819964                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92670.607150                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93867.362333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79072.758558                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14415072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        37961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        36638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        35478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14525149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       449600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       243966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       242772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246845                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1183183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47210640499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30283585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29655320000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30312652500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 137462198499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14864672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       281927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15708332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.865352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.868874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.874335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.075322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105005.872996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124130.352180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122152.966569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122800.350422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116179.997937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          470                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          635                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          709                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          596                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2410                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       449130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243331                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       246249                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1180773                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42686198999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27803445500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27183749501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27807367000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 125480761000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.863099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.866336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.872224                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95041.967802                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114261.830593                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112300.308188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112923.776340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106270.012102                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              88                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.885714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.956522                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       607500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       396500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       356500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       368500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1729000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.885714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19596.774194                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19825                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19805.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19394.736842                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19647.727273                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999887                       # Cycle average of tags in use
system.l2.tags.total_refs                    88691858                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7908685                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.214489                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.750804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.514023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.695462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.049420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.233757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.055368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.231301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.042153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.427598                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.511731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.101782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.323367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 717486605                       # Number of tag accesses
system.l2.tags.data_accesses                717486605                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4419968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      82445952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        287232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59260224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        338368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59164480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        254528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59901568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          266072320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4419968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       287232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       338368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       254528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5300096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    192340672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       192340672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          69062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1288218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         925941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         935962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4157380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3005323                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3005323                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5324122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         99311200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           345989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         71382570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           407585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         71267240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           306595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         72155108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             320500408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5324122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       345989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       407585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       306595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6384290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231686122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231686122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231686122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5324122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        99311200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          345989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        71382570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          407585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        71267240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          306595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        72155108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            552186530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2985239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     69061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1258691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    921581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    919889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003774037750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184866                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184866                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8667428                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2811186                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4157380                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3005323                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4157380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3005323                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  44514                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20084                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            253140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            365247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            252755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            262423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           293054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           282683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           243468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           222791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            208954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            182975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           186536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           219930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           183676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162633                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 193216431500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20564330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            270332669000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46978.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65728.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1402429                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1600029                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4157380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3005323                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1197495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1108282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  851214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  457449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  126218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   71429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   51404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 169856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 206038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 203387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 196340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4095615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.917816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.076032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.293863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3087243     75.38%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       742684     18.13%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       102326      2.50%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40140      0.98%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21899      0.53%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14137      0.35%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11392      0.28%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9376      0.23%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66418      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4095615                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.247742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.807586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.260337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184865    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184866                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.581610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172518     93.32%     93.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              760      0.41%     93.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9046      4.89%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1896      1.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              492      0.27%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              101      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184866                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              263223424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2848896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191053248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               266072320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            192340672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       317.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    320.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  830177754500                       # Total gap between requests
system.mem_ctrls.avgGap                     115902.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4419904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80556224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       287232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58981184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       338368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58872896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       254528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59513088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191053248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5324045.122081756592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 97034906.513925477862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 345988.539232025621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 71046449.192065373063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 407584.983716515067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 70916009.662568807602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 306594.567853334651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 71687160.143392771482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230135340.738684833050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        69062                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1288218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       925941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       935962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3005323                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2405891750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  75597035500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    234420500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64528534000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    266257000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  62799154250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    205267250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64296108750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20041106975750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34836.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58683.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52232.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69689.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50360.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67931.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51613.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68695.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6668536.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14705465460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7816140255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14174606460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7774031160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     65533531440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     172446249030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     173570466240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       456020490045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.304615                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 449139274500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  27721212500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 353317300500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14537225640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7726718670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15191256780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7808749380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     65533531440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     301590528870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64817388480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       477205399260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.823136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 165249201000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  27721212500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 637207374000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5351604210.526316                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   30941274326.473568                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 252722922000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118414427500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 711763360000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10114738                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10114738                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10114738                       # number of overall hits
system.cpu1.icache.overall_hits::total       10114738                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75304                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75304                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75304                       # number of overall misses
system.cpu1.icache.overall_misses::total        75304                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1569787000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1569787000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1569787000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1569787000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10190042                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10190042                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10190042                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10190042                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007390                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007390                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007390                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007390                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20845.997557                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20845.997557                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20845.997557                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20845.997557                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          320                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    45.714286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67449                       # number of writebacks
system.cpu1.icache.writebacks::total            67449                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7823                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7823                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7823                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7823                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67481                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67481                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67481                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67481                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1352994000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1352994000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1352994000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1352994000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006622                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006622                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006622                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006622                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20049.999259                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20049.999259                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20049.999259                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20049.999259                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67449                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10114738                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10114738                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75304                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75304                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1569787000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1569787000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10190042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10190042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007390                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007390                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20845.997557                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20845.997557                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7823                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7823                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67481                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67481                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1352994000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1352994000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006622                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006622                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20049.999259                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20049.999259                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986651                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10146239                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67449                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           150.428309                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341440000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986651                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999583                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999583                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20447565                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20447565                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13757262                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13757262                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13757262                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13757262                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2510998                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2510998                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2510998                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2510998                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 338481986604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 338481986604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 338481986604                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 338481986604                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16268260                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16268260                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16268260                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16268260                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.154350                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.154350                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.154350                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.154350                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 134799.783434                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 134799.783434                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 134799.783434                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 134799.783434                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2411478                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       186640                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            37833                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2427                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.740068                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.901525                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       989773                       # number of writebacks
system.cpu1.dcache.writebacks::total           989773                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1928145                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1928145                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1928145                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1928145                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       582853                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       582853                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       582853                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       582853                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70678342397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70678342397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70678342397                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70678342397                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035828                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035828                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035828                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035828                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 121262.723872                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121262.723872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 121262.723872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121262.723872                       # average overall mshr miss latency
system.cpu1.dcache.replacements                989773                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11141730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11141730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1461470                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1461470                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 153577592500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 153577592500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12603200                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12603200                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.115960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.115960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105084.327766                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105084.327766                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1178999                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1178999                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       282471                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       282471                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31286863500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31286863500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022413                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022413                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110761.329482                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110761.329482                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2615532                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2615532                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1049528                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1049528                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 184904394104                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 184904394104                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665060                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665060                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.286360                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.286360                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 176178.619440                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 176178.619440                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       749146                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       749146                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300382                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300382                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39391478897                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39391478897                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081958                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081958                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 131137.947337                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 131137.947337                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5124000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5124000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.432432                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.432432                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        21350                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        21350                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           91                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       499500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       499500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.163964                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.163964                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5489.010989                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5489.010989                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          150                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       775500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       775500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         5170                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         5170                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       654500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       654500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.411429                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.411429                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4545.138889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4545.138889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       345500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       345500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401446                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401446                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418231                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418231                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44957288000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44957288000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819677                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819677                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510239                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510239                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107493.916042                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107493.916042                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418231                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418231                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44539057000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44539057000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510239                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510239                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106493.916042                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106493.916042                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.617706                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15159961                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1000899                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.146344                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341451500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.617706                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35178613                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35178613                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 830177787500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          38921023                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8884771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     38622897                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4903358                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1076                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           701                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1777                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5625485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5625484                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23210282                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15710743                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           92                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           92                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     69062834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     54966770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       202411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2981287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       201181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2972128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       164290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3003045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             133553946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2946680192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2344806656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8635520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126710464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8583040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126292352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      7009024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127603008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5696320256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7953948                       # Total snoops (count)
system.tol2bus.snoopTraffic                 195150592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52457122                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.093983                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.345714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48114281     91.72%     91.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4021194      7.67%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 104719      0.20%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 168283      0.32%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  48645      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52457122                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        89027754467                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498988708                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         101130295                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1514455057                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82553563                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27495840440                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34582755569                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1502945147                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101791689                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               871395637000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1156351                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747188                       # Number of bytes of host memory used
host_op_rate                                  1160103                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   949.87                       # Real time elapsed on the host
host_tick_rate                               43392956                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098388186                       # Number of instructions simulated
sim_ops                                    1101951456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041218                       # Number of seconds simulated
sim_ticks                                 41217849500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.668886                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4115399                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4301711                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           504360                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          8008595                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33638                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          50158                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16520                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8408057                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10306                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3658                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           431318                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4502755                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1511486                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         137335                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9720296                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20808533                       # Number of instructions committed
system.cpu0.commit.committedOps              20872476                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     61475123                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.339527                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.379625                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     55121572     89.66%     89.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3235012      5.26%     94.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       745897      1.21%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       244848      0.40%     96.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       250816      0.41%     96.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        84482      0.14%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        73506      0.12%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       207504      0.34%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1511486      2.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     61475123                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67890                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20628680                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4799530                       # Number of loads committed
system.cpu0.commit.membars                      96067                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        96730      0.46%      0.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15198555     72.82%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6861      0.03%     73.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4802628     23.01%     96.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        762671      3.65%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20872476                       # Class of committed instruction
system.cpu0.commit.refs                       5566161                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20808533                       # Number of Instructions Simulated
system.cpu0.committedOps                     20872476                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.547678                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.547678                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             41955072                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                74435                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3456432                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32915801                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4806426                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 15014357                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                434101                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               201000                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               829151                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8408057                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2070168                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     57544218                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                44343                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          828                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37966107                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 218                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           33                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1014294                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113896                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4986663                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4149037                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.514293                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          63039107                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.607588                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.896253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                37912252     60.14%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14641012     23.23%     83.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8736782     13.86%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1370428      2.17%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  101239      0.16%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  102962      0.16%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  109198      0.17%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   20852      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   44382      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            63039107                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2726                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                       10782865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              454262                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5659854                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.386959                       # Inst execution rate
system.cpu0.iew.exec_refs                     9701160                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    983839                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19257523                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7245495                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             69299                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           242717                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1081134                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30535135                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8717321                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           331207                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28566102                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                200450                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7511124                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                434101                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7864194                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       473678                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            8619                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          255                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2445965                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       314503                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           168                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       271831                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        182431                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 20089060                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25531293                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.798004                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16031153                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.345850                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25612769                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36789519                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18954107                       # number of integer regfile writes
system.cpu0.ipc                              0.281875                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.281875                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            99359      0.34%      0.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18909553     65.44%     65.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7048      0.02%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1909      0.01%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1341      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8872784     30.70%     96.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1003447      3.47%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            580      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28897309                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3231                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6445                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3189                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3271                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     673341                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023301                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 277150     41.16%     41.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    28      0.00%     41.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     31      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     41.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                386122     57.34%     98.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9988      1.48%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29468060                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         121647994                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25528104                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         40194680                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30329153                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28897309                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             205982                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9662661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           147373                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         68647                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6239947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     63039107                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.458403                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.091368                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           48512387     76.96%     76.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7880461     12.50%     89.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3075868      4.88%     94.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1469044      2.33%     96.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1055299      1.67%     98.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             405581      0.64%     98.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             317442      0.50%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             279973      0.44%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              43052      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       63039107                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.391446                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           107714                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4720                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7245495                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1081134                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6068                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        73821972                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8613733                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30813795                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15579806                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                982903                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5545611                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5099055                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               177777                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41775069                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31730180                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23723087                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14821514                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                185855                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                434101                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              6537380                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8143285                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2768                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41772301                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4886706                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             66763                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3942309                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         66766                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    90526249                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62751152                       # The number of ROB writes
system.cpu0.timesIdled                         112888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2625                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.104038                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4220836                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4302408                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           519342                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8046250                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11032                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15805                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4773                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8369185                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1952                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3320                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           444828                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4273110                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1450421                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         151403                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9975144                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19562192                       # Number of instructions committed
system.cpu1.commit.committedOps              19634974                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     59190126                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.331727                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.370194                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53251412     89.97%     89.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3031274      5.12%     95.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       699526      1.18%     96.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       211939      0.36%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       217218      0.37%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        67052      0.11%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        67657      0.11%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       193627      0.33%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1450421      2.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     59190126                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18781                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19386073                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4595849                       # Number of loads committed
system.cpu1.commit.membars                     109205                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       109205      0.56%      0.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14414806     73.41%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            210      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4599169     23.42%     97.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        511180      2.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19634974                       # Class of committed instruction
system.cpu1.commit.refs                       5110349                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19562192                       # Number of Instructions Simulated
system.cpu1.committedOps                     19634974                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.220062                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.220062                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             41841420                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                75236                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3492269                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32042478                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2921789                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14761145                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                446541                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               215269                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               810677                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8369185                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1988089                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     57398576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                25835                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37272430                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1042110                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132862                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2861840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4231868                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.591706                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          60781572                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.619797                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.898032                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                36033340     59.28%     59.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14407209     23.70%     82.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8636882     14.21%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1371277      2.26%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   63805      0.10%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   91400      0.15%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117695      0.19%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20646      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   39318      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            60781572                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2209898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              469618                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5470975                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.434318                       # Inst execution rate
system.cpu1.iew.exec_refs                     9178923                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    706899                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18536992                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7130166                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             72730                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           257759                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              826627                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29549239                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8472024                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           330890                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27358322                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                191163                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7611134                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                446541                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7946479                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       449181                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             960                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2534317                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       312127                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            81                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       271843                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        197775                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19539340                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24406154                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.800232                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15636000                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.387452                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24499943                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35200690                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18271993                       # number of integer regfile writes
system.cpu1.ipc                              0.310553                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.310553                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           110806      0.40%      0.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18220274     65.80%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 289      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8626924     31.16%     97.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             730515      2.64%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27689212                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     624309                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022547                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 265787     42.57%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     42.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                356443     57.09%     99.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2079      0.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28202715                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         116932266                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24406154                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39463576                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29322024                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27689212                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             227215                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9914265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           147961                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         75812                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6459128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     60781572                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.455553                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.083860                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46813613     77.02%     77.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7537800     12.40%     89.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3027811      4.98%     94.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1440017      2.37%     96.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             985974      1.62%     98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             372744      0.61%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             297183      0.49%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             266415      0.44%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              40015      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       60781572                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.439571                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           117072                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            4653                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7130166                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             826627                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1601                       # number of misc regfile reads
system.cpu1.numCycles                        62991470                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    19355521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30009184                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14788865                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                913445                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3673794                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5365282                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               177748                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40583939                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              30802214                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23148080                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14544098                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 87550                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                446541                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6645572                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8359215                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40583939                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5462383                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             71044                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3822570                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         71040                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    87338162                       # The number of ROB reads
system.cpu1.rob.rob_writes                   60813126                       # The number of ROB writes
system.cpu1.timesIdled                          25103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.812488                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4530601                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4585049                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           557407                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8413465                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11420                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15858                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4438                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8737794                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1881                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3297                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           478066                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4372254                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1444490                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         153842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10547932                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            19985099                       # Number of instructions committed
system.cpu2.commit.committedOps              20059089                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     61703485                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.325088                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.345030                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     55439015     89.85%     89.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3261952      5.29%     95.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       769288      1.25%     96.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       246715      0.40%     96.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       210803      0.34%     97.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        65009      0.11%     97.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        69252      0.11%     97.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       196961      0.32%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1444490      2.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     61703485                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18771                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19807680                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4759873                       # Number of loads committed
system.cpu2.commit.membars                     111000                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       111000      0.55%      0.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14712608     73.35%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            208      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.90% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4763170     23.75%     97.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        471699      2.35%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         20059089                       # Class of committed instruction
system.cpu2.commit.refs                       5234869                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   19985099                       # Number of Instructions Simulated
system.cpu2.committedOps                     20059089                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.279806                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.279806                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             43573706                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                80526                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3748920                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33160583                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3049531                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15430516                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                479817                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               232421                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               852584                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8737794                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2140655                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     59809690                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                30038                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      38723009                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1118316                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.133305                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3017270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4542021                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.590765                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          63386154                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.618009                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.897723                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                37592108     59.31%     59.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                15137745     23.88%     83.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8878739     14.01%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1417165      2.24%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   68854      0.11%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   95088      0.15%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  136772      0.22%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22452      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   37231      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            63386154                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2161088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              505626                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5654020                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.432624                       # Inst execution rate
system.cpu2.iew.exec_refs                     9609397                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    628618                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               18588888                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7434015                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             75388                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           282110                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              784447                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30542801                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8980779                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           350271                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28357278                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                193081                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8721856                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                479817                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9059621                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       484663                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             949                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2674142                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       309451                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            86                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       287513                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        218113                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20027490                       # num instructions consuming a value
system.cpu2.iew.wb_count                     25129537                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.803276                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16087602                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.383381                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25237431                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36379423                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18903609                       # number of integer regfile writes
system.cpu2.ipc                              0.304896                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.304896                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           112613      0.39%      0.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18800252     65.49%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 267      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.88% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9140040     31.84%     97.72% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             653973      2.28%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28707549                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     657300                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.022896                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 264988     40.31%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     40.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                390883     59.47%     99.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1429      0.22%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              29252236                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         121618551                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     25129537                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         41026591                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30308949                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28707549                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             233852                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10483712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           159999                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         80010                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6834758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     63386154                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.452899                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.074830                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           48850789     77.07%     77.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7804046     12.31%     89.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3207380      5.06%     94.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1516260      2.39%     96.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1035540      1.63%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             378256      0.60%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             291890      0.46%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             260761      0.41%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              41232      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       63386154                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.437967                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           107898                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            4672                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7434015                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             784447                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1613                       # number of misc regfile reads
system.cpu2.numCycles                        65547242                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16799965                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               31218090                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15152183                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                973473                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3843549                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               6026622                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               180306                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41969884                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31856170                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           23987646                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 15208464                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 78730                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                479817                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7326595                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8835463                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        41969884                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5309639                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             74388                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4079488                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         74386                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    90853588                       # The number of ROB reads
system.cpu2.rob.rob_writes                   62898278                       # The number of ROB writes
system.cpu2.timesIdled                          24905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.657026                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4688381                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4800864                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           576686                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8250887                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11437                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16259                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4822                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8566811                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2000                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3251                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           501385                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4279210                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1358614                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         147774                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10657239                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19519872                       # Number of instructions committed
system.cpu3.commit.committedOps              19590829                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     59906926                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.327021                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.333895                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     53554169     89.40%     89.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3390177      5.66%     95.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       814447      1.36%     96.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       267952      0.45%     96.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       174794      0.29%     97.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        78482      0.13%     97.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        70633      0.12%     97.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       197658      0.33%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1358614      2.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     59906926                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18898                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19346782                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4599046                       # Number of loads committed
system.cpu3.commit.membars                     106465                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       106465      0.54%      0.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14463058     73.83%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            224      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4602297     23.49%     97.86% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        418381      2.14%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19590829                       # Class of committed instruction
system.cpu3.commit.refs                       5020678                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19519872                       # Number of Instructions Simulated
system.cpu3.committedOps                     19590829                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.271032                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.271032                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             41563504                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                76289                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3910416                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32851042                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3162485                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15572228                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                503071                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               229630                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               820278                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8566811                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2238033                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     57925951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                28122                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      38355375                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1156744                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.134171                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3117203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4699818                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.600710                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          61621566                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.627671                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.886083                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                35863165     58.20%     58.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15310693     24.85%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8734360     14.17%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1423565      2.31%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   57643      0.09%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   92426      0.15%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   80452      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21556      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   37706      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            61621566                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2228554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              533779                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5556657                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.434167                       # Inst execution rate
system.cpu3.iew.exec_refs                     9161159                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    541123                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               18499530                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7270111                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             67719                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           295612                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              709474                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           30184980                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8620036                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           378662                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27721645                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                190041                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7586505                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                503071                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7918604                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       451968                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             922                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2671065                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       287842                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            76                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       292154                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        241625                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19534861                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24693676                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.801323                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15653731                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.386744                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24829135                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35528599                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18683298                       # number of integer regfile writes
system.cpu3.ipc                              0.305714                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.305714                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           108051      0.38%      0.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18655708     66.39%     66.77% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 237      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8780481     31.25%     98.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             555426      1.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              28100307                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     603901                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021491                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 251821     41.70%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     41.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                350595     58.06%     99.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1485      0.25%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28596157                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         118582449                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24693676                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40779198                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29966910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 28100307                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             218070                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10594151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           156368                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         70296                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6938388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     61621566                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.456014                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.070778                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           47329977     76.81%     76.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7618830     12.36%     89.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3238954      5.26%     94.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1515325      2.46%     96.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1019343      1.65%     98.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             341566      0.55%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             272064      0.44%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             244048      0.40%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              41459      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       61621566                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.440098                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           109944                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            5901                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7270111                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             709474                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1586                       # number of misc regfile reads
system.cpu3.numCycles                        63850120                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18497355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               29940051                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14833417                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                948158                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3965748                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5477984                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               183150                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41513435                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31531428                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23819612                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15316918                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 74267                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                503071                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6749154                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8986195                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41513435                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5146624                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             66148                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3856740                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         66164                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    88784524                       # The number of ROB reads
system.cpu3.rob.rob_writes                   62212307                       # The number of ROB writes
system.cpu3.timesIdled                          24765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2770550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4883906                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2575804                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       590061                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3420705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2036591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8610034                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2626652                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2644048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       310553                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1804477                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7585                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21189                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95496                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2644049                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            57                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7623450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7623450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    195206208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               195206208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25609                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2768876                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2768876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2768876                       # Request fanout histogram
system.membus.respLayer1.occupancy        14339041500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6775191521                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1466                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          734                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11504897.820163                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20106401.828579                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          734    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    215013000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            734                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    32773254500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8444595000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2114578                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2114578                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2114578                       # number of overall hits
system.cpu2.icache.overall_hits::total        2114578                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26077                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26077                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26077                       # number of overall misses
system.cpu2.icache.overall_misses::total        26077                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1683725500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1683725500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1683725500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1683725500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2140655                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2140655                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2140655                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2140655                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.012182                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012182                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.012182                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012182                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64567.454078                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64567.454078                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64567.454078                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64567.454078                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3279                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    63.057692                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24793                       # number of writebacks
system.cpu2.icache.writebacks::total            24793                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1284                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1284                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1284                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1284                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24793                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24793                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24793                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24793                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1581626500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1581626500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1581626500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1581626500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011582                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011582                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011582                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011582                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63793.268261                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63793.268261                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63793.268261                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63793.268261                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24793                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2114578                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2114578                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26077                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26077                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1683725500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1683725500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2140655                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2140655                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.012182                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012182                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64567.454078                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64567.454078                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1284                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1284                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24793                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24793                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1581626500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1581626500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011582                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011582                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63793.268261                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63793.268261                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2204177                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24825                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            88.788600                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4306103                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4306103                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4239025                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4239025                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4239025                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4239025                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2635463                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2635463                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2635463                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2635463                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 190457410016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 190457410016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 190457410016                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 190457410016                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6874488                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6874488                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6874488                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6874488                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.383369                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.383369                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.383369                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.383369                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 72267.153823                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72267.153823                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 72267.153823                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72267.153823                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     19720165                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        94512                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           509783                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1186                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    38.683450                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.689713                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1042675                       # number of writebacks
system.cpu2.dcache.writebacks::total          1042675                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1582162                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1582162                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1582162                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1582162                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1053301                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1053301                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1053301                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1053301                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  76993608195                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  76993608195                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  76993608195                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  76993608195                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.153219                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.153219                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.153219                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.153219                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 73097.441467                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 73097.441467                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 73097.441467                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 73097.441467                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1042675                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3926769                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3926769                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2513952                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2513952                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 181209635000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 181209635000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6440721                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6440721                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.390322                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.390322                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72081.581112                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72081.581112                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1484934                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1484934                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1029018                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1029018                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  74887078000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  74887078000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.159768                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.159768                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 72775.284786                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 72775.284786                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       312256                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        312256                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       121511                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       121511                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9247775016                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9247775016                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       433767                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       433767                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.280130                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.280130                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76106.484318                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76106.484318                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        97228                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        97228                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24283                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24283                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2106530195                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2106530195                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.055982                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055982                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86749.174114                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86749.174114                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        37550                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        37550                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1443                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1443                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     34556500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     34556500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        38993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        38993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.037007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.037007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23947.678448                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23947.678448                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          549                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          549                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          894                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     11416500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     11416500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.022927                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.022927                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12770.134228                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12770.134228                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        31683                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        31683                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5971                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5971                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     45211000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     45211000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        37654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        37654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.158575                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.158575                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7571.763524                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7571.763524                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5914                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5914                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     39447000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     39447000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.157062                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.157062                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6670.104836                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6670.104836                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1974000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1974000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1824000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1824000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1029                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1029                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2268                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2268                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     28172500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     28172500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3297                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3297                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.687898                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.687898                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 12421.737213                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 12421.737213                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2266                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2266                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     25899500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     25899500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.687291                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.687291                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 11429.611650                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 11429.611650                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.932008                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5374453                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1054684                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.095795                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.932008                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.966625                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.966625                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14963521                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14963521                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1442                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          722                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12871398.891967                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   24546622.482584                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          722    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    229957500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            722                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    31924699500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9293150000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2211579                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2211579                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2211579                       # number of overall hits
system.cpu3.icache.overall_hits::total        2211579                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26454                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26454                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26454                       # number of overall misses
system.cpu3.icache.overall_misses::total        26454                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1751947998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1751947998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1751947998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1751947998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2238033                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2238033                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2238033                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2238033                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011820                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011820                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011820                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011820                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66226.203901                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66226.203901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66226.203901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66226.203901                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3368                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.133333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24868                       # number of writebacks
system.cpu3.icache.writebacks::total            24868                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1586                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1586                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1586                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1586                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24868                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24868                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24868                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24868                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1626827998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1626827998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1626827998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1626827998                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.011112                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.011112                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.011112                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.011112                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65418.529757                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65418.529757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65418.529757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65418.529757                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24868                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2211579                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2211579                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26454                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26454                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1751947998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1751947998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2238033                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2238033                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011820                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011820                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66226.203901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66226.203901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1586                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1586                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24868                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24868                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1626827998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1626827998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.011112                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.011112                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65418.529757                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65418.529757                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2318346                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24900                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            93.106265                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4500934                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4500934                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4162925                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4162925                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4162925                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4162925                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2518537                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2518537                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2518537                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2518537                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 184422007744                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 184422007744                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 184422007744                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 184422007744                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6681462                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6681462                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6681462                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6681462                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.376944                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.376944                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.376944                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.376944                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 73225.848079                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73225.848079                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 73225.848079                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73225.848079                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     18223833                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       153912                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           475951                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1795                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    38.289305                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.744847                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998930                       # number of writebacks
system.cpu3.dcache.writebacks::total           998930                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1509003                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1509003                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1509003                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1509003                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1009534                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1009534                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1009534                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1009534                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  73338532217                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  73338532217                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  73338532217                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  73338532217                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.151095                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.151095                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.151095                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.151095                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 72645.925959                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 72645.925959                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 72645.925959                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 72645.925959                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998930                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3885631                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3885631                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2413922                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2413922                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 176342377500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 176342377500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6299553                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6299553                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.383189                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.383189                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 73052.226833                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 73052.226833                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1428057                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1428057                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       985865                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       985865                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  71299096500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  71299096500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.156498                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.156498                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 72321.358908                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 72321.358908                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       277294                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        277294                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       104615                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       104615                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   8079630244                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8079630244                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       381909                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       381909                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.273927                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.273927                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 77232.043627                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77232.043627                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        80946                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        80946                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23669                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23669                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2039435717                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2039435717                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.061975                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.061975                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 86164.845029                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86164.845029                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        36070                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        36070                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1366                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1366                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     38872000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     38872000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        37436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        37436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.036489                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.036489                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28456.808199                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28456.808199                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          541                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          541                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          825                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          825                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12678500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12678500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.022038                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.022038                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15367.878788                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15367.878788                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        30459                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30459                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5765                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5765                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     44730500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     44730500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        36224                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        36224                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.159149                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.159149                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7758.976583                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7758.976583                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5719                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5719                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     39148500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     39148500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.157879                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.157879                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6845.340094                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6845.340094                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1804500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1804500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1667500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1667500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1093                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1093                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2158                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2158                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     28311500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     28311500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3251                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3251                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.663796                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.663796                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 13119.323448                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 13119.323448                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2157                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2157                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     26153500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     26153500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.663488                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.663488                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 12124.942049                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 12124.942049                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.840289                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5250462                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010538                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.195710                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.840289                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.963759                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963759                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14527255                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14527255                       # Number of data accesses
system.cpu0.numPwrStateTransitions                666                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12934033.033033                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   39689052.350786                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          333    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    325792000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36910816500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4307033000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1954453                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1954453                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1954453                       # number of overall hits
system.cpu0.icache.overall_hits::total        1954453                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       115713                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115713                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       115713                       # number of overall misses
system.cpu0.icache.overall_misses::total       115713                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8131058493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8131058493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8131058493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8131058493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2070166                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2070166                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2070166                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2070166                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.055896                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.055896                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.055896                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.055896                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70269.187498                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70269.187498                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70269.187498                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70269.187498                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23184                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              349                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.429799                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108754                       # number of writebacks
system.cpu0.icache.writebacks::total           108754                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6958                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6958                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6958                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6958                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108755                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108755                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108755                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108755                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7605848993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7605848993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7605848993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7605848993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.052534                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.052534                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.052534                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.052534                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69935.625884                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69935.625884                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69935.625884                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69935.625884                       # average overall mshr miss latency
system.cpu0.icache.replacements                108754                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1954453                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1954453                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       115713                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115713                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8131058493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8131058493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2070166                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2070166                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.055896                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.055896                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70269.187498                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70269.187498                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6958                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6958                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108755                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108755                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7605848993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7605848993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.052534                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.052534                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69935.625884                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69935.625884                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2064678                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108786                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.979262                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4249086                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4249086                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4287712                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4287712                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4287712                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4287712                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2719262                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2719262                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2719262                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2719262                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 195265679120                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 195265679120                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 195265679120                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 195265679120                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      7006974                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      7006974                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      7006974                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      7006974                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.388079                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.388079                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.388079                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.388079                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71808.335909                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71808.335909                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71808.335909                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71808.335909                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18876687                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       143730                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           498269                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2002                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.884530                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.793207                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1049379                       # number of writebacks
system.cpu0.dcache.writebacks::total          1049379                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1660991                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1660991                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1660991                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1660991                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1058271                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1058271                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1058271                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1058271                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  76643339259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  76643339259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  76643339259                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  76643339259                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.151031                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.151031                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.151031                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.151031                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 72423.168790                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72423.168790                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 72423.168790                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72423.168790                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1049379                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3765574                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3765574                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2512748                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2512748                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 180324778500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 180324778500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6278322                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6278322                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.400226                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.400226                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71763.972551                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71763.972551                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1498456                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1498456                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1014292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1014292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  73000275000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  73000275000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.161555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.161555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71971.656091                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71971.656091                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       522138                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        522138                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       206514                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       206514                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14940900620                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14940900620                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       728652                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       728652                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.283419                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.283419                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72348.124679                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72348.124679                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       162535                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       162535                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        43979                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43979                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3643064259                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3643064259                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060357                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060357                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82836.450556                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82836.450556                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33013                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33013                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2314                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2314                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     61182000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     61182000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.065502                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.065502                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26439.930856                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26439.930856                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1835                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1835                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          479                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          479                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5499500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5499500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013559                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013559                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11481.210856                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11481.210856                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27663                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27663                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6523                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6523                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     58061000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     58061000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34186                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34186                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.190809                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.190809                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8900.965813                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8900.965813                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6487                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6487                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     51609000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     51609000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.189756                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.189756                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7955.757669                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7955.757669                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       410500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       410500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       375500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       375500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2066                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2066                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1592                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1592                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     28354000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     28354000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3658                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3658                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435210                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435210                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17810.301508                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17810.301508                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1592                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1592                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     26762000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     26762000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435210                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435210                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16810.301508                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16810.301508                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.376966                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5418164                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1058303                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.119672                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.376966                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.980530                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980530                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15218561                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15218561                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              342829                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8947                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              328263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9004                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              336763                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8733                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              332014                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1389546                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22993                       # number of overall hits
system.l2.overall_hits::.cpu0.data             342829                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8947                       # number of overall hits
system.l2.overall_hits::.cpu1.data             328263                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9004                       # number of overall hits
system.l2.overall_hits::.cpu2.data             336763                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8733                       # number of overall hits
system.l2.overall_hits::.cpu3.data             332014                       # number of overall hits
system.l2.overall_hits::total                 1389546                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             85761                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            705162                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16042                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            664865                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15789                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            706198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            667168                       # number of demand (read+write) misses
system.l2.demand_misses::total                2877120                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            85761                       # number of overall misses
system.l2.overall_misses::.cpu0.data           705162                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16042                       # number of overall misses
system.l2.overall_misses::.cpu1.data           664865                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15789                       # number of overall misses
system.l2.overall_misses::.cpu2.data           706198                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16135                       # number of overall misses
system.l2.overall_misses::.cpu3.data           667168                       # number of overall misses
system.l2.overall_misses::total               2877120                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7172945000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  70456340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1463054000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  67315321500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1426849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  70883970000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1474585000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  67374053500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     287567118500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7172945000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  70456340000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1463054000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  67315321500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1426849500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  70883970000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1474585000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  67374053500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    287567118500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1047991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          993128                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24793                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1042961                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          999182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4266666                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1047991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         993128                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24793                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1042961                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         999182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4266666                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.788578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.672870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.641962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.669466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.636833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.677109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.648826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.667714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.674325                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.788578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.672870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.641962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.669466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.636833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.677109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.648826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.667714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.674325                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83638.775201                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99915.111705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91201.471138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101246.601190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90369.846095                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100374.073560                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91390.455531                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100985.139425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99949.643567                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83638.775201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99915.111705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91201.471138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101246.601190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90369.846095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100374.073560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91390.455531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100985.139425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99949.643567                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              310553                       # number of writebacks
system.l2.writebacks::total                    310553                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1699                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          28678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          29010                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6454                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          29318                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          29657                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              137441                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1699                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         28678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6256                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         29010                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6454                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         29318                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         29657                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             137441                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        84062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       676484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       635855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       676880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       637511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2739679                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        84062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       676484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       635855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       676880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       637511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2739679                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6207706502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  62061130019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    839508004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  59271705030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    789596001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  62416548040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    834762003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  59277964524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 251698920123                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6207706502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  62061130019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    839508004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  59271705030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    789596001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  62416548040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    834762003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  59277964524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 251698920123                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.772955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.645506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.391612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.640255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.376518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.648998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.392714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.638033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.642112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.772955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.645506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.391612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.640255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.376518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.648998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.392714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.638033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.642112                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73846.761938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91740.721169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85786.634376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93215.756784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84584.467167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92212.132195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85476.346815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92983.437970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91871.682822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73846.761938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91740.721169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85786.634376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93215.756784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84584.467167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92212.132195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85476.346815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92983.437970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91871.682822                       # average overall mshr miss latency
system.l2.replacements                        4729615                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       378623                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           378623                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       378623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       378623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2249106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2249106                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2249106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2249106                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             276                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             280                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  880                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           403                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           164                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           124                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           157                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                848                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9162000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       906500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       281000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       483000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10832500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          465                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1728                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.372727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.306931                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.374702                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.490741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 22734.491315                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5527.439024                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2266.129032                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3076.433121                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12774.174528                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          401                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          162                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          123                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           841                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8103500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3379000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2527500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3188000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17198000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.862366                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.368182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.304455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.369928                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.486690                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20208.229426                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20858.024691                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20548.780488                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20567.741935                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20449.464923                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           732                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           512                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           482                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           509                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2235                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          856                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          624                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          602                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          601                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2683                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     17379500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     14176500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     13450000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     13541000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     58547000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1588                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1084                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1110                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4918                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.539043                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.549296                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.555351                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.541441                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.545547                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 20303.154206                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 22718.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 22342.192691                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22530.782030                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21821.468505                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          854                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          624                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          602                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          600                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2680                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17308500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     12407499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     11974000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11953499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     53643498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.537783                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.549296                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.555351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.540541                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.544937                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20267.564403                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19883.812500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19890.365449                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19922.498333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20016.230597                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3403                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3479                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14834                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19594                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          18921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95631                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3512344500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2041799500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2026423500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1961362000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9541929500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.898192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.849251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.842934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.844688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92564.092766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106504.590267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103420.613453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103660.588764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99778.623041                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        37945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95630                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3132894500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1850089001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1830483500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1772092501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8585559502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.898192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.849251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.842934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.844643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82564.092766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96504.564238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93420.613453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93662.394345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89778.934456                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8947                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              49677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        85761                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16042                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15789                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           133727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7172945000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1463054000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1426849500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1474585000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11537433500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.788578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.641962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.636833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.648826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.729139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83638.775201                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91201.471138                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90369.846095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91390.455531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86276.021297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1699                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6256                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6454                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6369                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         20778                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        84062                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9786                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       112949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6207706502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    839508004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    789596001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    834762003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8671572510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.772955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.391612                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.376518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.392714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.615848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73846.761938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85786.634376                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84584.467167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85476.346815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76774.230051                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       338528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       324860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       333112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       328535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1325035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       667217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       645694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       686604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       648247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2647762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  66943995500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  65273522000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  68857546500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  65412691500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 266487755500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1005745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       970554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1019716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       976782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3972797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.663406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.665284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.673329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.663656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.666473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100333.168220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101090.488683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100287.132758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100907.048548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100646.415917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        29010                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        29318                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        29656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       116662                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       638539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       616684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       657286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       618591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2531100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58928235519                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  57421616029                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  60586064540                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  57505872023                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 234441788111                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.634892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.635394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.644578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.633295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.637108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92286.039723                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93113.516856                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92176.106809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92962.671657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92624.466876                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              57                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            80                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.555556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.850000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.684211                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.687500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.712500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        94000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       331500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       255500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       442500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1123500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.555556                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.850000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.684211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.687500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.712500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19653.846154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20113.636364                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19710.526316                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999915                       # Cycle average of tags in use
system.l2.tags.total_refs                     6762452                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4729702                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.429784                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.466083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.902177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.941304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.307868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.685194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.298915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.374011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.322119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.702244                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.413533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.120081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.130844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.005033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.120348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59938782                       # Number of tag accesses
system.l2.tags.data_accesses                 59938782                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5379968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      43286464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        626304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40694656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        597440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      43320320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        625024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      40800640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          175330816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5379968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       626304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       597440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       625024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7228736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19875392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19875392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          84062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         676351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         635854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         676880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         637510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2739544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       310553                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             310553                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        130525199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1050187347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         15194970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        987306628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         14494691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1051008738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         15163916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        989877941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4253759430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    130525199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     15194970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     14494691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     15163916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        175378776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      482203517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            482203517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      482203517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       130525199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1050187347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        15194970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       987306628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        14494691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1051008738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        15163916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       989877941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4735962947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    285477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     84063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    662821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    626470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    666877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    628284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000966891750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17673                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17673                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4565157                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             269087                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2739545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     310553                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2739545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   310553                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  42143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 25076                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             84180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            102072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            379738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            807780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            154088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             76966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           137857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            86789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14003                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  87130220250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13487010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            137706507750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32301.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51051.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2016074                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  253113                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2739545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               310553                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  264363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  347211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  406203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  411991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  365242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  301559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  227504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  156959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   99497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   59132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       713685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.487690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.932102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.116572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       330269     46.28%     46.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       167045     23.41%     69.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        51997      7.29%     76.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31031      4.35%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20785      2.91%     84.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15065      2.11%     86.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11586      1.62%     87.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8780      1.23%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        77127     10.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       713685                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     152.625191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.641832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    280.759952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14553     82.35%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1844     10.43%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          806      4.56%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          253      1.43%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           80      0.45%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           46      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           28      0.16%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           14      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            8      0.05%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            6      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            6      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            6      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            3      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17673                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.724288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16606     93.96%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              215      1.22%     95.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              480      2.72%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      1.10%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               86      0.49%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.16%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               23      0.13%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17673                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              172633728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2697152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18270976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               175330880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19875392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4188.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       443.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4253.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    482.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41217836000                       # Total gap between requests
system.mem_ctrls.avgGap                      13513.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5380032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     42420544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       626304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40094080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       597440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     42680128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       625024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     40210176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18270976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 130526751.523026451468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1029178972.571094512939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 15194970.324689064175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 972735853.189041256905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 14494691.189553691074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1035476826.611247658730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 15163915.817587718368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 975552496.983133435249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 443278245.266046702862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        84063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       676351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       635854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       676880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       637510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       310553                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2730455000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  33941857500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    430791250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32798502000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    399496250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  34244302750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    427046750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  32734056250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1032935779250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32481.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50183.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44021.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51581.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42795.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50591.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43727.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51346.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3326117.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2159757180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1147915395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5765000220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          637309800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3253289520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18560391300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197761440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31721424855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        769.604073                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    356332500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1376427500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39485089500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2936053680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1560519180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13494450060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          852916680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3253289520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18663006120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        111348960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40871584200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        991.599142                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    123072500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1376427500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39718349500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1520                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          761                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12775946.123522                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   26335569.641891                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          761    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    389887000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            761                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    31495354500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9722495000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1961485                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1961485                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1961485                       # number of overall hits
system.cpu1.icache.overall_hits::total        1961485                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26604                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26604                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26604                       # number of overall misses
system.cpu1.icache.overall_misses::total        26604                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1740958000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1740958000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1740958000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1740958000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1988089                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1988089                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1988089                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1988089                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013382                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013382                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013382                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013382                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65439.708315                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65439.708315                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65439.708315                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65439.708315                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3325                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.897059                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24989                       # number of writebacks
system.cpu1.icache.writebacks::total            24989                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1615                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1615                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1615                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1615                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24989                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24989                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24989                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24989                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1617203000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1617203000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1617203000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1617203000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012569                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012569                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012569                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012569                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64716.595302                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64716.595302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64716.595302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64716.595302                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24989                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1961485                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1961485                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1740958000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1740958000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1988089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1988089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013382                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013382                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65439.708315                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65439.708315                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1615                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1615                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24989                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24989                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1617203000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1617203000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012569                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012569                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64716.595302                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64716.595302                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2022454                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25021                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.830263                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4001167                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4001167                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4047963                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4047963                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4047963                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4047963                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2589171                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2589171                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2589171                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2589171                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 186770742004                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 186770742004                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 186770742004                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 186770742004                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6637134                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6637134                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6637134                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6637134                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.390104                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.390104                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.390104                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.390104                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72135.344481                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72135.344481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72135.344481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72135.344481                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     18208957                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        77523                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           473546                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1152                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.452351                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.294271                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       992562                       # number of writebacks
system.cpu1.dcache.writebacks::total           992562                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1585948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1585948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1585948                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1585948                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1003223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1003223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1003223                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1003223                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  73229133121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  73229133121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  73229133121                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  73229133121                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151153                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151153                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151153                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151153                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72993.873866                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72993.873866                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72993.873866                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72993.873866                       # average overall mshr miss latency
system.cpu1.dcache.replacements                992562                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3708530                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3708530                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2454701                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2454701                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 177005749000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 177005749000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6163231                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6163231                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.398282                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.398282                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72108.883730                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72108.883730                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1475143                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1475143                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       979558                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       979558                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71111622500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71111622500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.158936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.158936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 72595.622209                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72595.622209                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       339433                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        339433                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       134470                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       134470                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9764993004                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9764993004                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       473903                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       473903                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.283750                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.283750                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72618.375876                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72618.375876                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       110805                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       110805                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23665                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23665                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2117510621                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2117510621                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049936                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049936                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89478.581069                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89478.581069                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        36866                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        36866                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1470                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1470                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39817000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39817000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        38336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        38336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.038345                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.038345                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27086.394558                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27086.394558                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          548                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          548                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          922                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          922                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12622500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12622500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.024051                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.024051                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13690.347072                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13690.347072                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        31197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        31197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5788                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5788                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45573500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45573500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        36985                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        36985                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.156496                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.156496                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7873.790601                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7873.790601                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5752                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5752                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     39947500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     39947500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.155523                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.155523                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6944.975661                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6944.975661                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1632000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1632000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1506000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1506000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1069                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1069                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2251                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2251                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     30404000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     30404000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3320                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3320                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.678012                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.678012                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13506.885829                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13506.885829                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2250                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2250                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     28153000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     28153000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.677711                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.677711                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12512.444444                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12512.444444                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.774333                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5131085                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1004536                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.107915                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.774333                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.961698                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961698                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14436056                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14436056                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  41217849500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4195112                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       689176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3888306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4419062                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8331                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23424                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31755                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          448                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115696                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183404                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4011719                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           80                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           80                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3166273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        74967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2999457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3149554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        74604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3017927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12883423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13920512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    134231424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3198592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127083776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3173504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    133480512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3183104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127878720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              546150144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4799324                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22729792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9072720                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.718447                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.922571                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4720069     52.02%     52.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2869701     31.63%     83.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 895446      9.87%     93.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 492343      5.43%     98.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  95161      1.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9072720                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8572100191                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1608987744                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40455227                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1542809102                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40525767                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1614467919                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164054372                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1533475370                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40655322                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
