INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Thu Oct 13 13:16:43 MDT 2022
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.98 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.09 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 9.07 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 16.73 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17.08 seconds. CPU system time: 1.02 seconds. Elapsed time: 16.73 seconds; current allocated memory: 250.660 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Thu Oct 13 15:09:30 MDT 2022
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 1.68 sec.
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute       config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command     open_solution done; 1.81 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command     set_part done; 0.12 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.69 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.37 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.76 seconds. CPU system time: 1.04 seconds. Elapsed time: 10.37 seconds; current allocated memory: 251.398 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Thu Oct 13 15:10:15 MDT 2022
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 2.32 sec.
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute       config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command     open_solution done; 2.53 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command     set_part done; 0.2 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.63 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 5.05 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.65 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.05 seconds; current allocated memory: 251.397 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:10:38 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 2.16 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.3 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 2.31 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.13 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.53 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.32 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.53 seconds; current allocated memory: 251.359 MB.
Command ap_source done; error code: 1; 4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:13:28 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.8 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.99 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 2.01 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.19 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.38 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.19 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.38 seconds; current allocated memory: 251.344 MB.
Command ap_source done; error code: 1; 3.59 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:14:31 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.61 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.72 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.74 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.12 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.18 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.52 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.18 seconds; current allocated memory: 251.333 MB.
Command ap_source done; error code: 1; 3.06 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:18:40 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.53 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.64 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.66 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.12 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.27 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.05 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.21 seconds. CPU system time: 0.77 seconds. Elapsed time: 8.05 seconds; current allocated memory: 251.344 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:22:02 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.69 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.8 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.81 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.12 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 18.09 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.6 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.67 seconds. CPU system time: 0.45 seconds. Elapsed time: 20.6 seconds; current allocated memory: 251.333 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:23:47 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.61 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.76 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.78 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.25 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 17.38 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.44 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.33 seconds. CPU system time: 0.45 seconds. Elapsed time: 19.44 seconds; current allocated memory: 251.333 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:25:10 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.43 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.57 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.24 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 17.85 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.89 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.7 seconds. CPU system time: 0.4 seconds. Elapsed time: 19.89 seconds; current allocated memory: 251.344 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:26:16 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.78 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.89 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.9 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.13 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 17.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.23 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.44 seconds. CPU system time: 0.45 seconds. Elapsed time: 19.23 seconds; current allocated memory: 251.344 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:32:48 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 2.19 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.38 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 2.4 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.19 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 2.26 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.17 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.79 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.17 seconds; current allocated memory: 251.334 MB.
Command ap_source done; error code: 1; 6.78 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:33:58 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.83 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.94 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.95 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.12 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 16.87 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.91 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.6 seconds. CPU system time: 0.44 seconds. Elapsed time: 18.91 seconds; current allocated memory: 251.344 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:37:40 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.73 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.84 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.86 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.12 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 18.12 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.25 seconds. CPU system time: 0.4 seconds. Elapsed time: 20.13 seconds; current allocated memory: 251.333 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:38:59 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.66 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.77 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.78 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.12 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 16.93 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.37 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.53 seconds. CPU system time: 0.39 seconds. Elapsed time: 19.37 seconds; current allocated memory: 251.344 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:40:22 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.98 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.14 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 2.16 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.13 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 17.02 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.09 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.79 seconds. CPU system time: 0.41 seconds. Elapsed time: 19.09 seconds; current allocated memory: 251.333 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:41:56 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.99 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.22 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 2.24 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.2 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 17.93 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.09 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.76 seconds. CPU system time: 0.44 seconds. Elapsed time: 20.09 seconds; current allocated memory: 251.344 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 04:47:48 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.75 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.86 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.87 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.13 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 16.94 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.44 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.75 seconds. CPU system time: 0.45 seconds. Elapsed time: 19.44 seconds; current allocated memory: 251.349 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Fri Oct 14 05:06:12 MDT 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.95 sec.
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.06 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 2.08 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   set_part done; 0.12 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 17.53 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.61 seconds. CPU system time: 0.54 seconds. Elapsed time: 20.2 seconds; current allocated memory: 251.348 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Sat Oct 15 11:07:14 MDT 2022
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 1.68 sec.
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.79 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute       config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command     open_solution done; 1.8 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command     set_part done; 0.12 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 16.95 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 17.24 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17.34 seconds. CPU system time: 0.23 seconds. Elapsed time: 17.24 seconds; current allocated memory: 251.396 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.653 MB.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/kernel_kernel.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang src/kernel_kernel.cpp -foptimization-record-file=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /mnt/raid10/tools/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot -I /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -hls-platform-db-name=/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.cpp.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.cpp.err.log 
Command         ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top kernel0 -name=kernel0 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -hls-platform-db-name=/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.97 sec.
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:171:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:173:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:268:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:270:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:521:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:523:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:618:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:620:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:717:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:965:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1012:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1208:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1211:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1214:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1217:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1220:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1223:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1226:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1229:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1232:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1235:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1238:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1241:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1244:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1247:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1250:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1253:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1256:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1259:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1262:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1265:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1268:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1271:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1274:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1277:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1280:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1283:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1286:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1289:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1292:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1295:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1298:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/kernel_kernel.cpp:1195:9
Execute         clang_tidy xilinx-systemc-detector /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.86 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.75 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.97 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang-tidy.kernel_kernel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang-tidy.kernel_kernel.pp.0.cpp.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang-tidy.kernel_kernel.pp.0.cpp.err.log 
Command           ap_eval done; 1.95 sec.
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.53 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_kernel.pp.0.cpp.diag.yml /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_kernel.pp.0.cpp.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_kernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.86 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot -I /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.bc -hls-platform-db-name=/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.pp.0.cpp.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.98 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:58:42
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:58:50
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:58:58
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:99:42
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:99:50
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:99:58
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:139:51
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:139:59
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:139:67
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:171:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:173:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:268:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:270:9
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:408:42
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:408:50
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:408:58
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:449:42
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:449:50
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:449:58
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:489:51
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:489:59
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:489:67
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:521:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:523:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:618:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:620:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:717:9
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:858:58
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:858:66
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:897:58
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:897:66
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:935:67
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:935:75
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:965:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1012:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1208:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1211:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1214:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1217:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1220:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1223:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1226:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1229:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1232:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1235:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1238:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1241:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1244:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1247:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1250:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1253:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1256:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1259:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1262:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1265:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1268:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1271:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1274:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1277:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1280:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1283:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1286:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1289:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1292:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1295:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1298:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.82 seconds. CPU system time: 0.76 seconds. Elapsed time: 8.58 seconds; current allocated memory: 255.183 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.g.bc"  
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.g.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 2.53 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.54 sec.
Execute         run_link_or_opt -opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel0 -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel0 -reflow-float-conversion -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.16 sec.
Execute         run_link_or_opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.23 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.23 sec.
Execute         run_link_or_opt -opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel0 
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel0 -mllvm -hls-db-dir -mllvm /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 1.22 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L3_in_serialize(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:51:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read(ap_uint<256>&)' into 'hls::stream<ap_uint<256>, 0>::read()' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L3_in(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:29:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L3_in(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:27:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:128:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:116:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'A_IO_L2_in_intra_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<32>, 0>&, bool)' (src/kernel_kernel.cpp:90:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_inter_trans_boundary(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:156:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_serialize(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:401:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:379:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L3_in(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:377:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:480:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:478:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:466:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'B_IO_L2_in_intra_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<32>, 0>&, bool)' (src/kernel_kernel.cpp:440:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_inter_trans_boundary(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:506:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read(ap_uint<32>&)' into 'hls::stream<ap_uint<32>, 0>::read()' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:781:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:773:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:766:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:745:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:734:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'A_PE_dummy_in(int, int, hls::stream<ap_uint<32>, 0>&)' (src/kernel_kernel.cpp:823:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'B_PE_dummy_in(int, int, hls::stream<ap_uint<32>, 0>&)' (src/kernel_kernel.cpp:849:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_intra_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:878:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_inter_trans_boundary(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:952:28)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_inter_trans_boundary(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&)' into 'C_drain_IO_L1_out_boundary(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:1028:7)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_intra_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<unsigned short, 0>&)' into 'C_drain_IO_L1_out_boundary(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:1020:7)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_boundary(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' into 'C_drain_IO_L1_out_boundary_wrapper(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:1043:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read(ap_uint<128>&)' into 'hls::stream<ap_uint<128>, 0>::read()' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_inter_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:926:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_inter_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:924:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_inter_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:914:28)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_inter_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' into 'C_drain_IO_L1_out(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:981:7)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_intra_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<unsigned short, 0>&)' into 'C_drain_IO_L1_out(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:973:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_boundary(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1124:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_boundary(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1122:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1090:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1088:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1075:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1073:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L3_out(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1156:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L3_out(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1154:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L3_out_serialize(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1178:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1200:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1202:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1204:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1206:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1209:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1212:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1215:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1218:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1221:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1224:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1227:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1230:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1233:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1236:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1239:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1242:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1245:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1248:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1251:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1254:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1257:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1260:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1263:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1266:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1269:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1296:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1290:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1287:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1284:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1281:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1278:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1275:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1272:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_881_3' (src/kernel_kernel.cpp:881:27) in function 'C_drain_IO_L1_out' completely with a factor of 8 (src/kernel_kernel.cpp:960:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_881_3' (src/kernel_kernel.cpp:881:27) in function 'C_drain_IO_L1_out_boundary_wrapper' completely with a factor of 8 (src/kernel_kernel.cpp:1042:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_735_7' (src/kernel_kernel.cpp:735:37) in function 'PE' completely with a factor of 2 (src/kernel_kernel.cpp:708:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_746_8' (src/kernel_kernel.cpp:746:37) in function 'PE' completely with a factor of 2 (src/kernel_kernel.cpp:708:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_760_9' (src/kernel_kernel.cpp:760:37) in function 'PE' completely with a factor of 2 (src/kernel_kernel.cpp:708:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_433_4' (src/kernel_kernel.cpp:433:29) in function 'B_IO_L2_in_intra_trans' completely with a factor of 8 (src/kernel_kernel.cpp:408:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_4' (src/kernel_kernel.cpp:83:28) in function 'A_IO_L2_in_intra_trans' completely with a factor of 8 (src/kernel_kernel.cpp:58:0)
INFO: [HLS 214-241] Aggregating maxi variable 'C' with non-compact mode in 512-bits (src/kernel_kernel.cpp:1188:0)
INFO: [HLS 214-241] Aggregating maxi variable 'B' with non-compact mode in 512-bits (src/kernel_kernel.cpp:1188:0)
INFO: [HLS 214-241] Aggregating maxi variable 'A' with non-compact mode in 512-bits (src/kernel_kernel.cpp:1188:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_45_1' (src/kernel_kernel.cpp:45:20) in function 'A_IO_L3_in_serialize' with estimated II increased from II=1 to II=2 because of limited port on variable 'fifo_A_local_out' (src/kernel_kernel.cpp:45:20)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_395_1' (src/kernel_kernel.cpp:395:21) in function 'B_IO_L3_in_serialize' with estimated II increased from II=1 to II=2 because of limited port on variable 'fifo_B_local_out' (src/kernel_kernel.cpp:395:21)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_1171_1' (src/kernel_kernel.cpp:1171:21) in function 'C_drain_IO_L3_out_serialize' with estimated II increased from II=1 to II=4 because of limited port on variable 'fifo_C_drain_local_in' (src/kernel_kernel.cpp:1171:21)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 512 and bit width 512 in loop 'VITIS_LOOP_45_1'(src/kernel_kernel.cpp:45:20) has been inferred on port 'gmem_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/kernel_kernel.cpp:45:20)
INFO: [HLS 214-115] Multiple burst reads of length 512 and bit width 512 in loop 'VITIS_LOOP_395_1'(src/kernel_kernel.cpp:395:21) has been inferred on port 'gmem_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/kernel_kernel.cpp:395:21)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 512 in loop 'VITIS_LOOP_1171_1'(src/kernel_kernel.cpp:1171:21) has been inferred on port 'gmem_C'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/kernel_kernel.cpp:1171:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uints' into 'A_IO_L3_in_serialize(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.16s' into 'A_IO_L2_in_intra_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<32>, 0>&, bool) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uints' into 'B_IO_L3_in_serialize(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.16s' into 'B_IO_L2_in_intra_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<32>, 0>&, bool) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.16s' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.16s' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.33s' into 'C_drain_IO_L1_out_boundary_wrapper(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.33s' into 'C_drain_IO_L1_out(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint.9s' into 'C_drain_IO_L3_out_serialize(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&) (.1)' (src/kernel_kernel.cpp:1182:10)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.92 seconds. CPU system time: 0.6 seconds. Elapsed time: 7.56 seconds; current allocated memory: 258.876 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.878 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 280.524 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.23 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 316.244 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.1.bc to /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1171_1' (src/kernel_kernel.cpp:1175) in function 'C_drain_IO_L3_out_serialize' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_395_1' (src/kernel_kernel.cpp:395) in function 'B_IO_L3_in_serialize' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_1' (src/kernel_kernel.cpp:45) in function 'A_IO_L3_in_serialize' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1177_2' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0) in function 'C_drain_IO_L3_out_serialize' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_398_2' in function 'B_IO_L3_in_serialize' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_2' in function 'A_IO_L3_in_serialize' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mem_data_split.V' (src/kernel_kernel.cpp:1175) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:862) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:862) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:862) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'kernel0' (src/kernel_kernel.cpp:1200:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0' (src/kernel_kernel.cpp:1200:1), detected/extracted 25 process function(s): 
	 'entry_proc'
	 'A_IO_L3_in_serialize'
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_boundary'
	 'B_IO_L3_in_serialize'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_boundary'
	 'PE_wrapper7'
	 'PE_wrapper8'
	 'PE_wrapper9'
	 'PE_wrapper'
	 'A_PE_dummy_in10'
	 'A_PE_dummy_in'
	 'B_PE_dummy_in11'
	 'B_PE_dummy_in'
	 'C_drain_IO_L1_out_boundary_wrapper12'
	 'C_drain_IO_L1_out_wrapper13'
	 'C_drain_IO_L1_out_boundary_wrapper'
	 'C_drain_IO_L1_out_wrapper'
	 'C_drain_IO_L2_out_boundary'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'
	 'C_drain_IO_L3_out_serialize'.
Command           transform done; 0.65 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 372.435 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_727_5' (src/kernel_kernel.cpp:727:45) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_725_4' (src/kernel_kernel.cpp:725:43) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_722_3' (src/kernel_kernel.cpp:722:41) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_721_2' (src/kernel_kernel.cpp:721:39) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_720_1' (src/kernel_kernel.cpp:720:36) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1145_4' (src/kernel_kernel.cpp:1145:44) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1143_3' (src/kernel_kernel.cpp:1143:42) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1140_2' (src/kernel_kernel.cpp:1140:40) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1139_1' (src/kernel_kernel.cpp:1139:37) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1114_4' (src/kernel_kernel.cpp:1114:46) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1108_2' (src/kernel_kernel.cpp:1108:40) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1107_1' (src/kernel_kernel.cpp:1107:38) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1065_4' (src/kernel_kernel.cpp:1065:46) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1080_6' (src/kernel_kernel.cpp:1080:46) in function 'C_drain_IO_L2_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1062_3' in function 'C_drain_IO_L2_out' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1059_2' (src/kernel_kernel.cpp:1059:40) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1058_1' (src/kernel_kernel.cpp:1058:38) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_870_1' (src/kernel_kernel.cpp:872:39) in function 'C_drain_IO_L1_out_boundary_wrapper12'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1016_2' (src/kernel_kernel.cpp:858:40) in function 'C_drain_IO_L1_out_boundary_wrapper12' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1015_1' (src/kernel_kernel.cpp:1016:40) in function 'C_drain_IO_L1_out_boundary_wrapper12'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_870_1' (src/kernel_kernel.cpp:872:39) in function 'C_drain_IO_L1_out_boundary_wrapper'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1016_2' (src/kernel_kernel.cpp:858:40) in function 'C_drain_IO_L1_out_boundary_wrapper' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1015_1' (src/kernel_kernel.cpp:1016:40) in function 'C_drain_IO_L1_out_boundary_wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_870_1' (src/kernel_kernel.cpp:872:39) in function 'C_drain_IO_L1_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_903_1' in function 'C_drain_IO_L1_out' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_969_2' (src/kernel_kernel.cpp:858:40) in function 'C_drain_IO_L1_out' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_968_1' (src/kernel_kernel.cpp:968:36) in function 'C_drain_IO_L1_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_844_5' (src/kernel_kernel.cpp:844:45) in function 'B_PE_dummy_in11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_842_4' (src/kernel_kernel.cpp:842:43) in function 'B_PE_dummy_in11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_839_3' (src/kernel_kernel.cpp:839:41) in function 'B_PE_dummy_in11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_838_2' (src/kernel_kernel.cpp:838:39) in function 'B_PE_dummy_in11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_837_1' (src/kernel_kernel.cpp:837:37) in function 'B_PE_dummy_in11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_844_5' (src/kernel_kernel.cpp:844:45) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_842_4' (src/kernel_kernel.cpp:842:43) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_839_3' (src/kernel_kernel.cpp:839:41) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_838_2' (src/kernel_kernel.cpp:838:39) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_837_1' (src/kernel_kernel.cpp:837:37) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_368_4' (src/kernel_kernel.cpp:368:43) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_365_3' (src/kernel_kernel.cpp:365:41) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_2' (src/kernel_kernel.cpp:364:39) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_363_1' (src/kernel_kernel.cpp:363:36) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_424_2' (src/kernel_kernel.cpp:424:39) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_422_1' (src/kernel_kernel.cpp:422:37) in function 'B_IO_L2_in_intra_trans'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_457_1' in function 'B_IO_L2_in_inter_trans' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_818_5' (src/kernel_kernel.cpp:818:45) in function 'A_PE_dummy_in10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_816_4' (src/kernel_kernel.cpp:816:43) in function 'A_PE_dummy_in10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_813_3' (src/kernel_kernel.cpp:813:41) in function 'A_PE_dummy_in10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_812_2' (src/kernel_kernel.cpp:812:39) in function 'A_PE_dummy_in10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_811_1' (src/kernel_kernel.cpp:811:37) in function 'A_PE_dummy_in10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_818_5' (src/kernel_kernel.cpp:818:45) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_816_4' (src/kernel_kernel.cpp:816:43) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_813_3' (src/kernel_kernel.cpp:813:41) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_812_2' (src/kernel_kernel.cpp:812:39) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_811_1' (src/kernel_kernel.cpp:811:37) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (src/kernel_kernel.cpp:18:42) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_3' (src/kernel_kernel.cpp:15:40) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (src/kernel_kernel.cpp:14:38) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (src/kernel_kernel.cpp:13:35) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (src/kernel_kernel.cpp:74:38) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (src/kernel_kernel.cpp:72:36) in function 'A_IO_L2_in_intra_trans'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_107_1' in function 'A_IO_L2_in_inter_trans' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_kernel.cpp:758:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B' (src/kernel_kernel.cpp:508:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A' (src/kernel_kernel.cpp:158:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (src/kernel_kernel.cpp:889:162)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (src/kernel_kernel.cpp:889:162)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B' (src/kernel_kernel.cpp:468:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A' (src/kernel_kernel.cpp:118:26)
Command           transform done; 0.9 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.91 seconds; current allocated memory: 881.440 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.47 sec.
Command       elaborate done; 18.62 sec.
Execute       ap_eval exec zip -j /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.13 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute         ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1' to 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_' to 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1' to 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_' to 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s'.
Execute         get_model_list kernel0 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel0 
Execute         preproc_iomode -model C_drain_IO_L3_out_serialize 
Execute         preproc_iomode -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         preproc_iomode -model C_drain_IO_L3_out 
Execute         preproc_iomode -model C_drain_IO_L2_out 
Execute         preproc_iomode -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         preproc_iomode -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         preproc_iomode -model C_drain_IO_L2_out_boundary 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper13 
Execute         preproc_iomode -model C_drain_IO_L1_out 
Execute         preproc_iomode -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         preproc_iomode -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         preproc_iomode -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper12 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         preproc_iomode -model B_PE_dummy_in 
Execute         preproc_iomode -model B_PE_dummy_in11 
Execute         preproc_iomode -model A_PE_dummy_in 
Execute         preproc_iomode -model A_PE_dummy_in10 
Execute         preproc_iomode -model PE_wrapper 
Execute         preproc_iomode -model PE_wrapper9 
Execute         preproc_iomode -model PE_wrapper8 
Execute         preproc_iomode -model PE_wrapper7 
Execute         preproc_iomode -model PE 
Execute         preproc_iomode -model B_IO_L2_in_boundary 
Execute         preproc_iomode -model B_IO_L2_in_inter_trans_boundary 
Execute         preproc_iomode -model B_IO_L2_in 
Execute         preproc_iomode -model B_IO_L2_in_intra_trans 
Execute         preproc_iomode -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         preproc_iomode -model B_IO_L2_in_inter_trans 
Execute         preproc_iomode -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         preproc_iomode -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         preproc_iomode -model B_IO_L3_in 
Execute         preproc_iomode -model B_IO_L3_in_serialize 
Execute         preproc_iomode -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         preproc_iomode -model A_IO_L2_in_boundary 
Execute         preproc_iomode -model A_IO_L2_in_inter_trans_boundary 
Execute         preproc_iomode -model A_IO_L2_in 
Execute         preproc_iomode -model A_IO_L2_in_intra_trans 
Execute         preproc_iomode -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         preproc_iomode -model A_IO_L2_in_inter_trans 
Execute         preproc_iomode -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         preproc_iomode -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         preproc_iomode -model A_IO_L3_in 
Execute         preproc_iomode -model A_IO_L3_in_serialize 
Execute         preproc_iomode -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 ...
Execute         set_default_model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         apply_spec_resource_limit A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize ...
Execute         set_default_model A_IO_L3_in_serialize 
Execute         apply_spec_resource_limit A_IO_L3_in_serialize 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 ...
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 ...
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans ...
Execute         set_default_model A_IO_L2_in_inter_trans 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_trans 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI ...
Execute         set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_trans ...
Execute         set_default_model A_IO_L2_in_intra_trans 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_trans 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans_boundary ...
Execute         set_default_model A_IO_L2_in_inter_trans_boundary 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary ...
Execute         set_default_model A_IO_L2_in_boundary 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 ...
Execute         set_default_model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         apply_spec_resource_limit B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize ...
Execute         set_default_model B_IO_L3_in_serialize 
Execute         apply_spec_resource_limit B_IO_L3_in_serialize 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 ...
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 ...
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans ...
Execute         set_default_model B_IO_L2_in_inter_trans 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_trans 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V ...
Execute         set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_trans ...
Execute         set_default_model B_IO_L2_in_intra_trans 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_trans 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans_boundary ...
Execute         set_default_model B_IO_L2_in_inter_trans_boundary 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary ...
Execute         set_default_model B_IO_L2_in_boundary 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary 
INFO-FLOW: Configuring Module : PE ...
Execute         set_default_model PE 
Execute         apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_wrapper7 ...
Execute         set_default_model PE_wrapper7 
Execute         apply_spec_resource_limit PE_wrapper7 
INFO-FLOW: Configuring Module : PE_wrapper8 ...
Execute         set_default_model PE_wrapper8 
Execute         apply_spec_resource_limit PE_wrapper8 
INFO-FLOW: Configuring Module : PE_wrapper9 ...
Execute         set_default_model PE_wrapper9 
Execute         apply_spec_resource_limit PE_wrapper9 
INFO-FLOW: Configuring Module : PE_wrapper ...
Execute         set_default_model PE_wrapper 
Execute         apply_spec_resource_limit PE_wrapper 
INFO-FLOW: Configuring Module : A_PE_dummy_in10 ...
Execute         set_default_model A_PE_dummy_in10 
Execute         apply_spec_resource_limit A_PE_dummy_in10 
INFO-FLOW: Configuring Module : A_PE_dummy_in ...
Execute         set_default_model A_PE_dummy_in 
Execute         apply_spec_resource_limit A_PE_dummy_in 
INFO-FLOW: Configuring Module : B_PE_dummy_in11 ...
Execute         set_default_model B_PE_dummy_in11 
Execute         apply_spec_resource_limit B_PE_dummy_in11 
INFO-FLOW: Configuring Module : B_PE_dummy_in ...
Execute         set_default_model B_PE_dummy_in 
Execute         apply_spec_resource_limit B_PE_dummy_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper12 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper12 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper13 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper13 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper13 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper ...
Execute         set_default_model C_drain_IO_L1_out_wrapper 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_boundary ...
Execute         set_default_model C_drain_IO_L2_out_boundary 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_boundary 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS ...
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS ...
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 ...
Execute         set_default_model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_serialize ...
Execute         set_default_model C_drain_IO_L3_out_serialize 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_serialize 
INFO-FLOW: Configuring Module : kernel0 ...
Execute         set_default_model kernel0 
Execute         apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 ...
Execute         set_default_model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         cdfg_preprocess -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize ...
Execute         set_default_model A_IO_L3_in_serialize 
Execute         cdfg_preprocess -model A_IO_L3_in_serialize 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         cdfg_preprocess -model A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 ...
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 ...
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans ...
Execute         set_default_model A_IO_L2_in_inter_trans 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_trans 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI ...
Execute         set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_trans ...
Execute         set_default_model A_IO_L2_in_intra_trans 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_trans 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_trans 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         cdfg_preprocess -model A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans_boundary ...
Execute         set_default_model A_IO_L2_in_inter_trans_boundary 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_trans_boundary 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary ...
Execute         set_default_model A_IO_L2_in_boundary 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 ...
Execute         set_default_model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         cdfg_preprocess -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize ...
Execute         set_default_model B_IO_L3_in_serialize 
Execute         cdfg_preprocess -model B_IO_L3_in_serialize 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         cdfg_preprocess -model B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 ...
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 ...
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans ...
Execute         set_default_model B_IO_L2_in_inter_trans 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_trans 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V ...
Execute         set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_trans ...
Execute         set_default_model B_IO_L2_in_intra_trans 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_trans 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_trans 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         cdfg_preprocess -model B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans_boundary ...
Execute         set_default_model B_IO_L2_in_inter_trans_boundary 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_trans_boundary 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary ...
Execute         set_default_model B_IO_L2_in_boundary 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary 
INFO-FLOW: Preprocessing Module: PE ...
Execute         set_default_model PE 
Execute         cdfg_preprocess -model PE 
Execute         rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_wrapper7 ...
Execute         set_default_model PE_wrapper7 
Execute         cdfg_preprocess -model PE_wrapper7 
Execute         rtl_gen_preprocess PE_wrapper7 
INFO-FLOW: Preprocessing Module: PE_wrapper8 ...
Execute         set_default_model PE_wrapper8 
Execute         cdfg_preprocess -model PE_wrapper8 
Execute         rtl_gen_preprocess PE_wrapper8 
INFO-FLOW: Preprocessing Module: PE_wrapper9 ...
Execute         set_default_model PE_wrapper9 
Execute         cdfg_preprocess -model PE_wrapper9 
Execute         rtl_gen_preprocess PE_wrapper9 
INFO-FLOW: Preprocessing Module: PE_wrapper ...
Execute         set_default_model PE_wrapper 
Execute         cdfg_preprocess -model PE_wrapper 
Execute         rtl_gen_preprocess PE_wrapper 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in10 ...
Execute         set_default_model A_PE_dummy_in10 
Execute         cdfg_preprocess -model A_PE_dummy_in10 
Execute         rtl_gen_preprocess A_PE_dummy_in10 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in ...
Execute         set_default_model A_PE_dummy_in 
Execute         cdfg_preprocess -model A_PE_dummy_in 
Execute         rtl_gen_preprocess A_PE_dummy_in 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in11 ...
Execute         set_default_model B_PE_dummy_in11 
Execute         cdfg_preprocess -model B_PE_dummy_in11 
Execute         rtl_gen_preprocess B_PE_dummy_in11 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in ...
Execute         set_default_model B_PE_dummy_in 
Execute         cdfg_preprocess -model B_PE_dummy_in 
Execute         rtl_gen_preprocess B_PE_dummy_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper12 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper12 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         cdfg_preprocess -model C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper13 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper13 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper13 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper13 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper ...
Execute         set_default_model C_drain_IO_L1_out_wrapper 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_boundary ...
Execute         set_default_model C_drain_IO_L2_out_boundary 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_boundary 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS ...
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS ...
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         cdfg_preprocess -model C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         cdfg_preprocess -model C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 ...
Execute         set_default_model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_serialize ...
Execute         set_default_model C_drain_IO_L3_out_serialize 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_serialize 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_serialize 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute         set_default_model kernel0 
Execute         cdfg_preprocess -model kernel0 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 882.419 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 882.476 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         schedule -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
WARNING: [HLS 200-880] The II Violation in module 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('fifo_A_A_IO_L3_in_serialize69_write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_A_A_IO_L3_in_serialize69' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('fifo_A_A_IO_L3_in_serialize69_write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_A_A_IO_L3_in_serialize69' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 882.603 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.
Execute         set_default_model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         bind -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 882.728 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_serialize 
Execute         schedule -model A_IO_L3_in_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 882.791 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize.
Execute         set_default_model A_IO_L3_in_serialize 
Execute         bind -model A_IO_L3_in_serialize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 882.891 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in 
Execute         schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_18_4_VITIS_LOOP_20_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_18_4_VITIS_LOOP_20_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 882.971 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute         set_default_model A_IO_L3_in 
Execute         bind -model A_IO_L3_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 883.077 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         schedule -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_122_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 883.154 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         bind -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 883.255 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         schedule -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 883.337 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         bind -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 883.440 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_trans 
Execute         schedule -model A_IO_L2_in_inter_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 883.528 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans.
Execute         set_default_model A_IO_L2_in_inter_trans 
Execute         bind -model A_IO_L2_in_inter_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 883.648 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         schedule -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 883.864 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.
Execute         set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         bind -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 884.158 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_trans 
Execute         schedule -model A_IO_L2_in_intra_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.206 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_trans.
Execute         set_default_model A_IO_L2_in_intra_trans 
Execute         bind -model A_IO_L2_in_intra_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 884.277 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in 
Execute         schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 884.438 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute         set_default_model A_IO_L2_in 
Execute         bind -model A_IO_L2_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 884.667 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_trans_boundary 
Execute         schedule -model A_IO_L2_in_inter_trans_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 884.752 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans_boundary.
Execute         set_default_model A_IO_L2_in_inter_trans_boundary 
Execute         bind -model A_IO_L2_in_inter_trans_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 884.854 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary 
Execute         schedule -model A_IO_L2_in_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 885.014 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary.
Execute         set_default_model A_IO_L2_in_boundary 
Execute         bind -model A_IO_L2_in_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 885.232 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         schedule -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_395_1'.
WARNING: [HLS 200-880] The II Violation in module 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1' (loop 'VITIS_LOOP_395_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('fifo_B_B_IO_L3_in_serialize70_write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_B_B_IO_L3_in_serialize70' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('fifo_B_B_IO_L3_in_serialize70_write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_B_B_IO_L3_in_serialize70' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_395_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 885.334 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.
Execute         set_default_model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         bind -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.458 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_serialize 
Execute         schedule -model B_IO_L3_in_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 885.523 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize.
Execute         set_default_model B_IO_L3_in_serialize 
Execute         bind -model B_IO_L3_in_serialize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 885.623 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in 
Execute         schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_363_1_VITIS_LOOP_365_3_VITIS_LOOP_368_4_VITIS_LOOP_370_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_363_1_VITIS_LOOP_365_3_VITIS_LOOP_368_4_VITIS_LOOP_370_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 885.733 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute         set_default_model B_IO_L3_in 
Execute         bind -model B_IO_L3_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.839 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         schedule -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_472_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 885.915 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         bind -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 886.016 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         schedule -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_460_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 886.098 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         bind -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 886.200 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_trans 
Execute         schedule -model B_IO_L2_in_inter_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 886.289 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans.
Execute         set_default_model B_IO_L2_in_inter_trans 
Execute         bind -model B_IO_L2_in_inter_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 886.408 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         schedule -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 886.783 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.
Execute         set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         bind -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 887.318 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_trans 
Execute         schedule -model B_IO_L2_in_intra_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 887.366 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_trans.
Execute         set_default_model B_IO_L2_in_intra_trans 
Execute         bind -model B_IO_L2_in_intra_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 887.437 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in 
Execute         schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 887.598 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute         set_default_model B_IO_L2_in 
Execute         bind -model B_IO_L2_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 887.826 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_trans_boundary 
Execute         schedule -model B_IO_L2_in_inter_trans_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_500_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 887.910 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans_boundary.
Execute         set_default_model B_IO_L2_in_inter_trans_boundary 
Execute         bind -model B_IO_L2_in_inter_trans_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 888.013 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary 
Execute         schedule -model B_IO_L2_in_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 888.173 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary.
Execute         set_default_model B_IO_L2_in_boundary 
Execute         bind -model B_IO_L2_in_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 888.391 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE 
Execute         schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln762_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln762) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 888.902 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute         set_default_model PE 
Execute         bind -model PE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 889.550 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper7 
Execute         schedule -model PE_wrapper7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 889.597 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper7.
Execute         set_default_model PE_wrapper7 
Execute         bind -model PE_wrapper7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 889.691 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper8 
Execute         schedule -model PE_wrapper8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 889.737 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper8.
Execute         set_default_model PE_wrapper8 
Execute         bind -model PE_wrapper8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 889.831 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper9 
Execute         schedule -model PE_wrapper9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 889.876 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper9.
Execute         set_default_model PE_wrapper9 
Execute         bind -model PE_wrapper9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 890.000 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper 
Execute         schedule -model PE_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 890.045 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper.
Execute         set_default_model PE_wrapper 
Execute         bind -model PE_wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 890.139 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in10 
Execute         schedule -model A_PE_dummy_in10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 890.216 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in10.
Execute         set_default_model A_PE_dummy_in10 
Execute         bind -model A_PE_dummy_in10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 890.312 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in 
Execute         schedule -model A_PE_dummy_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 890.389 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in.
Execute         set_default_model A_PE_dummy_in 
Execute         bind -model A_PE_dummy_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 890.485 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in11 
Execute         schedule -model B_PE_dummy_in11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 890.562 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in11.
Execute         set_default_model B_PE_dummy_in11 
Execute         bind -model B_PE_dummy_in11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 890.658 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in 
Execute         schedule -model B_PE_dummy_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 890.734 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in.
Execute         set_default_model B_PE_dummy_in 
Execute         bind -model B_PE_dummy_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 890.830 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 891.042 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 891.415 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_944_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_944_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 891.499 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 891.603 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 891.689 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper12.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 891.803 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         schedule -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 892.014 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_.
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         bind -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 892.387 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         schedule -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_918_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_918_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 892.464 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         bind -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 892.565 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         schedule -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_906_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_906_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 892.648 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         bind -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.752 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out 
Execute         schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 892.882 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute         set_default_model C_drain_IO_L1_out 
Execute         bind -model C_drain_IO_L1_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 893.050 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper13 
Execute         schedule -model C_drain_IO_L1_out_wrapper13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 893.091 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper13.
Execute         set_default_model C_drain_IO_L1_out_wrapper13 
Execute         bind -model C_drain_IO_L1_out_wrapper13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 893.193 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 893.404 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 893.778 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_944_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_944_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 893.861 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 893.965 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.052 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.165 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper 
Execute         schedule -model C_drain_IO_L1_out_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.235 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper.
Execute         set_default_model C_drain_IO_L1_out_wrapper 
Execute         bind -model C_drain_IO_L1_out_wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.308 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_boundary 
Execute         schedule -model C_drain_IO_L2_out_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1107_1_VITIS_LOOP_1114_4_VITIS_LOOP_1116_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1107_1_VITIS_LOOP_1114_4_VITIS_LOOP_1116_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 894.389 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_boundary.
Execute         set_default_model C_drain_IO_L2_out_boundary 
Execute         bind -model C_drain_IO_L2_out_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 894.496 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         schedule -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1080_6_VITIS_LOOP_1082_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1080_6_VITIS_LOOP_1082_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.574 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         bind -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.676 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         schedule -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1065_4_VITIS_LOOP_1067_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1065_4_VITIS_LOOP_1067_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 894.754 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         bind -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 894.857 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out 
Execute         schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.006 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute         set_default_model C_drain_IO_L2_out 
Execute         bind -model C_drain_IO_L2_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.207 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out 
Execute         schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1139_1_VITIS_LOOP_1143_3_VITIS_LOOP_1145_4_VITIS_LOOP_1147_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1139_1_VITIS_LOOP_1143_3_VITIS_LOOP_1145_4_VITIS_LOOP_1147_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 895.288 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute         set_default_model C_drain_IO_L3_out 
Execute         bind -model C_drain_IO_L3_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 895.394 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         schedule -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1171_1'.
WARNING: [HLS 200-880] The II Violation in module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' (loop 'VITIS_LOOP_1171_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('mem_data_split.V[1]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('mem_data_split.V[0]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' (loop 'VITIS_LOOP_1171_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mem_data_split.V[2]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('mem_data_split.V[0]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' (loop 'VITIS_LOOP_1171_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('v1.V', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('mem_data_split.V[0]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_1171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 895.502 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.
Execute         set_default_model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         bind -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.641 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_serialize 
Execute         schedule -model C_drain_IO_L3_out_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.714 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_serialize.
Execute         set_default_model C_drain_IO_L3_out_serialize 
Execute         bind -model C_drain_IO_L3_out_serialize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 895.812 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0 
Execute         schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_c_channel (from entry_proc_U0 to C_drain_IO_L3_out_serialize_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0 (from PE_wrapper7_U0 to C_drain_IO_L1_out_wrapper13_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1 (from PE_wrapper8_U0 to C_drain_IO_L1_out_wrapper_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0 (from C_drain_IO_L1_out_wrapper13_U0 to C_drain_IO_L2_out_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 896.158 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute         set_default_model kernel0 
Execute         bind -model kernel0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 897.005 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.33 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize 
Execute         rtl_gen_preprocess A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_trans 
Execute         rtl_gen_preprocess A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_boundary 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize 
Execute         rtl_gen_preprocess B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_trans 
Execute         rtl_gen_preprocess B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_boundary 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary 
Execute         rtl_gen_preprocess PE 
Execute         rtl_gen_preprocess PE_wrapper7 
Execute         rtl_gen_preprocess PE_wrapper8 
Execute         rtl_gen_preprocess PE_wrapper9 
Execute         rtl_gen_preprocess PE_wrapper 
Execute         rtl_gen_preprocess A_PE_dummy_in10 
Execute         rtl_gen_preprocess A_PE_dummy_in 
Execute         rtl_gen_preprocess B_PE_dummy_in11 
Execute         rtl_gen_preprocess B_PE_dummy_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper13 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_serialize 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model entry_proc -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 897.182 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model entry_proc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model entry_proc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model entry_proc -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1' pipeline 'VITIS_LOOP_45_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 897.747 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         gen_rtl A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         syn_report -csynth -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.adb 
Execute         db_write -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_serialize -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 898.740 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_serialize -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L3_in_serialize 
Execute         gen_rtl A_IO_L3_in_serialize -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L3_in_serialize 
Execute         syn_report -csynth -model A_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_serialize -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.adb 
Execute         db_write -model A_IO_L3_in_serialize -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L3_in_serialize -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L3_in' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_18_4_VITIS_LOOP_20_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 899.353 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L3_in 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L3_in 
Execute         syn_report -csynth -model A_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Execute         db_write -model A_IO_L3_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L3_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3' pipeline 'VITIS_LOOP_122_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 899.893 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         syn_report -csynth -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.adb 
Execute         db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2' pipeline 'VITIS_LOOP_110_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 900.459 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         syn_report -csynth -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.adb 
Execute         db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 901.104 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_trans -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans 
Execute         gen_rtl A_IO_L2_in_inter_trans -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans 
Execute         syn_report -csynth -model A_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_inter_trans -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.adb 
Execute         db_write -model A_IO_L2_in_inter_trans -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_inter_trans -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 902.025 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         gen_rtl A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         syn_report -csynth -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.adb 
Execute         db_write -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 903.169 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_trans -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_intra_trans 
Execute         gen_rtl A_IO_L2_in_intra_trans -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_intra_trans 
Execute         syn_report -csynth -model A_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_intra_trans -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.adb 
Execute         db_write -model A_IO_L2_in_intra_trans -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_intra_trans -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 903.854 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in 
Execute         syn_report -csynth -model A_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Execute         db_write -model A_IO_L2_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_trans_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_inter_trans_boundary' pipeline 'VITIS_LOOP_150_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 904.962 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans_boundary 
Execute         gen_rtl A_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans_boundary 
Execute         syn_report -csynth -model A_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_boundary_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_boundary_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_inter_trans_boundary -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.adb 
Execute         db_write -model A_IO_L2_in_inter_trans_boundary -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_inter_trans_boundary -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 905.799 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_boundary 
Execute         gen_rtl A_IO_L2_in_boundary -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_boundary 
Execute         syn_report -csynth -model A_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_boundary_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_boundary_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_boundary -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.adb 
Execute         db_write -model A_IO_L2_in_boundary -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_boundary -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1' pipeline 'VITIS_LOOP_395_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 907.079 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         gen_rtl B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         syn_report -csynth -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.adb 
Execute         db_write -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_serialize -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 908.087 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_serialize -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L3_in_serialize 
Execute         gen_rtl B_IO_L3_in_serialize -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L3_in_serialize 
Execute         syn_report -csynth -model B_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_serialize -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.adb 
Execute         db_write -model B_IO_L3_in_serialize -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L3_in_serialize -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L3_in' pipeline 'VITIS_LOOP_363_1_VITIS_LOOP_365_3_VITIS_LOOP_368_4_VITIS_LOOP_370_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 908.716 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L3_in 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L3_in 
Execute         syn_report -csynth -model B_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Execute         db_write -model B_IO_L3_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L3_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3' pipeline 'VITIS_LOOP_472_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 909.271 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         syn_report -csynth -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.adb 
Execute         db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2' pipeline 'VITIS_LOOP_460_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 909.855 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         syn_report -csynth -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.adb 
Execute         db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 910.486 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_trans -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans 
Execute         gen_rtl B_IO_L2_in_inter_trans -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans 
Execute         syn_report -csynth -model B_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_inter_trans -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.adb 
Execute         db_write -model B_IO_L2_in_inter_trans -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_inter_trans -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V' pipeline 'VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 911.814 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         gen_rtl B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         syn_report -csynth -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.adb 
Execute         db_write -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 913.760 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_trans -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_intra_trans 
Execute         gen_rtl B_IO_L2_in_intra_trans -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_intra_trans 
Execute         syn_report -csynth -model B_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_intra_trans -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.adb 
Execute         db_write -model B_IO_L2_in_intra_trans -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_intra_trans -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 914.446 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in 
Execute         syn_report -csynth -model B_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model B_IO_L2_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Execute         db_write -model B_IO_L2_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_trans_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_inter_trans_boundary' pipeline 'VITIS_LOOP_500_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 915.612 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans_boundary 
Execute         gen_rtl B_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans_boundary 
Execute         syn_report -csynth -model B_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_boundary_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_boundary_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_inter_trans_boundary -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.adb 
Execute         db_write -model B_IO_L2_in_inter_trans_boundary -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_inter_trans_boundary -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 916.436 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_boundary 
Execute         gen_rtl B_IO_L2_in_boundary -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_boundary 
Execute         syn_report -csynth -model B_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_boundary_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_boundary_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model B_IO_L2_in_boundary -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.adb 
Execute         db_write -model B_IO_L2_in_boundary -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_boundary -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE' pipeline 'VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 918.470 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_PE 
Execute         gen_rtl PE -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_PE 
Execute         syn_report -csynth -model PE -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model PE -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -model PE -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.adb 
Execute         db_write -model PE -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper7 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 921.300 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper7 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper7 
Execute         gen_rtl PE_wrapper7 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper7 
Execute         syn_report -csynth -model PE_wrapper7 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper7 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper7 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper7 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.adb 
Execute         db_write -model PE_wrapper7 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE_wrapper7 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper8 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 921.799 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper8 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper8 
Execute         gen_rtl PE_wrapper8 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper8 
Execute         syn_report -csynth -model PE_wrapper8 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper8 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper8 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper8 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.adb 
Execute         db_write -model PE_wrapper8 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE_wrapper8 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper9 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 922.223 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper9 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper9 
Execute         gen_rtl PE_wrapper9 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper9 
Execute         syn_report -csynth -model PE_wrapper9 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper9 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper9 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper9 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.adb 
Execute         db_write -model PE_wrapper9 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE_wrapper9 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 922.722 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper 
Execute         gen_rtl PE_wrapper -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper 
Execute         syn_report -csynth -model PE_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.adb 
Execute         db_write -model PE_wrapper -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE_wrapper -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in10 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_PE_dummy_in10' pipeline 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 923.171 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in10 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_PE_dummy_in10 
Execute         gen_rtl A_PE_dummy_in10 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_PE_dummy_in10 
Execute         syn_report -csynth -model A_PE_dummy_in10 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_PE_dummy_in10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in10 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_PE_dummy_in10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in10 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in10 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.adb 
Execute         db_write -model A_PE_dummy_in10 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_PE_dummy_in10 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_PE_dummy_in' pipeline 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 923.724 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_PE_dummy_in 
Execute         gen_rtl A_PE_dummy_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_PE_dummy_in 
Execute         syn_report -csynth -model A_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_PE_dummy_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_PE_dummy_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.adb 
Execute         db_write -model A_PE_dummy_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_PE_dummy_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in11 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_PE_dummy_in11' pipeline 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 924.276 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in11 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_PE_dummy_in11 
Execute         gen_rtl B_PE_dummy_in11 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_PE_dummy_in11 
Execute         syn_report -csynth -model B_PE_dummy_in11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_PE_dummy_in11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_PE_dummy_in11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in11 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.adb 
Execute         db_write -model B_PE_dummy_in11 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_PE_dummy_in11 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_PE_dummy_in' pipeline 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 924.858 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_PE_dummy_in 
Execute         gen_rtl B_PE_dummy_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_PE_dummy_in 
Execute         syn_report -csynth -model B_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_PE_dummy_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_PE_dummy_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.adb 
Execute         db_write -model B_PE_dummy_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_PE_dummy_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1' pipeline 'VITIS_LOOP_870_1_VITIS_LOOP_872_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 925.775 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI' pipeline 'VITIS_LOOP_944_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 927.204 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper12 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 927.925 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper12 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper12 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper12 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper12 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper12 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper12 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s' pipeline 'VITIS_LOOP_870_1_VITIS_LOOP_872_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 928.960 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s 
Execute         syn_report -csynth -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.adb 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3' pipeline 'VITIS_LOOP_918_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 930.433 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         syn_report -csynth -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.adb 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2' pipeline 'VITIS_LOOP_906_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 931.009 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.adb 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 931.804 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out 
Execute         syn_report -csynth -model C_drain_IO_L1_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Execute         db_write -model C_drain_IO_L1_out -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper13 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 932.724 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper13 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_wrapper13 
Execute         gen_rtl C_drain_IO_L1_out_wrapper13 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_wrapper13 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper13 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper13 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper13 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper13 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.adb 
Execute         db_write -model C_drain_IO_L1_out_wrapper13 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper13 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1' pipeline 'VITIS_LOOP_870_1_VITIS_LOOP_872_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 933.511 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s' pipeline 'VITIS_LOOP_944_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 934.928 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 935.665 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 936.287 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_wrapper 
Execute         gen_rtl C_drain_IO_L1_out_wrapper -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_wrapper 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.adb 
Execute         db_write -model C_drain_IO_L1_out_wrapper -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L2_out_boundary' pipeline 'VITIS_LOOP_1107_1_VITIS_LOOP_1114_4_VITIS_LOOP_1116_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 936.744 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_boundary -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out_boundary 
Execute         gen_rtl C_drain_IO_L2_out_boundary -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out_boundary 
Execute         syn_report -csynth -model C_drain_IO_L2_out_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_boundary_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_boundary_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_boundary -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.adb 
Execute         db_write -model C_drain_IO_L2_out_boundary -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L2_out_boundary -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS' pipeline 'VITIS_LOOP_1080_6_VITIS_LOOP_1082_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 937.366 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         syn_report -csynth -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.adb 
Execute         db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS' pipeline 'VITIS_LOOP_1065_4_VITIS_LOOP_1067_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 937.941 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         syn_report -csynth -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.adb 
Execute         db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 938.700 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out 
Execute         syn_report -csynth -model C_drain_IO_L2_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Execute         db_write -model C_drain_IO_L2_out -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L2_out -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L3_out' pipeline 'VITIS_LOOP_1139_1_VITIS_LOOP_1143_3_VITIS_LOOP_1145_4_VITIS_LOOP_1147_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 939.747 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L3_out 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L3_out 
Execute         syn_report -csynth -model C_drain_IO_L3_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Execute         db_write -model C_drain_IO_L3_out -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L3_out -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' pipeline 'VITIS_LOOP_1171_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 940.583 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         gen_rtl C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         syn_report -csynth -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.adb 
Execute         db_write -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_serialize -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_serialize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 941.656 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_serialize -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L3_out_serialize 
Execute         gen_rtl C_drain_IO_L3_out_serialize -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L3_out_serialize 
Execute         syn_report -csynth -model C_drain_IO_L3_out_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_serialize -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.adb 
Execute         db_write -model C_drain_IO_L3_out_serialize -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L3_out_serialize -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0 -top_prefix  -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 946.112 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0 
Execute         syn_report -csynth -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/kernel0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/kernel0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.4 sec.
Execute         db_write -model kernel0 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.adb 
Execute         db_write -model kernel0 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel0 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0 
Execute         export_constraint_db -f -tool general -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         syn_report -designview -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.design.xml 
Command         syn_report done; 0.81 sec.
Execute         syn_report -csynthDesign -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel0 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.compgen.tcl 
INFO-FLOW: Found component kernel0_mux_83_32_1_1.
INFO-FLOW: Append model kernel0_mux_83_32_1_1
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_trans] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component kernel0_A_IO_L2_in_local_A_ping_V.
INFO-FLOW: Append model kernel0_A_IO_L2_in_local_A_ping_V
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans_boundary] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_trans] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans_boundary] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Found component kernel0_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model kernel0_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component kernel0_PE_local_C.
INFO-FLOW: Append model kernel0_PE_local_C
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [PE_wrapper7] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper8] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper9] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in10] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [A_PE_dummy_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [B_PE_dummy_in11] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [B_PE_dummy_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper12] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.compgen.tcl 
INFO-FLOW: Found component kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V.
INFO-FLOW: Append model kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper13] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_boundary] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_serialize] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component kernel0_fifo_w64_d12_S.
INFO-FLOW: Append model kernel0_fifo_w64_d12_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w16_d2_S.
INFO-FLOW: Append model kernel0_fifo_w16_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w16_d2_S.
INFO-FLOW: Append model kernel0_fifo_w16_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w16_d2_S.
INFO-FLOW: Append model kernel0_fifo_w16_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w16_d2_S.
INFO-FLOW: Append model kernel0_fifo_w16_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_start_for_A_IO_L3_in_U0.
INFO-FLOW: Append model kernel0_start_for_A_IO_L3_in_U0
INFO-FLOW: Found component kernel0_start_for_A_IO_L2_in_U0.
INFO-FLOW: Append model kernel0_start_for_A_IO_L2_in_U0
INFO-FLOW: Found component kernel0_start_for_A_IO_L2_in_boundary_U0.
INFO-FLOW: Append model kernel0_start_for_A_IO_L2_in_boundary_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper7_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper7_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper9_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper9_U0
INFO-FLOW: Found component kernel0_start_for_B_IO_L3_in_U0.
INFO-FLOW: Append model kernel0_start_for_B_IO_L3_in_U0
INFO-FLOW: Found component kernel0_start_for_B_IO_L2_in_U0.
INFO-FLOW: Append model kernel0_start_for_B_IO_L2_in_U0
INFO-FLOW: Found component kernel0_start_for_B_IO_L2_in_boundary_U0.
INFO-FLOW: Append model kernel0_start_for_B_IO_L2_in_boundary_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper8_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper8_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper_U0
INFO-FLOW: Found component kernel0_start_for_A_PE_dummy_in10_U0.
INFO-FLOW: Append model kernel0_start_for_A_PE_dummy_in10_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_wrapper_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
INFO-FLOW: Found component kernel0_start_for_B_PE_dummy_in11_U0.
INFO-FLOW: Append model kernel0_start_for_B_PE_dummy_in11_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0
INFO-FLOW: Found component kernel0_start_for_A_PE_dummy_in_U0.
INFO-FLOW: Append model kernel0_start_for_A_PE_dummy_in_U0
INFO-FLOW: Found component kernel0_start_for_B_PE_dummy_in_U0.
INFO-FLOW: Append model kernel0_start_for_B_PE_dummy_in_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L2_out_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L2_out_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L2_out_boundary_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L2_out_boundary_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L3_out_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L3_out_U0
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: Append model A_IO_L3_in_serialize
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3
INFO-FLOW: Append model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2
INFO-FLOW: Append model A_IO_L2_in_inter_trans
INFO-FLOW: Append model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI
INFO-FLOW: Append model A_IO_L2_in_intra_trans
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_trans_boundary
INFO-FLOW: Append model A_IO_L2_in_boundary
INFO-FLOW: Append model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1
INFO-FLOW: Append model B_IO_L3_in_serialize
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3
INFO-FLOW: Append model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2
INFO-FLOW: Append model B_IO_L2_in_inter_trans
INFO-FLOW: Append model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V
INFO-FLOW: Append model B_IO_L2_in_intra_trans
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_trans_boundary
INFO-FLOW: Append model B_IO_L2_in_boundary
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_wrapper7
INFO-FLOW: Append model PE_wrapper8
INFO-FLOW: Append model PE_wrapper9
INFO-FLOW: Append model PE_wrapper
INFO-FLOW: Append model A_PE_dummy_in10
INFO-FLOW: Append model A_PE_dummy_in
INFO-FLOW: Append model B_PE_dummy_in11
INFO-FLOW: Append model B_PE_dummy_in
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper12
INFO-FLOW: Append model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s
INFO-FLOW: Append model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3
INFO-FLOW: Append model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper13
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper
INFO-FLOW: Append model C_drain_IO_L2_out_boundary
INFO-FLOW: Append model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS
INFO-FLOW: Append model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11
INFO-FLOW: Append model C_drain_IO_L3_out_serialize
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_mux_83_32_1_1 kernel0_flow_control_loop_pipe_sequential_init kernel0_A_IO_L2_in_local_A_ping_V kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_mac_muladd_16s_16s_16ns_16_4_1 kernel0_PE_local_C kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_fifo_w64_d12_S kernel0_fifo_w256_d2_S kernel0_fifo_w256_d2_S kernel0_fifo_w256_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w256_d2_S kernel0_fifo_w256_d2_S kernel0_fifo_w256_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w16_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w16_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w16_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w16_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_start_for_A_IO_L3_in_U0 kernel0_start_for_A_IO_L2_in_U0 kernel0_start_for_A_IO_L2_in_boundary_U0 kernel0_start_for_PE_wrapper7_U0 kernel0_start_for_PE_wrapper9_U0 kernel0_start_for_B_IO_L3_in_U0 kernel0_start_for_B_IO_L2_in_U0 kernel0_start_for_B_IO_L2_in_boundary_U0 kernel0_start_for_PE_wrapper8_U0 kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0 kernel0_start_for_PE_wrapper_U0 kernel0_start_for_A_PE_dummy_in10_U0 kernel0_start_for_C_drain_IO_L1_out_wrapper_U0 kernel0_start_for_B_PE_dummy_in11_U0 kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0 kernel0_start_for_A_PE_dummy_in_U0 kernel0_start_for_B_PE_dummy_in_U0 kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0 kernel0_start_for_C_drain_IO_L2_out_U0 kernel0_start_for_C_drain_IO_L2_out_boundary_U0 kernel0_start_for_C_drain_IO_L3_out_U0 kernel0_control_s_axi kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Generating /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_mux_83_32_1_1
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_A_IO_L2_in_local_A_ping_V
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model kernel0_PE_local_C
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_fifo_w64_d12_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w16_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w16_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w16_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w16_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_start_for_A_IO_L3_in_U0
INFO-FLOW: To file: write model kernel0_start_for_A_IO_L2_in_U0
INFO-FLOW: To file: write model kernel0_start_for_A_IO_L2_in_boundary_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper7_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper9_U0
INFO-FLOW: To file: write model kernel0_start_for_B_IO_L3_in_U0
INFO-FLOW: To file: write model kernel0_start_for_B_IO_L2_in_U0
INFO-FLOW: To file: write model kernel0_start_for_B_IO_L2_in_boundary_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper8_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper_U0
INFO-FLOW: To file: write model kernel0_start_for_A_PE_dummy_in10_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
INFO-FLOW: To file: write model kernel0_start_for_B_PE_dummy_in11_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0
INFO-FLOW: To file: write model kernel0_start_for_A_PE_dummy_in_U0
INFO-FLOW: To file: write model kernel0_start_for_B_PE_dummy_in_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L2_out_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L2_out_boundary_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L3_out_U0
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: To file: write model A_IO_L3_in_serialize
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans
INFO-FLOW: To file: write model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI
INFO-FLOW: To file: write model A_IO_L2_in_intra_trans
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans_boundary
INFO-FLOW: To file: write model A_IO_L2_in_boundary
INFO-FLOW: To file: write model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1
INFO-FLOW: To file: write model B_IO_L3_in_serialize
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans
INFO-FLOW: To file: write model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V
INFO-FLOW: To file: write model B_IO_L2_in_intra_trans
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans_boundary
INFO-FLOW: To file: write model B_IO_L2_in_boundary
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_wrapper7
INFO-FLOW: To file: write model PE_wrapper8
INFO-FLOW: To file: write model PE_wrapper9
INFO-FLOW: To file: write model PE_wrapper
INFO-FLOW: To file: write model A_PE_dummy_in10
INFO-FLOW: To file: write model A_PE_dummy_in
INFO-FLOW: To file: write model B_PE_dummy_in11
INFO-FLOW: To file: write model B_PE_dummy_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper12
INFO-FLOW: To file: write model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s
INFO-FLOW: To file: write model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3
INFO-FLOW: To file: write model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper13
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper
INFO-FLOW: To file: write model C_drain_IO_L2_out_boundary
INFO-FLOW: To file: write model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS
INFO-FLOW: To file: write model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11
INFO-FLOW: To file: write model C_drain_IO_L3_out_serialize
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Generating /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/vlog' tclDir='/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db' modelList='kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_mux_83_32_1_1
kernel0_flow_control_loop_pipe_sequential_init
kernel0_A_IO_L2_in_local_A_ping_V
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_mac_muladd_16s_16s_16ns_16_4_1
kernel0_PE_local_C
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_fifo_w64_d12_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_start_for_A_IO_L3_in_U0
kernel0_start_for_A_IO_L2_in_U0
kernel0_start_for_A_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper7_U0
kernel0_start_for_PE_wrapper9_U0
kernel0_start_for_B_IO_L3_in_U0
kernel0_start_for_B_IO_L2_in_U0
kernel0_start_for_B_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper8_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0
kernel0_start_for_PE_wrapper_U0
kernel0_start_for_A_PE_dummy_in10_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
kernel0_start_for_B_PE_dummy_in11_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0
kernel0_start_for_A_PE_dummy_in_U0
kernel0_start_for_B_PE_dummy_in_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
kernel0_start_for_C_drain_IO_L2_out_U0
kernel0_start_for_C_drain_IO_L2_out_boundary_U0
kernel0_start_for_C_drain_IO_L3_out_U0
kernel0_control_s_axi
kernel0_gmem_A_m_axi
kernel0_gmem_B_m_axi
kernel0_gmem_C_m_axi
entry_proc
A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1
A_IO_L3_in_serialize
A_IO_L3_in
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2
A_IO_L2_in_inter_trans
A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI
A_IO_L2_in_intra_trans
A_IO_L2_in
A_IO_L2_in_inter_trans_boundary
A_IO_L2_in_boundary
B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1
B_IO_L3_in_serialize
B_IO_L3_in
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2
B_IO_L2_in_inter_trans
B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V
B_IO_L2_in_intra_trans
B_IO_L2_in
B_IO_L2_in_inter_trans_boundary
B_IO_L2_in_boundary
PE
PE_wrapper7
PE_wrapper8
PE_wrapper9
PE_wrapper
A_PE_dummy_in10
A_PE_dummy_in
B_PE_dummy_in11
B_PE_dummy_in
C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1
C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI
C_drain_IO_L1_out_boundary_wrapper12
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2
C_drain_IO_L1_out
C_drain_IO_L1_out_wrapper13
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
C_drain_IO_L1_out_boundary_wrapper
C_drain_IO_L1_out_wrapper
C_drain_IO_L2_out_boundary
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS
C_drain_IO_L2_out
C_drain_IO_L3_out
C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11
C_drain_IO_L3_out_serialize
kernel0
' expOnly='0'
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'kernel0_A_IO_L2_in_local_A_ping_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'kernel0_PE_local_C_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c_channel_U(kernel0_fifo_w64_d12_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_U(kernel0_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_U(kernel0_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_U(kernel0_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_U(kernel0_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L3_out_serialize_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L3_in_U0_U(kernel0_start_for_A_IO_L3_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2_in_U0_U(kernel0_start_for_A_IO_L2_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2_in_boundary_U0_U(kernel0_start_for_A_IO_L2_in_boundary_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper7_U0_U(kernel0_start_for_PE_wrapper7_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper9_U0_U(kernel0_start_for_PE_wrapper9_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L3_in_U0_U(kernel0_start_for_B_IO_L3_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2_in_U0_U(kernel0_start_for_B_IO_L2_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2_in_boundary_U0_U(kernel0_start_for_B_IO_L2_in_boundary_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper8_U0_U(kernel0_start_for_PE_wrapper8_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_wrapper13_U0_U(kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper_U0_U(kernel0_start_for_PE_wrapper_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_PE_dummy_in10_U0_U(kernel0_start_for_A_PE_dummy_in10_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_wrapper_U0_U(kernel0_start_for_C_drain_IO_L1_out_wrapper_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_PE_dummy_in11_U0_U(kernel0_start_for_B_PE_dummy_in11_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_boundary_wrapper12_U0_U(kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_PE_dummy_in_U0_U(kernel0_start_for_A_PE_dummy_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_PE_dummy_in_U0_U(kernel0_start_for_B_PE_dummy_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_boundary_wrapper_U0_U(kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L2_out_U0_U(kernel0_start_for_C_drain_IO_L2_out_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L2_out_boundary_U0_U(kernel0_start_for_C_drain_IO_L2_out_boundary_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L3_out_U0_U(kernel0_start_for_C_drain_IO_L3_out_U0)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 1.75 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.52 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.69 seconds; current allocated memory: 952.888 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name A_IO_L3_in_serialize
INFO-FLOW: No bind nodes found for module_name A_IO_L2_in_intra_trans
INFO-FLOW: No bind nodes found for module_name B_IO_L3_in_serialize
INFO-FLOW: No bind nodes found for module_name B_IO_L2_in_intra_trans
INFO-FLOW: No bind nodes found for module_name PE_wrapper7
INFO-FLOW: No bind nodes found for module_name PE_wrapper8
INFO-FLOW: No bind nodes found for module_name PE_wrapper9
INFO-FLOW: No bind nodes found for module_name PE_wrapper
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_wrapper13
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_wrapper
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L3_out_serialize
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -disable_deadlock_detection 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_mux_83_32_1_1
kernel0_flow_control_loop_pipe_sequential_init
kernel0_A_IO_L2_in_local_A_ping_V
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_mac_muladd_16s_16s_16ns_16_4_1
kernel0_PE_local_C
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_fifo_w64_d12_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_start_for_A_IO_L3_in_U0
kernel0_start_for_A_IO_L2_in_U0
kernel0_start_for_A_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper7_U0
kernel0_start_for_PE_wrapper9_U0
kernel0_start_for_B_IO_L3_in_U0
kernel0_start_for_B_IO_L2_in_U0
kernel0_start_for_B_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper8_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0
kernel0_start_for_PE_wrapper_U0
kernel0_start_for_A_PE_dummy_in10_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
kernel0_start_for_B_PE_dummy_in11_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0
kernel0_start_for_A_PE_dummy_in_U0
kernel0_start_for_B_PE_dummy_in_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
kernel0_start_for_C_drain_IO_L2_out_U0
kernel0_start_for_C_drain_IO_L2_out_boundary_U0
kernel0_start_for_C_drain_IO_L3_out_U0
kernel0_control_s_axi
kernel0_gmem_A_m_axi
kernel0_gmem_B_m_axi
kernel0_gmem_C_m_axi
entry_proc
A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1
A_IO_L3_in_serialize
A_IO_L3_in
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2
A_IO_L2_in_inter_trans
A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI
A_IO_L2_in_intra_trans
A_IO_L2_in
A_IO_L2_in_inter_trans_boundary
A_IO_L2_in_boundary
B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1
B_IO_L3_in_serialize
B_IO_L3_in
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2
B_IO_L2_in_inter_trans
B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V
B_IO_L2_in_intra_trans
B_IO_L2_in
B_IO_L2_in_inter_trans_boundary
B_IO_L2_in_boundary
PE
PE_wrapper7
PE_wrapper8
PE_wrapper9
PE_wrapper
A_PE_dummy_in10
A_PE_dummy_in
B_PE_dummy_in11
B_PE_dummy_in
C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1
C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI
C_drain_IO_L1_out_boundary_wrapper12
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2
C_drain_IO_L1_out
C_drain_IO_L1_out_wrapper13
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
C_drain_IO_L1_out_boundary_wrapper
C_drain_IO_L1_out_wrapper
C_drain_IO_L2_out_boundary
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS
C_drain_IO_L2_out
C_drain_IO_L3_out
C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11
C_drain_IO_L3_out_serialize
kernel0
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         sc_get_clocks kernel0 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.35 seconds; current allocated memory: 964.787 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Execute         syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 26.53 sec.
Command     csynth_design done; 45.29 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42.78 seconds. CPU system time: 2.45 seconds. Elapsed time: 45.29 seconds; current allocated memory: 964.773 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1 opened at Sat Oct 15 11:09:44 MDT 2022
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /mnt/raid10/tools/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/raid10/tools/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 1.61 sec.
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.72 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute       config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command     open_solution done; 1.72 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command     set_part done; 0.12 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 17.46 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 17.69 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17.99 seconds. CPU system time: 0.24 seconds. Elapsed time: 17.69 seconds; current allocated memory: 251.397 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.653 MB.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/kernel_kernel.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang src/kernel_kernel.cpp -foptimization-record-file=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /mnt/raid10/tools/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot -I /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -hls-platform-db-name=/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.cpp.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.cpp.err.log 
Command         ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top kernel0 -name=kernel0 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -hls-platform-db-name=/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.92 sec.
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:171:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:173:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:268:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:270:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:521:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:523:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:618:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:620:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:717:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:965:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1012:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1208:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1211:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1214:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1217:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1220:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1223:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1226:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1229:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1232:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1235:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1238:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1241:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1244:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1247:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1250:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1253:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1256:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1259:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1262:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1265:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1268:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1271:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1274:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1277:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1280:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1283:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1286:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1289:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1292:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1295:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1298:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/kernel_kernel.cpp:1195:9
Execute         clang_tidy xilinx-systemc-detector /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.82 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.75 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.85 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang-tidy.kernel_kernel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang-tidy.kernel_kernel.pp.0.cpp.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang-tidy.kernel_kernel.pp.0.cpp.err.log 
Command           ap_eval done; 1.35 sec.
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.93 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_kernel.pp.0.cpp.diag.yml /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_kernel.pp.0.cpp.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_kernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.54 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot -I /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.bc -hls-platform-db-name=/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.pp.0.cpp.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.kernel_kernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.88 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:58:42
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:58:50
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:58:58
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:99:42
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:99:50
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:99:58
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:139:51
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:139:59
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:139:67
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:171:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:173:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:268:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:270:9
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:408:42
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:408:50
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:408:58
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:449:42
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:449:50
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:449:58
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:489:51
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:489:59
WARNING: [HLS 207-5301] unused parameter 'c2': src/kernel_kernel.cpp:489:67
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:521:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:523:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:618:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:620:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:717:9
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:858:58
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:858:66
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:897:58
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:897:66
WARNING: [HLS 207-5301] unused parameter 'c0': src/kernel_kernel.cpp:935:67
WARNING: [HLS 207-5301] unused parameter 'c1': src/kernel_kernel.cpp:935:75
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:965:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1012:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1208:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1211:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1214:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1217:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1220:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1223:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1226:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1229:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1232:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1235:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1238:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1241:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1244:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1247:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1250:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1253:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1256:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1259:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1262:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1265:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1268:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1271:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1274:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1277:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1280:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1283:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1286:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1289:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1292:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1295:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: src/kernel_kernel.cpp:1298:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.69 seconds. CPU system time: 0.73 seconds. Elapsed time: 7.42 seconds; current allocated memory: 255.184 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.g.bc"  
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel_kernel.g.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 2.55 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.55 sec.
Execute         run_link_or_opt -opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel0 -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel0 -reflow-float-conversion -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.85 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.85 sec.
Execute         run_link_or_opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.21 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.22 sec.
Execute         run_link_or_opt -opt -out /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel0 
Execute           ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.2 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /mnt/raid10/tools/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel0 -mllvm -hls-db-dir -mllvm /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 1.48 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L3_in_serialize(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:51:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read(ap_uint<256>&)' into 'hls::stream<ap_uint<256>, 0>::read()' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L3_in(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:29:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L3_in(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:27:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:128:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:116:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'A_IO_L2_in_intra_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<32>, 0>&, bool)' (src/kernel_kernel.cpp:90:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_inter_trans_boundary(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:156:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_serialize(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:401:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:379:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L3_in(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (src/kernel_kernel.cpp:377:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:480:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:478:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_inter_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:466:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'B_IO_L2_in_intra_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<32>, 0>&, bool)' (src/kernel_kernel.cpp:440:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_inter_trans_boundary(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<256>, 0>&, bool)' (src/kernel_kernel.cpp:506:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read(ap_uint<32>&)' into 'hls::stream<ap_uint<32>, 0>::read()' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:781:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:773:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:766:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:745:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:734:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'A_PE_dummy_in(int, int, hls::stream<ap_uint<32>, 0>&)' (src/kernel_kernel.cpp:823:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'B_PE_dummy_in(int, int, hls::stream<ap_uint<32>, 0>&)' (src/kernel_kernel.cpp:849:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_intra_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:878:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_inter_trans_boundary(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:952:28)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_inter_trans_boundary(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&)' into 'C_drain_IO_L1_out_boundary(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:1028:7)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_intra_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<unsigned short, 0>&)' into 'C_drain_IO_L1_out_boundary(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:1020:7)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_boundary(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' into 'C_drain_IO_L1_out_boundary_wrapper(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:1043:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read(ap_uint<128>&)' into 'hls::stream<ap_uint<128>, 0>::read()' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_inter_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:926:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_inter_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:924:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_inter_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:914:28)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_inter_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' into 'C_drain_IO_L1_out(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:981:7)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_intra_trans(int, int, int, int, ap_uint<128> (*) [1], hls::stream<unsigned short, 0>&)' into 'C_drain_IO_L1_out(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (src/kernel_kernel.cpp:973:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_boundary(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1124:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_boundary(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1122:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1090:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1088:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1075:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1073:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L3_out(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1156:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L3_out(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1154:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L3_out_serialize(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&)' (src/kernel_kernel.cpp:1178:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1200:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1202:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1204:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1206:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1209:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1212:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1215:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1218:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1221:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1224:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1227:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1230:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1233:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1236:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1239:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1242:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1245:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1248:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1251:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1254:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1257:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1260:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1263:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1266:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1269:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1296:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1290:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1287:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1284:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1281:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1278:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1275:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (src/kernel_kernel.cpp:1272:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_881_3' (src/kernel_kernel.cpp:881:27) in function 'C_drain_IO_L1_out' completely with a factor of 8 (src/kernel_kernel.cpp:960:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_881_3' (src/kernel_kernel.cpp:881:27) in function 'C_drain_IO_L1_out_boundary_wrapper' completely with a factor of 8 (src/kernel_kernel.cpp:1042:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_735_7' (src/kernel_kernel.cpp:735:37) in function 'PE' completely with a factor of 2 (src/kernel_kernel.cpp:708:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_746_8' (src/kernel_kernel.cpp:746:37) in function 'PE' completely with a factor of 2 (src/kernel_kernel.cpp:708:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_760_9' (src/kernel_kernel.cpp:760:37) in function 'PE' completely with a factor of 2 (src/kernel_kernel.cpp:708:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_433_4' (src/kernel_kernel.cpp:433:29) in function 'B_IO_L2_in_intra_trans' completely with a factor of 8 (src/kernel_kernel.cpp:408:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_4' (src/kernel_kernel.cpp:83:28) in function 'A_IO_L2_in_intra_trans' completely with a factor of 8 (src/kernel_kernel.cpp:58:0)
INFO: [HLS 214-241] Aggregating maxi variable 'C' with non-compact mode in 512-bits (src/kernel_kernel.cpp:1188:0)
INFO: [HLS 214-241] Aggregating maxi variable 'B' with non-compact mode in 512-bits (src/kernel_kernel.cpp:1188:0)
INFO: [HLS 214-241] Aggregating maxi variable 'A' with non-compact mode in 512-bits (src/kernel_kernel.cpp:1188:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_45_1' (src/kernel_kernel.cpp:45:20) in function 'A_IO_L3_in_serialize' with estimated II increased from II=1 to II=2 because of limited port on variable 'fifo_A_local_out' (src/kernel_kernel.cpp:45:20)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_395_1' (src/kernel_kernel.cpp:395:21) in function 'B_IO_L3_in_serialize' with estimated II increased from II=1 to II=2 because of limited port on variable 'fifo_B_local_out' (src/kernel_kernel.cpp:395:21)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_1171_1' (src/kernel_kernel.cpp:1171:21) in function 'C_drain_IO_L3_out_serialize' with estimated II increased from II=1 to II=4 because of limited port on variable 'fifo_C_drain_local_in' (src/kernel_kernel.cpp:1171:21)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 512 and bit width 512 in loop 'VITIS_LOOP_45_1'(src/kernel_kernel.cpp:45:20) has been inferred on port 'gmem_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/kernel_kernel.cpp:45:20)
INFO: [HLS 214-115] Multiple burst reads of length 512 and bit width 512 in loop 'VITIS_LOOP_395_1'(src/kernel_kernel.cpp:395:21) has been inferred on port 'gmem_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/kernel_kernel.cpp:395:21)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 512 in loop 'VITIS_LOOP_1171_1'(src/kernel_kernel.cpp:1171:21) has been inferred on port 'gmem_C'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/kernel_kernel.cpp:1171:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uints' into 'A_IO_L3_in_serialize(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.16s' into 'A_IO_L2_in_intra_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<32>, 0>&, bool) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uints' into 'B_IO_L3_in_serialize(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.16s' into 'B_IO_L2_in_intra_trans(int, int, int, int, ap_uint<256> (*) [1], hls::stream<ap_uint<32>, 0>&, bool) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.16s' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.16s' into 'PE(int, int, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.33s' into 'C_drain_IO_L1_out_boundary_wrapper(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.33s' into 'C_drain_IO_L1_out(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint.9s' into 'C_drain_IO_L3_out_serialize(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&) (.1)' (src/kernel_kernel.cpp:1182:10)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.99 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.57 seconds; current allocated memory: 258.877 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.878 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 280.525 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.23 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 316.244 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.g.1.bc to /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1171_1' (src/kernel_kernel.cpp:1175) in function 'C_drain_IO_L3_out_serialize' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_395_1' (src/kernel_kernel.cpp:395) in function 'B_IO_L3_in_serialize' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_1' (src/kernel_kernel.cpp:45) in function 'A_IO_L3_in_serialize' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1177_2' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0) in function 'C_drain_IO_L3_out_serialize' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_398_2' in function 'B_IO_L3_in_serialize' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_2' in function 'A_IO_L3_in_serialize' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mem_data_split.V' (src/kernel_kernel.cpp:1175) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:862) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:862) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:862) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'kernel0' (src/kernel_kernel.cpp:1200:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0' (src/kernel_kernel.cpp:1200:1), detected/extracted 25 process function(s): 
	 'entry_proc'
	 'A_IO_L3_in_serialize'
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_boundary'
	 'B_IO_L3_in_serialize'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_boundary'
	 'PE_wrapper7'
	 'PE_wrapper8'
	 'PE_wrapper9'
	 'PE_wrapper'
	 'A_PE_dummy_in10'
	 'A_PE_dummy_in'
	 'B_PE_dummy_in11'
	 'B_PE_dummy_in'
	 'C_drain_IO_L1_out_boundary_wrapper12'
	 'C_drain_IO_L1_out_wrapper13'
	 'C_drain_IO_L1_out_boundary_wrapper'
	 'C_drain_IO_L1_out_wrapper'
	 'C_drain_IO_L2_out_boundary'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'
	 'C_drain_IO_L3_out_serialize'.
Command           transform done; 0.65 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 372.434 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_727_5' (src/kernel_kernel.cpp:727:45) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_725_4' (src/kernel_kernel.cpp:725:43) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_722_3' (src/kernel_kernel.cpp:722:41) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_721_2' (src/kernel_kernel.cpp:721:39) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_720_1' (src/kernel_kernel.cpp:720:36) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1145_4' (src/kernel_kernel.cpp:1145:44) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1143_3' (src/kernel_kernel.cpp:1143:42) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1140_2' (src/kernel_kernel.cpp:1140:40) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1139_1' (src/kernel_kernel.cpp:1139:37) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1114_4' (src/kernel_kernel.cpp:1114:46) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1108_2' (src/kernel_kernel.cpp:1108:40) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1107_1' (src/kernel_kernel.cpp:1107:38) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1065_4' (src/kernel_kernel.cpp:1065:46) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1080_6' (src/kernel_kernel.cpp:1080:46) in function 'C_drain_IO_L2_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1062_3' in function 'C_drain_IO_L2_out' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1059_2' (src/kernel_kernel.cpp:1059:40) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1058_1' (src/kernel_kernel.cpp:1058:38) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_870_1' (src/kernel_kernel.cpp:872:39) in function 'C_drain_IO_L1_out_boundary_wrapper12'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1016_2' (src/kernel_kernel.cpp:858:40) in function 'C_drain_IO_L1_out_boundary_wrapper12' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1015_1' (src/kernel_kernel.cpp:1016:40) in function 'C_drain_IO_L1_out_boundary_wrapper12'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_870_1' (src/kernel_kernel.cpp:872:39) in function 'C_drain_IO_L1_out_boundary_wrapper'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1016_2' (src/kernel_kernel.cpp:858:40) in function 'C_drain_IO_L1_out_boundary_wrapper' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1015_1' (src/kernel_kernel.cpp:1016:40) in function 'C_drain_IO_L1_out_boundary_wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_870_1' (src/kernel_kernel.cpp:872:39) in function 'C_drain_IO_L1_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_903_1' in function 'C_drain_IO_L1_out' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_969_2' (src/kernel_kernel.cpp:858:40) in function 'C_drain_IO_L1_out' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_968_1' (src/kernel_kernel.cpp:968:36) in function 'C_drain_IO_L1_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_844_5' (src/kernel_kernel.cpp:844:45) in function 'B_PE_dummy_in11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_842_4' (src/kernel_kernel.cpp:842:43) in function 'B_PE_dummy_in11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_839_3' (src/kernel_kernel.cpp:839:41) in function 'B_PE_dummy_in11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_838_2' (src/kernel_kernel.cpp:838:39) in function 'B_PE_dummy_in11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_837_1' (src/kernel_kernel.cpp:837:37) in function 'B_PE_dummy_in11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_844_5' (src/kernel_kernel.cpp:844:45) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_842_4' (src/kernel_kernel.cpp:842:43) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_839_3' (src/kernel_kernel.cpp:839:41) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_838_2' (src/kernel_kernel.cpp:838:39) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_837_1' (src/kernel_kernel.cpp:837:37) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_368_4' (src/kernel_kernel.cpp:368:43) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_365_3' (src/kernel_kernel.cpp:365:41) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_2' (src/kernel_kernel.cpp:364:39) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_363_1' (src/kernel_kernel.cpp:363:36) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_424_2' (src/kernel_kernel.cpp:424:39) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_422_1' (src/kernel_kernel.cpp:422:37) in function 'B_IO_L2_in_intra_trans'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_457_1' in function 'B_IO_L2_in_inter_trans' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_818_5' (src/kernel_kernel.cpp:818:45) in function 'A_PE_dummy_in10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_816_4' (src/kernel_kernel.cpp:816:43) in function 'A_PE_dummy_in10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_813_3' (src/kernel_kernel.cpp:813:41) in function 'A_PE_dummy_in10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_812_2' (src/kernel_kernel.cpp:812:39) in function 'A_PE_dummy_in10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_811_1' (src/kernel_kernel.cpp:811:37) in function 'A_PE_dummy_in10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_818_5' (src/kernel_kernel.cpp:818:45) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_816_4' (src/kernel_kernel.cpp:816:43) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_813_3' (src/kernel_kernel.cpp:813:41) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_812_2' (src/kernel_kernel.cpp:812:39) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_811_1' (src/kernel_kernel.cpp:811:37) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (src/kernel_kernel.cpp:18:42) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_3' (src/kernel_kernel.cpp:15:40) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (src/kernel_kernel.cpp:14:38) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (src/kernel_kernel.cpp:13:35) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (src/kernel_kernel.cpp:74:38) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (src/kernel_kernel.cpp:72:36) in function 'A_IO_L2_in_intra_trans'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_107_1' in function 'A_IO_L2_in_inter_trans' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_kernel.cpp:758:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B' (src/kernel_kernel.cpp:508:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A' (src/kernel_kernel.cpp:158:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (src/kernel_kernel.cpp:889:162)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (src/kernel_kernel.cpp:889:162)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B' (src/kernel_kernel.cpp:468:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A' (src/kernel_kernel.cpp:118:26)
Command           transform done; 0.91 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.91 seconds; current allocated memory: 881.453 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.47 sec.
Command       elaborate done; 17.5 sec.
Execute       ap_eval exec zip -j /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.13 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute         ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1' to 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_' to 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1' to 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_' to 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s'.
Execute         get_model_list kernel0 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel0 
Execute         preproc_iomode -model C_drain_IO_L3_out_serialize 
Execute         preproc_iomode -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         preproc_iomode -model C_drain_IO_L3_out 
Execute         preproc_iomode -model C_drain_IO_L2_out 
Execute         preproc_iomode -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         preproc_iomode -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         preproc_iomode -model C_drain_IO_L2_out_boundary 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper13 
Execute         preproc_iomode -model C_drain_IO_L1_out 
Execute         preproc_iomode -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         preproc_iomode -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         preproc_iomode -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper12 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         preproc_iomode -model B_PE_dummy_in 
Execute         preproc_iomode -model B_PE_dummy_in11 
Execute         preproc_iomode -model A_PE_dummy_in 
Execute         preproc_iomode -model A_PE_dummy_in10 
Execute         preproc_iomode -model PE_wrapper 
Execute         preproc_iomode -model PE_wrapper9 
Execute         preproc_iomode -model PE_wrapper8 
Execute         preproc_iomode -model PE_wrapper7 
Execute         preproc_iomode -model PE 
Execute         preproc_iomode -model B_IO_L2_in_boundary 
Execute         preproc_iomode -model B_IO_L2_in_inter_trans_boundary 
Execute         preproc_iomode -model B_IO_L2_in 
Execute         preproc_iomode -model B_IO_L2_in_intra_trans 
Execute         preproc_iomode -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         preproc_iomode -model B_IO_L2_in_inter_trans 
Execute         preproc_iomode -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         preproc_iomode -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         preproc_iomode -model B_IO_L3_in 
Execute         preproc_iomode -model B_IO_L3_in_serialize 
Execute         preproc_iomode -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         preproc_iomode -model A_IO_L2_in_boundary 
Execute         preproc_iomode -model A_IO_L2_in_inter_trans_boundary 
Execute         preproc_iomode -model A_IO_L2_in 
Execute         preproc_iomode -model A_IO_L2_in_intra_trans 
Execute         preproc_iomode -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         preproc_iomode -model A_IO_L2_in_inter_trans 
Execute         preproc_iomode -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         preproc_iomode -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         preproc_iomode -model A_IO_L3_in 
Execute         preproc_iomode -model A_IO_L3_in_serialize 
Execute         preproc_iomode -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 ...
Execute         set_default_model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         apply_spec_resource_limit A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize ...
Execute         set_default_model A_IO_L3_in_serialize 
Execute         apply_spec_resource_limit A_IO_L3_in_serialize 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 ...
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 ...
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans ...
Execute         set_default_model A_IO_L2_in_inter_trans 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_trans 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI ...
Execute         set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_trans ...
Execute         set_default_model A_IO_L2_in_intra_trans 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_trans 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans_boundary ...
Execute         set_default_model A_IO_L2_in_inter_trans_boundary 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary ...
Execute         set_default_model A_IO_L2_in_boundary 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 ...
Execute         set_default_model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         apply_spec_resource_limit B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize ...
Execute         set_default_model B_IO_L3_in_serialize 
Execute         apply_spec_resource_limit B_IO_L3_in_serialize 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 ...
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 ...
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans ...
Execute         set_default_model B_IO_L2_in_inter_trans 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_trans 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V ...
Execute         set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_trans ...
Execute         set_default_model B_IO_L2_in_intra_trans 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_trans 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans_boundary ...
Execute         set_default_model B_IO_L2_in_inter_trans_boundary 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary ...
Execute         set_default_model B_IO_L2_in_boundary 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary 
INFO-FLOW: Configuring Module : PE ...
Execute         set_default_model PE 
Execute         apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_wrapper7 ...
Execute         set_default_model PE_wrapper7 
Execute         apply_spec_resource_limit PE_wrapper7 
INFO-FLOW: Configuring Module : PE_wrapper8 ...
Execute         set_default_model PE_wrapper8 
Execute         apply_spec_resource_limit PE_wrapper8 
INFO-FLOW: Configuring Module : PE_wrapper9 ...
Execute         set_default_model PE_wrapper9 
Execute         apply_spec_resource_limit PE_wrapper9 
INFO-FLOW: Configuring Module : PE_wrapper ...
Execute         set_default_model PE_wrapper 
Execute         apply_spec_resource_limit PE_wrapper 
INFO-FLOW: Configuring Module : A_PE_dummy_in10 ...
Execute         set_default_model A_PE_dummy_in10 
Execute         apply_spec_resource_limit A_PE_dummy_in10 
INFO-FLOW: Configuring Module : A_PE_dummy_in ...
Execute         set_default_model A_PE_dummy_in 
Execute         apply_spec_resource_limit A_PE_dummy_in 
INFO-FLOW: Configuring Module : B_PE_dummy_in11 ...
Execute         set_default_model B_PE_dummy_in11 
Execute         apply_spec_resource_limit B_PE_dummy_in11 
INFO-FLOW: Configuring Module : B_PE_dummy_in ...
Execute         set_default_model B_PE_dummy_in 
Execute         apply_spec_resource_limit B_PE_dummy_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper12 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper12 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper13 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper13 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper13 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper ...
Execute         set_default_model C_drain_IO_L1_out_wrapper 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_boundary ...
Execute         set_default_model C_drain_IO_L2_out_boundary 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_boundary 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS ...
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS ...
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 ...
Execute         set_default_model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_serialize ...
Execute         set_default_model C_drain_IO_L3_out_serialize 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_serialize 
INFO-FLOW: Configuring Module : kernel0 ...
Execute         set_default_model kernel0 
Execute         apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 ...
Execute         set_default_model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         cdfg_preprocess -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize ...
Execute         set_default_model A_IO_L3_in_serialize 
Execute         cdfg_preprocess -model A_IO_L3_in_serialize 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         cdfg_preprocess -model A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 ...
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 ...
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans ...
Execute         set_default_model A_IO_L2_in_inter_trans 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_trans 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI ...
Execute         set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_trans ...
Execute         set_default_model A_IO_L2_in_intra_trans 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_trans 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_trans 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         cdfg_preprocess -model A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans_boundary ...
Execute         set_default_model A_IO_L2_in_inter_trans_boundary 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_trans_boundary 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary ...
Execute         set_default_model A_IO_L2_in_boundary 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 ...
Execute         set_default_model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         cdfg_preprocess -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize ...
Execute         set_default_model B_IO_L3_in_serialize 
Execute         cdfg_preprocess -model B_IO_L3_in_serialize 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         cdfg_preprocess -model B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 ...
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 ...
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans ...
Execute         set_default_model B_IO_L2_in_inter_trans 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_trans 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V ...
Execute         set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_trans ...
Execute         set_default_model B_IO_L2_in_intra_trans 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_trans 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_trans 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         cdfg_preprocess -model B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans_boundary ...
Execute         set_default_model B_IO_L2_in_inter_trans_boundary 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_trans_boundary 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary ...
Execute         set_default_model B_IO_L2_in_boundary 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary 
INFO-FLOW: Preprocessing Module: PE ...
Execute         set_default_model PE 
Execute         cdfg_preprocess -model PE 
Execute         rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_wrapper7 ...
Execute         set_default_model PE_wrapper7 
Execute         cdfg_preprocess -model PE_wrapper7 
Execute         rtl_gen_preprocess PE_wrapper7 
INFO-FLOW: Preprocessing Module: PE_wrapper8 ...
Execute         set_default_model PE_wrapper8 
Execute         cdfg_preprocess -model PE_wrapper8 
Execute         rtl_gen_preprocess PE_wrapper8 
INFO-FLOW: Preprocessing Module: PE_wrapper9 ...
Execute         set_default_model PE_wrapper9 
Execute         cdfg_preprocess -model PE_wrapper9 
Execute         rtl_gen_preprocess PE_wrapper9 
INFO-FLOW: Preprocessing Module: PE_wrapper ...
Execute         set_default_model PE_wrapper 
Execute         cdfg_preprocess -model PE_wrapper 
Execute         rtl_gen_preprocess PE_wrapper 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in10 ...
Execute         set_default_model A_PE_dummy_in10 
Execute         cdfg_preprocess -model A_PE_dummy_in10 
Execute         rtl_gen_preprocess A_PE_dummy_in10 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in ...
Execute         set_default_model A_PE_dummy_in 
Execute         cdfg_preprocess -model A_PE_dummy_in 
Execute         rtl_gen_preprocess A_PE_dummy_in 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in11 ...
Execute         set_default_model B_PE_dummy_in11 
Execute         cdfg_preprocess -model B_PE_dummy_in11 
Execute         rtl_gen_preprocess B_PE_dummy_in11 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in ...
Execute         set_default_model B_PE_dummy_in 
Execute         cdfg_preprocess -model B_PE_dummy_in 
Execute         rtl_gen_preprocess B_PE_dummy_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper12 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper12 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 ...
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         cdfg_preprocess -model C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper13 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper13 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper13 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper13 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper ...
Execute         set_default_model C_drain_IO_L1_out_wrapper 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_boundary ...
Execute         set_default_model C_drain_IO_L2_out_boundary 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_boundary 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS ...
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS ...
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         cdfg_preprocess -model C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         cdfg_preprocess -model C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 ...
Execute         set_default_model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_serialize ...
Execute         set_default_model C_drain_IO_L3_out_serialize 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_serialize 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_serialize 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute         set_default_model kernel0 
Execute         cdfg_preprocess -model kernel0 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.36 seconds; current allocated memory: 882.431 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 882.488 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         schedule -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
WARNING: [HLS 200-880] The II Violation in module 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('fifo_A_A_IO_L3_in_serialize69_write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_A_A_IO_L3_in_serialize69' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('fifo_A_A_IO_L3_in_serialize69_write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_A_A_IO_L3_in_serialize69' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 882.615 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.
Execute         set_default_model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         bind -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 882.740 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_serialize 
Execute         schedule -model A_IO_L3_in_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 882.804 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize.
Execute         set_default_model A_IO_L3_in_serialize 
Execute         bind -model A_IO_L3_in_serialize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 882.904 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in 
Execute         schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_18_4_VITIS_LOOP_20_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_18_4_VITIS_LOOP_20_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 882.984 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute         set_default_model A_IO_L3_in 
Execute         bind -model A_IO_L3_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 883.090 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         schedule -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_122_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 883.166 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         bind -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 883.267 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         schedule -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 883.349 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.
Execute         set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         bind -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 883.452 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_trans 
Execute         schedule -model A_IO_L2_in_inter_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 883.541 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans.
Execute         set_default_model A_IO_L2_in_inter_trans 
Execute         bind -model A_IO_L2_in_inter_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 883.660 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         schedule -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 883.876 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.
Execute         set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         bind -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 884.171 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_trans 
Execute         schedule -model A_IO_L2_in_intra_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 884.219 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_trans.
Execute         set_default_model A_IO_L2_in_intra_trans 
Execute         bind -model A_IO_L2_in_intra_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.289 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in 
Execute         schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 884.451 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute         set_default_model A_IO_L2_in 
Execute         bind -model A_IO_L2_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 884.680 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_trans_boundary 
Execute         schedule -model A_IO_L2_in_inter_trans_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 884.764 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans_boundary.
Execute         set_default_model A_IO_L2_in_inter_trans_boundary 
Execute         bind -model A_IO_L2_in_inter_trans_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.866 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary 
Execute         schedule -model A_IO_L2_in_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 885.026 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary.
Execute         set_default_model A_IO_L2_in_boundary 
Execute         bind -model A_IO_L2_in_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 885.244 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         schedule -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_395_1'.
WARNING: [HLS 200-880] The II Violation in module 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1' (loop 'VITIS_LOOP_395_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('fifo_B_B_IO_L3_in_serialize70_write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_B_B_IO_L3_in_serialize70' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('fifo_B_B_IO_L3_in_serialize70_write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_B_B_IO_L3_in_serialize70' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_395_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 885.346 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.
Execute         set_default_model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         bind -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.470 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_serialize 
Execute         schedule -model B_IO_L3_in_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 885.534 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize.
Execute         set_default_model B_IO_L3_in_serialize 
Execute         bind -model B_IO_L3_in_serialize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 885.635 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in 
Execute         schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_363_1_VITIS_LOOP_365_3_VITIS_LOOP_368_4_VITIS_LOOP_370_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_363_1_VITIS_LOOP_365_3_VITIS_LOOP_368_4_VITIS_LOOP_370_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 885.744 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute         set_default_model B_IO_L3_in 
Execute         bind -model B_IO_L3_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 885.850 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         schedule -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_472_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 885.927 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         bind -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 886.027 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         schedule -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_460_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 886.109 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.
Execute         set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         bind -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 886.212 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_trans 
Execute         schedule -model B_IO_L2_in_inter_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 886.301 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans.
Execute         set_default_model B_IO_L2_in_inter_trans 
Execute         bind -model B_IO_L2_in_inter_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 886.420 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         schedule -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 886.794 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.
Execute         set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         bind -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 887.330 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_trans 
Execute         schedule -model B_IO_L2_in_intra_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 887.378 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_trans.
Execute         set_default_model B_IO_L2_in_intra_trans 
Execute         bind -model B_IO_L2_in_intra_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 887.448 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in 
Execute         schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 887.610 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute         set_default_model B_IO_L2_in 
Execute         bind -model B_IO_L2_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 887.840 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_trans_boundary 
Execute         schedule -model B_IO_L2_in_inter_trans_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_500_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 887.924 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans_boundary.
Execute         set_default_model B_IO_L2_in_inter_trans_boundary 
Execute         bind -model B_IO_L2_in_inter_trans_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 888.027 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary 
Execute         schedule -model B_IO_L2_in_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 888.187 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary.
Execute         set_default_model B_IO_L2_in_boundary 
Execute         bind -model B_IO_L2_in_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 888.404 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE 
Execute         schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln762_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln762) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 888.915 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute         set_default_model PE 
Execute         bind -model PE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 889.548 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper7 
Execute         schedule -model PE_wrapper7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 889.595 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper7.
Execute         set_default_model PE_wrapper7 
Execute         bind -model PE_wrapper7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 889.689 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper8 
Execute         schedule -model PE_wrapper8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 889.734 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper8.
Execute         set_default_model PE_wrapper8 
Execute         bind -model PE_wrapper8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 889.828 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper9 
Execute         schedule -model PE_wrapper9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 889.873 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper9.
Execute         set_default_model PE_wrapper9 
Execute         bind -model PE_wrapper9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 889.997 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper 
Execute         schedule -model PE_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 890.042 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper.
Execute         set_default_model PE_wrapper 
Execute         bind -model PE_wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 890.136 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in10 
Execute         schedule -model A_PE_dummy_in10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 890.214 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in10.
Execute         set_default_model A_PE_dummy_in10 
Execute         bind -model A_PE_dummy_in10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 890.310 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in 
Execute         schedule -model A_PE_dummy_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 890.386 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in.
Execute         set_default_model A_PE_dummy_in 
Execute         bind -model A_PE_dummy_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 890.482 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in11 
Execute         schedule -model B_PE_dummy_in11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 890.560 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in11.
Execute         set_default_model B_PE_dummy_in11 
Execute         bind -model B_PE_dummy_in11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 890.656 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in 
Execute         schedule -model B_PE_dummy_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 890.732 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in.
Execute         set_default_model B_PE_dummy_in 
Execute         bind -model B_PE_dummy_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 890.828 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 891.040 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 891.414 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_944_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_944_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 891.498 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 891.602 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 891.688 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper12.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper12 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 891.802 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         schedule -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 892.013 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_.
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         bind -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 892.386 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         schedule -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_918_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_918_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 892.463 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         bind -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.564 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         schedule -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_906_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_906_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 892.647 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.
Execute         set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         bind -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.751 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out 
Execute         schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 892.881 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute         set_default_model C_drain_IO_L1_out 
Execute         bind -model C_drain_IO_L1_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 893.048 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper13 
Execute         schedule -model C_drain_IO_L1_out_wrapper13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 893.089 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper13.
Execute         set_default_model C_drain_IO_L1_out_wrapper13 
Execute         bind -model C_drain_IO_L1_out_wrapper13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 893.191 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_870_1_VITIS_LOOP_872_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 893.402 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 893.774 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_944_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_944_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 893.857 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 893.961 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.047 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.161 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper 
Execute         schedule -model C_drain_IO_L1_out_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.231 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper.
Execute         set_default_model C_drain_IO_L1_out_wrapper 
Execute         bind -model C_drain_IO_L1_out_wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.303 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_boundary 
Execute         schedule -model C_drain_IO_L2_out_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1107_1_VITIS_LOOP_1114_4_VITIS_LOOP_1116_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1107_1_VITIS_LOOP_1114_4_VITIS_LOOP_1116_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 894.384 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_boundary.
Execute         set_default_model C_drain_IO_L2_out_boundary 
Execute         bind -model C_drain_IO_L2_out_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.491 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         schedule -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1080_6_VITIS_LOOP_1082_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1080_6_VITIS_LOOP_1082_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.568 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         bind -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 894.671 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         schedule -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1065_4_VITIS_LOOP_1067_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1065_4_VITIS_LOOP_1067_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.749 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.
Execute         set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         bind -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 894.851 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out 
Execute         schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 895.000 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute         set_default_model C_drain_IO_L2_out 
Execute         bind -model C_drain_IO_L2_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 895.201 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out 
Execute         schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1139_1_VITIS_LOOP_1143_3_VITIS_LOOP_1145_4_VITIS_LOOP_1147_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1139_1_VITIS_LOOP_1143_3_VITIS_LOOP_1145_4_VITIS_LOOP_1147_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.283 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute         set_default_model C_drain_IO_L3_out 
Execute         bind -model C_drain_IO_L3_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 895.389 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         schedule -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1171_1'.
WARNING: [HLS 200-880] The II Violation in module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' (loop 'VITIS_LOOP_1171_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('mem_data_split.V[1]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('mem_data_split.V[0]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' (loop 'VITIS_LOOP_1171_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mem_data_split.V[2]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('mem_data_split.V[0]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' (loop 'VITIS_LOOP_1171_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('v1.V', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('mem_data_split.V[0]', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize71' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_1171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 895.497 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.
Execute         set_default_model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         bind -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 895.635 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_serialize 
Execute         schedule -model C_drain_IO_L3_out_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.708 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_serialize.
Execute         set_default_model C_drain_IO_L3_out_serialize 
Execute         bind -model C_drain_IO_L3_out_serialize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.807 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0 
Execute         schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_c_channel (from entry_proc_U0 to C_drain_IO_L3_out_serialize_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0 (from PE_wrapper7_U0 to C_drain_IO_L1_out_wrapper13_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1 (from PE_wrapper8_U0 to C_drain_IO_L1_out_wrapper_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0 (from C_drain_IO_L1_out_wrapper13_U0 to C_drain_IO_L2_out_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 896.152 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute         set_default_model kernel0 
Execute         bind -model kernel0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.52 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 897.001 MB.
Execute         syn_report -verbosereport -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.38 sec.
Execute         db_write -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize 
Execute         rtl_gen_preprocess A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_trans 
Execute         rtl_gen_preprocess A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_trans_boundary 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize 
Execute         rtl_gen_preprocess B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_trans 
Execute         rtl_gen_preprocess B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_trans_boundary 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary 
Execute         rtl_gen_preprocess PE 
Execute         rtl_gen_preprocess PE_wrapper7 
Execute         rtl_gen_preprocess PE_wrapper8 
Execute         rtl_gen_preprocess PE_wrapper9 
Execute         rtl_gen_preprocess PE_wrapper 
Execute         rtl_gen_preprocess A_PE_dummy_in10 
Execute         rtl_gen_preprocess A_PE_dummy_in 
Execute         rtl_gen_preprocess B_PE_dummy_in11 
Execute         rtl_gen_preprocess B_PE_dummy_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper12 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper13 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_serialize 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model entry_proc -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 897.178 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model entry_proc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model entry_proc -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model entry_proc -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1' pipeline 'VITIS_LOOP_45_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1/m_axi_gmem_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 897.743 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         gen_rtl A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
Execute         syn_report -csynth -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.adb 
Execute         db_write -model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_serialize -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 898.737 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_serialize -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L3_in_serialize 
Execute         gen_rtl A_IO_L3_in_serialize -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L3_in_serialize 
Execute         syn_report -csynth -model A_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_serialize -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.adb 
Execute         db_write -model A_IO_L3_in_serialize -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L3_in_serialize -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L3_in' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_18_4_VITIS_LOOP_20_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 899.349 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L3_in 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L3_in 
Execute         syn_report -csynth -model A_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Execute         db_write -model A_IO_L3_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L3_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3' pipeline 'VITIS_LOOP_122_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 899.888 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
Execute         syn_report -csynth -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.adb 
Execute         db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2' pipeline 'VITIS_LOOP_110_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 900.455 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
Execute         syn_report -csynth -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.adb 
Execute         db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 901.115 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_trans -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans 
Execute         gen_rtl A_IO_L2_in_inter_trans -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans 
Execute         syn_report -csynth -model A_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_inter_trans -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.adb 
Execute         db_write -model A_IO_L2_in_inter_trans -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_inter_trans -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 902.021 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         gen_rtl A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
Execute         syn_report -csynth -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.adb 
Execute         db_write -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 903.165 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_trans -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_intra_trans 
Execute         gen_rtl A_IO_L2_in_intra_trans -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_intra_trans 
Execute         syn_report -csynth -model A_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_intra_trans -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.adb 
Execute         db_write -model A_IO_L2_in_intra_trans -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_intra_trans -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 903.850 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in 
Execute         syn_report -csynth -model A_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Execute         db_write -model A_IO_L2_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_trans_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_inter_trans_boundary' pipeline 'VITIS_LOOP_150_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 904.958 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans_boundary 
Execute         gen_rtl A_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans_boundary 
Execute         syn_report -csynth -model A_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_boundary_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_boundary_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_inter_trans_boundary -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.adb 
Execute         db_write -model A_IO_L2_in_inter_trans_boundary -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_inter_trans_boundary -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 905.796 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_boundary 
Execute         gen_rtl A_IO_L2_in_boundary -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_boundary 
Execute         syn_report -csynth -model A_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_boundary_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_IO_L2_in_boundary_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_boundary -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.adb 
Execute         db_write -model A_IO_L2_in_boundary -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_IO_L2_in_boundary -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1' pipeline 'VITIS_LOOP_395_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1/m_axi_gmem_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 907.076 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         gen_rtl B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
Execute         syn_report -csynth -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.adb 
Execute         db_write -model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_serialize -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 908.083 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_serialize -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L3_in_serialize 
Execute         gen_rtl B_IO_L3_in_serialize -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L3_in_serialize 
Execute         syn_report -csynth -model B_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_serialize -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.adb 
Execute         db_write -model B_IO_L3_in_serialize -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L3_in_serialize -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L3_in' pipeline 'VITIS_LOOP_363_1_VITIS_LOOP_365_3_VITIS_LOOP_368_4_VITIS_LOOP_370_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 908.712 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L3_in 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L3_in 
Execute         syn_report -csynth -model B_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Execute         db_write -model B_IO_L3_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L3_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3' pipeline 'VITIS_LOOP_472_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 909.268 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
Execute         syn_report -csynth -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.adb 
Execute         db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2' pipeline 'VITIS_LOOP_460_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 909.851 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
Execute         syn_report -csynth -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.adb 
Execute         db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 910.482 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_trans -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans 
Execute         gen_rtl B_IO_L2_in_inter_trans -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans 
Execute         syn_report -csynth -model B_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_inter_trans -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.adb 
Execute         db_write -model B_IO_L2_in_inter_trans -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_inter_trans -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V' pipeline 'VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 911.810 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         gen_rtl B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
Execute         syn_report -csynth -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.adb 
Execute         db_write -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 913.756 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_trans -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_intra_trans 
Execute         gen_rtl B_IO_L2_in_intra_trans -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_intra_trans 
Execute         syn_report -csynth -model B_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_trans -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_intra_trans -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.adb 
Execute         db_write -model B_IO_L2_in_intra_trans -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_intra_trans -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 914.442 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in 
Execute         syn_report -csynth -model B_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model B_IO_L2_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Execute         db_write -model B_IO_L2_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_trans_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_inter_trans_boundary' pipeline 'VITIS_LOOP_500_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 915.608 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans_boundary 
Execute         gen_rtl B_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans_boundary 
Execute         syn_report -csynth -model B_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_boundary_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_boundary_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_trans_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_inter_trans_boundary -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.adb 
Execute         db_write -model B_IO_L2_in_inter_trans_boundary -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_inter_trans_boundary -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 916.431 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_boundary 
Execute         gen_rtl B_IO_L2_in_boundary -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_boundary 
Execute         syn_report -csynth -model B_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_boundary_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_IO_L2_in_boundary_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model B_IO_L2_in_boundary -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.adb 
Execute         db_write -model B_IO_L2_in_boundary -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_IO_L2_in_boundary -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE' pipeline 'VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 918.466 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_PE 
Execute         gen_rtl PE -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_PE 
Execute         syn_report -csynth -model PE -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model PE -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -model PE -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.adb 
Execute         db_write -model PE -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper7 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 921.296 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper7 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper7 
Execute         gen_rtl PE_wrapper7 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper7 
Execute         syn_report -csynth -model PE_wrapper7 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper7 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper7 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper7 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.adb 
Execute         db_write -model PE_wrapper7 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE_wrapper7 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper8 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 921.795 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper8 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper8 
Execute         gen_rtl PE_wrapper8 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper8 
Execute         syn_report -csynth -model PE_wrapper8 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper8 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper8 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper8 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.adb 
Execute         db_write -model PE_wrapper8 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE_wrapper8 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper9 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 922.219 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper9 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper9 
Execute         gen_rtl PE_wrapper9 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper9 
Execute         syn_report -csynth -model PE_wrapper9 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper9 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper9 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper9 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.adb 
Execute         db_write -model PE_wrapper9 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE_wrapper9 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 922.718 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper 
Execute         gen_rtl PE_wrapper -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper 
Execute         syn_report -csynth -model PE_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/PE_wrapper_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.adb 
Execute         db_write -model PE_wrapper -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE_wrapper -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in10 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_PE_dummy_in10' pipeline 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 923.166 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in10 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_PE_dummy_in10 
Execute         gen_rtl A_PE_dummy_in10 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_PE_dummy_in10 
Execute         syn_report -csynth -model A_PE_dummy_in10 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_PE_dummy_in10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in10 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_PE_dummy_in10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in10 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in10 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.adb 
Execute         db_write -model A_PE_dummy_in10 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_PE_dummy_in10 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_PE_dummy_in' pipeline 'VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 923.719 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_A_PE_dummy_in 
Execute         gen_rtl A_PE_dummy_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_A_PE_dummy_in 
Execute         syn_report -csynth -model A_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_PE_dummy_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/A_PE_dummy_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.adb 
Execute         db_write -model A_PE_dummy_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info A_PE_dummy_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in11 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_PE_dummy_in11' pipeline 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 924.272 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in11 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_PE_dummy_in11 
Execute         gen_rtl B_PE_dummy_in11 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_PE_dummy_in11 
Execute         syn_report -csynth -model B_PE_dummy_in11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_PE_dummy_in11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_PE_dummy_in11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in11 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.adb 
Execute         db_write -model B_PE_dummy_in11 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_PE_dummy_in11 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_PE_dummy_in' pipeline 'VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 924.854 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_B_PE_dummy_in 
Execute         gen_rtl B_PE_dummy_in -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_B_PE_dummy_in 
Execute         syn_report -csynth -model B_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_PE_dummy_in_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/B_PE_dummy_in_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.adb 
Execute         db_write -model B_PE_dummy_in -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info B_PE_dummy_in -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1' pipeline 'VITIS_LOOP_870_1_VITIS_LOOP_872_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 925.770 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI' pipeline 'VITIS_LOOP_944_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 927.200 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper12 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 927.920 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper12 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper12 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper12 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper12 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper12 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper12 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper12 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper12 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s' pipeline 'VITIS_LOOP_870_1_VITIS_LOOP_872_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 928.955 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s 
Execute         syn_report -csynth -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.adb 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3' pipeline 'VITIS_LOOP_918_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 930.429 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
Execute         syn_report -csynth -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.adb 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2' pipeline 'VITIS_LOOP_906_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 931.004 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.adb 
Execute         db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 931.799 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out 
Execute         syn_report -csynth -model C_drain_IO_L1_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Execute         db_write -model C_drain_IO_L1_out -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper13 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 932.704 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper13 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_wrapper13 
Execute         gen_rtl C_drain_IO_L1_out_wrapper13 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_wrapper13 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper13 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper13 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper13 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper13 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.adb 
Execute         db_write -model C_drain_IO_L1_out_wrapper13 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper13 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1' pipeline 'VITIS_LOOP_870_1_VITIS_LOOP_872_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 933.507 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s' pipeline 'VITIS_LOOP_944_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 934.939 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 935.676 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.adb 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 936.298 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_wrapper 
Execute         gen_rtl C_drain_IO_L1_out_wrapper -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_wrapper 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.adb 
Execute         db_write -model C_drain_IO_L1_out_wrapper -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L2_out_boundary' pipeline 'VITIS_LOOP_1107_1_VITIS_LOOP_1114_4_VITIS_LOOP_1116_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 936.756 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_boundary -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out_boundary 
Execute         gen_rtl C_drain_IO_L2_out_boundary -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out_boundary 
Execute         syn_report -csynth -model C_drain_IO_L2_out_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_boundary_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_boundary_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_boundary -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_boundary -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.adb 
Execute         db_write -model C_drain_IO_L2_out_boundary -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L2_out_boundary -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS' pipeline 'VITIS_LOOP_1080_6_VITIS_LOOP_1082_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 937.362 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
Execute         syn_report -csynth -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.adb 
Execute         db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS' pipeline 'VITIS_LOOP_1065_4_VITIS_LOOP_1067_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 937.952 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
Execute         syn_report -csynth -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.adb 
Execute         db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 938.711 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out 
Execute         syn_report -csynth -model C_drain_IO_L2_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model C_drain_IO_L2_out -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Execute         db_write -model C_drain_IO_L2_out -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L2_out -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L3_out' pipeline 'VITIS_LOOP_1139_1_VITIS_LOOP_1143_3_VITIS_LOOP_1145_4_VITIS_LOOP_1147_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 939.743 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L3_out 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L3_out 
Execute         syn_report -csynth -model C_drain_IO_L3_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Execute         db_write -model C_drain_IO_L3_out -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L3_out -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11' pipeline 'VITIS_LOOP_1171_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11/m_axi_gmem_C_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 940.594 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         gen_rtl C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
Execute         syn_report -csynth -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.adb 
Execute         db_write -model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_serialize -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_serialize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 941.668 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_serialize -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L3_out_serialize 
Execute         gen_rtl C_drain_IO_L3_out_serialize -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L3_out_serialize 
Execute         syn_report -csynth -model C_drain_IO_L3_out_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_serialize -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_serialize -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.adb 
Execute         db_write -model C_drain_IO_L3_out_serialize -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info C_drain_IO_L3_out_serialize -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0 -top_prefix  -sub_prefix kernel0_ -mg_file /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 946.123 MB.
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/vhdl/kernel0 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/verilog/kernel0 
Execute         syn_report -csynth -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/kernel0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/kernel0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.4 sec.
Execute         db_write -model kernel0 -f -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.adb 
Execute         db_write -model kernel0 -bindview -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel0 -p /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0 
Execute         export_constraint_db -f -tool general -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         syn_report -designview -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.design.xml 
Command         syn_report done; 0.81 sec.
Execute         syn_report -csynthDesign -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel0 -o /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel0 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.compgen.tcl 
INFO-FLOW: Found component kernel0_mux_83_32_1_1.
INFO-FLOW: Append model kernel0_mux_83_32_1_1
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_trans] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component kernel0_A_IO_L2_in_local_A_ping_V.
INFO-FLOW: Append model kernel0_A_IO_L2_in_local_A_ping_V
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans_boundary] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_trans] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans_boundary] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Found component kernel0_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model kernel0_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component kernel0_PE_local_C.
INFO-FLOW: Append model kernel0_PE_local_C
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [PE_wrapper7] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper8] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper9] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in10] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [A_PE_dummy_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [B_PE_dummy_in11] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [B_PE_dummy_in] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper12] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.compgen.tcl 
INFO-FLOW: Found component kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V.
INFO-FLOW: Append model kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper13] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_boundary] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_serialize] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0] ... 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component kernel0_fifo_w64_d12_S.
INFO-FLOW: Append model kernel0_fifo_w64_d12_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w256_d2_S.
INFO-FLOW: Append model kernel0_fifo_w256_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w16_d2_S.
INFO-FLOW: Append model kernel0_fifo_w16_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w16_d2_S.
INFO-FLOW: Append model kernel0_fifo_w16_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w16_d2_S.
INFO-FLOW: Append model kernel0_fifo_w16_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w16_d2_S.
INFO-FLOW: Append model kernel0_fifo_w16_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_start_for_A_IO_L3_in_U0.
INFO-FLOW: Append model kernel0_start_for_A_IO_L3_in_U0
INFO-FLOW: Found component kernel0_start_for_A_IO_L2_in_U0.
INFO-FLOW: Append model kernel0_start_for_A_IO_L2_in_U0
INFO-FLOW: Found component kernel0_start_for_A_IO_L2_in_boundary_U0.
INFO-FLOW: Append model kernel0_start_for_A_IO_L2_in_boundary_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper7_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper7_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper9_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper9_U0
INFO-FLOW: Found component kernel0_start_for_B_IO_L3_in_U0.
INFO-FLOW: Append model kernel0_start_for_B_IO_L3_in_U0
INFO-FLOW: Found component kernel0_start_for_B_IO_L2_in_U0.
INFO-FLOW: Append model kernel0_start_for_B_IO_L2_in_U0
INFO-FLOW: Found component kernel0_start_for_B_IO_L2_in_boundary_U0.
INFO-FLOW: Append model kernel0_start_for_B_IO_L2_in_boundary_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper8_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper8_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper_U0
INFO-FLOW: Found component kernel0_start_for_A_PE_dummy_in10_U0.
INFO-FLOW: Append model kernel0_start_for_A_PE_dummy_in10_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_wrapper_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
INFO-FLOW: Found component kernel0_start_for_B_PE_dummy_in11_U0.
INFO-FLOW: Append model kernel0_start_for_B_PE_dummy_in11_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0
INFO-FLOW: Found component kernel0_start_for_A_PE_dummy_in_U0.
INFO-FLOW: Append model kernel0_start_for_A_PE_dummy_in_U0
INFO-FLOW: Found component kernel0_start_for_B_PE_dummy_in_U0.
INFO-FLOW: Append model kernel0_start_for_B_PE_dummy_in_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L2_out_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L2_out_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L2_out_boundary_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L2_out_boundary_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L3_out_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L3_out_U0
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: Append model A_IO_L3_in_serialize
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3
INFO-FLOW: Append model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2
INFO-FLOW: Append model A_IO_L2_in_inter_trans
INFO-FLOW: Append model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI
INFO-FLOW: Append model A_IO_L2_in_intra_trans
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_trans_boundary
INFO-FLOW: Append model A_IO_L2_in_boundary
INFO-FLOW: Append model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1
INFO-FLOW: Append model B_IO_L3_in_serialize
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3
INFO-FLOW: Append model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2
INFO-FLOW: Append model B_IO_L2_in_inter_trans
INFO-FLOW: Append model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V
INFO-FLOW: Append model B_IO_L2_in_intra_trans
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_trans_boundary
INFO-FLOW: Append model B_IO_L2_in_boundary
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_wrapper7
INFO-FLOW: Append model PE_wrapper8
INFO-FLOW: Append model PE_wrapper9
INFO-FLOW: Append model PE_wrapper
INFO-FLOW: Append model A_PE_dummy_in10
INFO-FLOW: Append model A_PE_dummy_in
INFO-FLOW: Append model B_PE_dummy_in11
INFO-FLOW: Append model B_PE_dummy_in
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper12
INFO-FLOW: Append model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s
INFO-FLOW: Append model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3
INFO-FLOW: Append model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper13
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper
INFO-FLOW: Append model C_drain_IO_L2_out_boundary
INFO-FLOW: Append model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS
INFO-FLOW: Append model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11
INFO-FLOW: Append model C_drain_IO_L3_out_serialize
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_mux_83_32_1_1 kernel0_flow_control_loop_pipe_sequential_init kernel0_A_IO_L2_in_local_A_ping_V kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_mac_muladd_16s_16s_16ns_16_4_1 kernel0_PE_local_C kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_fifo_w64_d12_S kernel0_fifo_w256_d2_S kernel0_fifo_w256_d2_S kernel0_fifo_w256_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w256_d2_S kernel0_fifo_w256_d2_S kernel0_fifo_w256_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w16_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w16_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w16_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w16_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_start_for_A_IO_L3_in_U0 kernel0_start_for_A_IO_L2_in_U0 kernel0_start_for_A_IO_L2_in_boundary_U0 kernel0_start_for_PE_wrapper7_U0 kernel0_start_for_PE_wrapper9_U0 kernel0_start_for_B_IO_L3_in_U0 kernel0_start_for_B_IO_L2_in_U0 kernel0_start_for_B_IO_L2_in_boundary_U0 kernel0_start_for_PE_wrapper8_U0 kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0 kernel0_start_for_PE_wrapper_U0 kernel0_start_for_A_PE_dummy_in10_U0 kernel0_start_for_C_drain_IO_L1_out_wrapper_U0 kernel0_start_for_B_PE_dummy_in11_U0 kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0 kernel0_start_for_A_PE_dummy_in_U0 kernel0_start_for_B_PE_dummy_in_U0 kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0 kernel0_start_for_C_drain_IO_L2_out_U0 kernel0_start_for_C_drain_IO_L2_out_boundary_U0 kernel0_start_for_C_drain_IO_L3_out_U0 kernel0_control_s_axi kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi entry_proc A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1 B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper7 PE_wrapper8 PE_wrapper9 PE_wrapper A_PE_dummy_in10 A_PE_dummy_in B_PE_dummy_in11 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1 C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper12 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper13 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Generating /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_mux_83_32_1_1
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_A_IO_L2_in_local_A_ping_V
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model kernel0_PE_local_C
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_fifo_w64_d12_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w256_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w16_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w16_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w16_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w16_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_start_for_A_IO_L3_in_U0
INFO-FLOW: To file: write model kernel0_start_for_A_IO_L2_in_U0
INFO-FLOW: To file: write model kernel0_start_for_A_IO_L2_in_boundary_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper7_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper9_U0
INFO-FLOW: To file: write model kernel0_start_for_B_IO_L3_in_U0
INFO-FLOW: To file: write model kernel0_start_for_B_IO_L2_in_U0
INFO-FLOW: To file: write model kernel0_start_for_B_IO_L2_in_boundary_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper8_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper_U0
INFO-FLOW: To file: write model kernel0_start_for_A_PE_dummy_in10_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
INFO-FLOW: To file: write model kernel0_start_for_B_PE_dummy_in11_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0
INFO-FLOW: To file: write model kernel0_start_for_A_PE_dummy_in_U0
INFO-FLOW: To file: write model kernel0_start_for_B_PE_dummy_in_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L2_out_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L2_out_boundary_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L3_out_U0
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: To file: write model A_IO_L3_in_serialize
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans
INFO-FLOW: To file: write model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI
INFO-FLOW: To file: write model A_IO_L2_in_intra_trans
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans_boundary
INFO-FLOW: To file: write model A_IO_L2_in_boundary
INFO-FLOW: To file: write model B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1
INFO-FLOW: To file: write model B_IO_L3_in_serialize
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans
INFO-FLOW: To file: write model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V
INFO-FLOW: To file: write model B_IO_L2_in_intra_trans
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans_boundary
INFO-FLOW: To file: write model B_IO_L2_in_boundary
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_wrapper7
INFO-FLOW: To file: write model PE_wrapper8
INFO-FLOW: To file: write model PE_wrapper9
INFO-FLOW: To file: write model PE_wrapper
INFO-FLOW: To file: write model A_PE_dummy_in10
INFO-FLOW: To file: write model A_PE_dummy_in
INFO-FLOW: To file: write model B_PE_dummy_in11
INFO-FLOW: To file: write model B_PE_dummy_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper12
INFO-FLOW: To file: write model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s
INFO-FLOW: To file: write model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3
INFO-FLOW: To file: write model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper13
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper
INFO-FLOW: To file: write model C_drain_IO_L2_out_boundary
INFO-FLOW: To file: write model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS
INFO-FLOW: To file: write model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11
INFO-FLOW: To file: write model C_drain_IO_L3_out_serialize
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Generating /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/vlog' tclDir='/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db' modelList='kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_mux_83_32_1_1
kernel0_flow_control_loop_pipe_sequential_init
kernel0_A_IO_L2_in_local_A_ping_V
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_mac_muladd_16s_16s_16ns_16_4_1
kernel0_PE_local_C
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_fifo_w64_d12_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_start_for_A_IO_L3_in_U0
kernel0_start_for_A_IO_L2_in_U0
kernel0_start_for_A_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper7_U0
kernel0_start_for_PE_wrapper9_U0
kernel0_start_for_B_IO_L3_in_U0
kernel0_start_for_B_IO_L2_in_U0
kernel0_start_for_B_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper8_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0
kernel0_start_for_PE_wrapper_U0
kernel0_start_for_A_PE_dummy_in10_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
kernel0_start_for_B_PE_dummy_in11_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0
kernel0_start_for_A_PE_dummy_in_U0
kernel0_start_for_B_PE_dummy_in_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
kernel0_start_for_C_drain_IO_L2_out_U0
kernel0_start_for_C_drain_IO_L2_out_boundary_U0
kernel0_start_for_C_drain_IO_L3_out_U0
kernel0_control_s_axi
kernel0_gmem_A_m_axi
kernel0_gmem_B_m_axi
kernel0_gmem_C_m_axi
entry_proc
A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1
A_IO_L3_in_serialize
A_IO_L3_in
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2
A_IO_L2_in_inter_trans
A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI
A_IO_L2_in_intra_trans
A_IO_L2_in
A_IO_L2_in_inter_trans_boundary
A_IO_L2_in_boundary
B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1
B_IO_L3_in_serialize
B_IO_L3_in
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2
B_IO_L2_in_inter_trans
B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V
B_IO_L2_in_intra_trans
B_IO_L2_in
B_IO_L2_in_inter_trans_boundary
B_IO_L2_in_boundary
PE
PE_wrapper7
PE_wrapper8
PE_wrapper9
PE_wrapper
A_PE_dummy_in10
A_PE_dummy_in
B_PE_dummy_in11
B_PE_dummy_in
C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1
C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI
C_drain_IO_L1_out_boundary_wrapper12
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2
C_drain_IO_L1_out
C_drain_IO_L1_out_wrapper13
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
C_drain_IO_L1_out_boundary_wrapper
C_drain_IO_L1_out_wrapper
C_drain_IO_L2_out_boundary
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS
C_drain_IO_L2_out
C_drain_IO_L3_out
C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11
C_drain_IO_L3_out_serialize
kernel0
' expOnly='0'
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'kernel0_A_IO_L2_in_local_A_ping_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'kernel0_PE_local_C_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c_channel_U(kernel0_fifo_w64_d12_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_U(kernel0_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_U(kernel0_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_U(kernel0_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_U(kernel0_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_U(kernel0_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L3_out_serialize_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L3_in_U0_U(kernel0_start_for_A_IO_L3_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2_in_U0_U(kernel0_start_for_A_IO_L2_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2_in_boundary_U0_U(kernel0_start_for_A_IO_L2_in_boundary_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper7_U0_U(kernel0_start_for_PE_wrapper7_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper9_U0_U(kernel0_start_for_PE_wrapper9_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L3_in_U0_U(kernel0_start_for_B_IO_L3_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2_in_U0_U(kernel0_start_for_B_IO_L2_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2_in_boundary_U0_U(kernel0_start_for_B_IO_L2_in_boundary_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper8_U0_U(kernel0_start_for_PE_wrapper8_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_wrapper13_U0_U(kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper_U0_U(kernel0_start_for_PE_wrapper_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_PE_dummy_in10_U0_U(kernel0_start_for_A_PE_dummy_in10_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_wrapper_U0_U(kernel0_start_for_C_drain_IO_L1_out_wrapper_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_PE_dummy_in11_U0_U(kernel0_start_for_B_PE_dummy_in11_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_boundary_wrapper12_U0_U(kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_PE_dummy_in_U0_U(kernel0_start_for_A_PE_dummy_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_PE_dummy_in_U0_U(kernel0_start_for_B_PE_dummy_in_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_boundary_wrapper_U0_U(kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L2_out_U0_U(kernel0_start_for_C_drain_IO_L2_out_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L2_out_boundary_U0_U(kernel0_start_for_C_drain_IO_L2_out_boundary_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L3_out_U0_U(kernel0_start_for_C_drain_IO_L3_out_U0)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 1.75 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.46 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.62 seconds; current allocated memory: 952.820 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name A_IO_L3_in_serialize
INFO-FLOW: No bind nodes found for module_name A_IO_L2_in_intra_trans
INFO-FLOW: No bind nodes found for module_name B_IO_L3_in_serialize
INFO-FLOW: No bind nodes found for module_name B_IO_L2_in_intra_trans
INFO-FLOW: No bind nodes found for module_name PE_wrapper7
INFO-FLOW: No bind nodes found for module_name PE_wrapper8
INFO-FLOW: No bind nodes found for module_name PE_wrapper9
INFO-FLOW: No bind nodes found for module_name PE_wrapper
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_wrapper13
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_wrapper
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L3_out_serialize
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -disable_deadlock_detection 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_mux_83_32_1_1
kernel0_flow_control_loop_pipe_sequential_init
kernel0_A_IO_L2_in_local_A_ping_V
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_mac_muladd_16s_16s_16ns_16_4_1
kernel0_PE_local_C
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_C_drain_IO_L1_out_boundary_wrapper12_local_C_V
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_fifo_w64_d12_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w256_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w16_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_start_for_A_IO_L3_in_U0
kernel0_start_for_A_IO_L2_in_U0
kernel0_start_for_A_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper7_U0
kernel0_start_for_PE_wrapper9_U0
kernel0_start_for_B_IO_L3_in_U0
kernel0_start_for_B_IO_L2_in_U0
kernel0_start_for_B_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper8_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper13_U0
kernel0_start_for_PE_wrapper_U0
kernel0_start_for_A_PE_dummy_in10_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
kernel0_start_for_B_PE_dummy_in11_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper12_U0
kernel0_start_for_A_PE_dummy_in_U0
kernel0_start_for_B_PE_dummy_in_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
kernel0_start_for_C_drain_IO_L2_out_U0
kernel0_start_for_C_drain_IO_L2_out_boundary_U0
kernel0_start_for_C_drain_IO_L3_out_U0
kernel0_control_s_axi
kernel0_gmem_A_m_axi
kernel0_gmem_B_m_axi
kernel0_gmem_C_m_axi
entry_proc
A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1
A_IO_L3_in_serialize
A_IO_L3_in
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2
A_IO_L2_in_inter_trans
A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI
A_IO_L2_in_intra_trans
A_IO_L2_in
A_IO_L2_in_inter_trans_boundary
A_IO_L2_in_boundary
B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1
B_IO_L3_in_serialize
B_IO_L3_in
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2
B_IO_L2_in_inter_trans
B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V
B_IO_L2_in_intra_trans
B_IO_L2_in
B_IO_L2_in_inter_trans_boundary
B_IO_L2_in_boundary
PE
PE_wrapper7
PE_wrapper8
PE_wrapper9
PE_wrapper
A_PE_dummy_in10
A_PE_dummy_in
B_PE_dummy_in11
B_PE_dummy_in
C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1
C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI
C_drain_IO_L1_out_boundary_wrapper12
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2
C_drain_IO_L1_out
C_drain_IO_L1_out_wrapper13
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
C_drain_IO_L1_out_boundary_wrapper
C_drain_IO_L1_out_wrapper
C_drain_IO_L2_out_boundary
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS
C_drain_IO_L2_out
C_drain_IO_L3_out
C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11
C_drain_IO_L3_out_serialize
kernel0
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper7.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper8.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper9.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/PE_wrapper.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in10.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in11.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper12.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper13.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         sc_get_clocks kernel0 
Execute         source /home/jiaqiyin/autosa_output/autosa_output/mm_int16/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.12 seconds; current allocated memory: 964.735 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Execute         syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 27.55 sec.
Command     csynth_design done; 45.19 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42.63 seconds. CPU system time: 2.54 seconds. Elapsed time: 45.19 seconds; current allocated memory: 964.722 MB.
Execute     cleanup_all 
