Analysis & Synthesis report for chip1
Wed Feb 05 14:55:37 2025
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Feb 05 14:55:37 2025      ;
; Quartus II 64-Bit Version       ; 15.0.2 Build 153 07/15/2015 SJ Web Edition ;
; Revision Name                   ; chip1                                      ;
; Top-level Entity Name           ; compteurN                                  ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 16                                         ;
; Total pins                      ; 19                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; compteurN          ; chip1              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+---------------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type       ; File Name with Absolute Path                                         ; Library ;
+---------------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+
; ../../IP_Frequencemetre/compteurN.vhd ; yes             ; User VHDL File  ; C:/Users/asad1/OneDrive/Desktop/FPGA/IP_Frequencemetre/compteurN.vhd ;         ;
+---------------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 15        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 25        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 4         ;
;     -- 5 input functions                    ; 6         ;
;     -- 4 input functions                    ; 9         ;
;     -- <=3 input functions                  ; 6         ;
;                                             ;           ;
; Dedicated logic registers                   ; 16        ;
;                                             ;           ;
; I/O pins                                    ; 19        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 16        ;
; Total fan-out                               ; 196       ;
; Average fan-out                             ; 2.48      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |compteurN                 ; 25 (25)           ; 16 (16)      ; 0                 ; 0          ; 19   ; 0            ; |compteurN          ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |compteurN|count_m[0]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |compteurN|count_c[0]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |compteurN|count_d[0]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |compteurN|count_u[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 16                          ;
;     CLR               ; 4                           ;
;     ENA CLR           ; 12                          ;
; arriav_lcell_comb     ; 25                          ;
;     normal            ; 25                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 9                           ;
;         5 data inputs ; 6                           ;
;         6 data inputs ; 4                           ;
; boundary_port         ; 19                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
    Info: Processing started: Wed Feb 05 14:54:53 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off chip1 -c chip1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "de1_blinker.qsys"
Info (12250): 2025.02.05.14:55:04 Progress: Loading sys-on-prog-chip/de1_blinker.qsys
Info (12250): 2025.02.05.14:55:05 Progress: Reading input file
Info (12250): 2025.02.05.14:55:05 Progress: Adding Centaines [altera_avalon_pio 15.0]
Info (12250): 2025.02.05.14:55:05 Progress: Parameterizing module Centaines
Info (12250): 2025.02.05.14:55:05 Progress: Adding Dizaines [altera_avalon_pio 15.0]
Info (12250): 2025.02.05.14:55:05 Progress: Parameterizing module Dizaines
Info (12250): 2025.02.05.14:55:05 Progress: Adding Milliers [altera_avalon_pio 15.0]
Info (12250): 2025.02.05.14:55:05 Progress: Parameterizing module Milliers
Info (12250): 2025.02.05.14:55:05 Progress: Adding Seven_Seg_1 [altera_avalon_pio 15.0]
Info (12250): 2025.02.05.14:55:05 Progress: Parameterizing module Seven_Seg_1
Info (12250): 2025.02.05.14:55:05 Progress: Adding Seven_Seg_2 [altera_avalon_pio 15.0]
Info (12250): 2025.02.05.14:55:05 Progress: Parameterizing module Seven_Seg_2
Info (12250): 2025.02.05.14:55:05 Progress: Adding Seven_Seg_3 [altera_avalon_pio 15.0]
Info (12250): 2025.02.05.14:55:05 Progress: Parameterizing module Seven_Seg_3
Info (12250): 2025.02.05.14:55:05 Progress: Adding Seven_Seg_4 [altera_avalon_pio 15.0]
Info (12250): 2025.02.05.14:55:05 Progress: Parameterizing module Seven_Seg_4
Info (12250): 2025.02.05.14:55:05 Progress: Adding Unites [altera_avalon_pio 15.0]
Info (12250): 2025.02.05.14:55:05 Progress: Parameterizing module Unites
Info (12250): 2025.02.05.14:55:05 Progress: Adding clk_main [clock_source 15.0]
Info (12250): 2025.02.05.14:55:06 Progress: Parameterizing module clk_main
Info (12250): 2025.02.05.14:55:06 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Info (12250): 2025.02.05.14:55:06 Progress: Parameterizing module jtag_uart_0
Info (12250): 2025.02.05.14:55:06 Progress: Adding led [altera_avalon_pio 15.0]
Info (12250): 2025.02.05.14:55:06 Progress: Parameterizing module led
Info (12250): 2025.02.05.14:55:06 Progress: Adding nios2_proc [altera_nios2_qsys 15.0]
Info (12250): 2025.02.05.14:55:06 Progress: Parameterizing module nios2_proc
Info (12250): 2025.02.05.14:55:06 Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Info (12250): 2025.02.05.14:55:06 Progress: Parameterizing module onchip_memory
Info (12250): 2025.02.05.14:55:06 Progress: Adding switcher [altera_avalon_pio 15.0]
Info (12250): 2025.02.05.14:55:06 Progress: Parameterizing module switcher
Info (12250): 2025.02.05.14:55:06 Progress: Adding sysid_1337 [altera_avalon_sysid_qsys 15.0]
Info (12250): 2025.02.05.14:55:07 Progress: Parameterizing module sysid_1337
Info (12250): 2025.02.05.14:55:07 Progress: Building connections
Info (12250): 2025.02.05.14:55:07 Progress: Parameterizing connections
Info (12250): 2025.02.05.14:55:07 Progress: Validating
Info (12250): 2025.02.05.14:55:07 Progress: Done reading input file
Info (12250): De1_blinker.Centaines: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): De1_blinker.Dizaines: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): De1_blinker.Milliers: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): De1_blinker.Unites: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): De1_blinker.nios2_proc: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info (12250): De1_blinker.switcher: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): De1_blinker.sysid_1337: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): De1_blinker.sysid_1337: Time stamp will be automatically updated when this component is generated.
Warning (12251): De1_blinker.Milliers: Milliers.external_connection must be exported, or connected to a matching conduit.
Info (12250): De1_blinker: Generating de1_blinker "de1_blinker" for QUARTUS_SYNTH
Info (12250): Centaines: Starting RTL generation for module 'de1_blinker_Centaines'
Info (12250): Centaines:   Generation command is [exec C:/programs_2/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/programs_2/altera/15.0/quartus/bin64/perl/lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/europa -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de1_blinker_Centaines --dir=C:/Users/asad1/AppData/Local/Temp/alt0124_8528897911290212242.dir/0001_Centaines_gen/ --quartus_dir=C:/programs_2/altera/15.0/quartus --verilog --config=C:/Users/asad1/AppData/Local/Temp/alt0124_8528897911290212242.dir/0001_Centaines_gen//de1_blinker_Centaines_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Centaines: Done RTL generation for module 'de1_blinker_Centaines'
Info (12250): Centaines: "de1_blinker" instantiated altera_avalon_pio "Centaines"
Info (12250): Seven_Seg_1: Starting RTL generation for module 'de1_blinker_Seven_Seg_1'
Info (12250): Seven_Seg_1:   Generation command is [exec C:/programs_2/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/programs_2/altera/15.0/quartus/bin64/perl/lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/europa -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de1_blinker_Seven_Seg_1 --dir=C:/Users/asad1/AppData/Local/Temp/alt0124_8528897911290212242.dir/0002_Seven_Seg_1_gen/ --quartus_dir=C:/programs_2/altera/15.0/quartus --verilog --config=C:/Users/asad1/AppData/Local/Temp/alt0124_8528897911290212242.dir/0002_Seven_Seg_1_gen//de1_blinker_Seven_Seg_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Seven_Seg_1: Done RTL generation for module 'de1_blinker_Seven_Seg_1'
Info (12250): Seven_Seg_1: "de1_blinker" instantiated altera_avalon_pio "Seven_Seg_1"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'de1_blinker_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/programs_2/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/programs_2/altera/15.0/quartus/bin64/perl/lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/europa -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de1_blinker_jtag_uart_0 --dir=C:/Users/asad1/AppData/Local/Temp/alt0124_8528897911290212242.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/programs_2/altera/15.0/quartus --verilog --config=C:/Users/asad1/AppData/Local/Temp/alt0124_8528897911290212242.dir/0003_jtag_uart_0_gen//de1_blinker_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'de1_blinker_jtag_uart_0'
Info (12250): Jtag_uart_0: "de1_blinker" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_proc: Starting RTL generation for module 'de1_blinker_nios2_proc'
Info (12250): Nios2_proc:   Generation command is [exec C:/programs_2/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/programs_2/altera/15.0/quartus/bin64/perl/lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/europa -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin -I C:/programs_2/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/programs_2/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/programs_2/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/programs_2/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/programs_2/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=de1_blinker_nios2_proc --dir=C:/Users/asad1/AppData/Local/Temp/alt0124_8528897911290212242.dir/0004_nios2_proc_gen/ --quartus_bindir=C:/programs_2/altera/15.0/quartus/bin64 --verilog --config=C:/Users/asad1/AppData/Local/Temp/alt0124_8528897911290212242.dir/0004_nios2_proc_gen//de1_blinker_nios2_proc_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_proc: # 2025.02.05 14:55:16 (*) Starting Nios II generation
Info (12250): Nios2_proc: # 2025.02.05 14:55:16 (*)   Checking for plaintext license.
Info (12250): Nios2_proc: # 2025.02.05 14:55:17 (*)   Couldn't query license setup in Quartus directory C:/programs_2/altera/15.0/quartus/bin64
Info (12250): Nios2_proc: # 2025.02.05 14:55:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_proc: # 2025.02.05 14:55:17 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2_proc: # 2025.02.05 14:55:17 (*)   Plaintext license not found.
Info (12250): Nios2_proc: # 2025.02.05 14:55:17 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_proc: # 2025.02.05 14:55:17 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_proc: # 2025.02.05 14:55:17 (*)   Creating all objects for CPU
Info (12250): Nios2_proc: # 2025.02.05 14:55:18 (*)   Generating RTL from CPU objects
Info (12250): Nios2_proc: # 2025.02.05 14:55:18 (*)   Creating plain-text RTL
Info (12250): Nios2_proc: # 2025.02.05 14:55:19 (*) Done Nios II generation
Info (12250): Nios2_proc: Done RTL generation for module 'de1_blinker_nios2_proc'
Info (12250): Nios2_proc: "de1_blinker" instantiated altera_nios2_qsys "nios2_proc"
Info (12250): Onchip_memory: Starting RTL generation for module 'de1_blinker_onchip_memory'
Info (12250): Onchip_memory:   Generation command is [exec C:/programs_2/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/programs_2/altera/15.0/quartus/bin64/perl/lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/europa -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de1_blinker_onchip_memory --dir=C:/Users/asad1/AppData/Local/Temp/alt0124_8528897911290212242.dir/0005_onchip_memory_gen/ --quartus_dir=C:/programs_2/altera/15.0/quartus --verilog --config=C:/Users/asad1/AppData/Local/Temp/alt0124_8528897911290212242.dir/0005_onchip_memory_gen//de1_blinker_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory: Done RTL generation for module 'de1_blinker_onchip_memory'
Info (12250): Onchip_memory: "de1_blinker" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info (12250): Sysid_1337: "de1_blinker" instantiated altera_avalon_sysid_qsys "sysid_1337"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "de1_blinker" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "de1_blinker" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "de1_blinker" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_proc_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_proc_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_proc_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_proc_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): De1_blinker: Done "de1_blinker" with 28 modules, 42 files
Info (12249): Finished elaborating Qsys system entity "de1_blinker.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /users/asad1/onedrive/desktop/fpga/ip_frequencemetre/compteurn.vhd
    Info (12022): Found design unit 1: compteurN-myarchitecture
    Info (12023): Found entity 1: compteurN
Info (12021): Found 2 design units, including 1 entities, in source file /users/asad1/onedrive/desktop/fpga/ip_frequencemetre/compt_latch.vhd
    Info (12022): Found design unit 1: compt_latch-behav
    Info (12023): Found entity 1: compt_latch
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/de1_blinker.v
    Info (12023): Found entity 1: de1_blinker
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de1_blinker/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_centaines.v
    Info (12023): Found entity 1: de1_blinker_Centaines
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_seven_seg_1.v
    Info (12023): Found entity 1: de1_blinker_Seven_Seg_1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_irq_mapper.sv
    Info (12023): Found entity 1: de1_blinker_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_jtag_uart_0.v
    Info (12023): Found entity 1: de1_blinker_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: de1_blinker_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: de1_blinker_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: de1_blinker_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: de1_blinker_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0.v
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_cmd_mux_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: de1_blinker_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: de1_blinker_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: de1_blinker_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: de1_blinker_mm_interconnect_0_router_004
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: de1_blinker_mm_interconnect_0_rsp_mux_001
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_nios2_proc.v
    Info (12023): Found entity 1: de1_blinker_nios2_proc_register_bank_a_module
    Info (12023): Found entity 2: de1_blinker_nios2_proc_register_bank_b_module
    Info (12023): Found entity 3: de1_blinker_nios2_proc_nios2_oci_debug
    Info (12023): Found entity 4: de1_blinker_nios2_proc_ociram_sp_ram_module
    Info (12023): Found entity 5: de1_blinker_nios2_proc_nios2_ocimem
    Info (12023): Found entity 6: de1_blinker_nios2_proc_nios2_avalon_reg
    Info (12023): Found entity 7: de1_blinker_nios2_proc_nios2_oci_break
    Info (12023): Found entity 8: de1_blinker_nios2_proc_nios2_oci_xbrk
    Info (12023): Found entity 9: de1_blinker_nios2_proc_nios2_oci_dbrk
    Info (12023): Found entity 10: de1_blinker_nios2_proc_nios2_oci_itrace
    Info (12023): Found entity 11: de1_blinker_nios2_proc_nios2_oci_td_mode
    Info (12023): Found entity 12: de1_blinker_nios2_proc_nios2_oci_dtrace
    Info (12023): Found entity 13: de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: de1_blinker_nios2_proc_nios2_oci_fifo
    Info (12023): Found entity 17: de1_blinker_nios2_proc_nios2_oci_pib
    Info (12023): Found entity 18: de1_blinker_nios2_proc_nios2_oci_im
    Info (12023): Found entity 19: de1_blinker_nios2_proc_nios2_performance_monitors
    Info (12023): Found entity 20: de1_blinker_nios2_proc_nios2_oci
    Info (12023): Found entity 21: de1_blinker_nios2_proc
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_nios2_proc_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: de1_blinker_nios2_proc_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_nios2_proc_jtag_debug_module_tck.v
    Info (12023): Found entity 1: de1_blinker_nios2_proc_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: de1_blinker_nios2_proc_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_nios2_proc_oci_test_bench.v
    Info (12023): Found entity 1: de1_blinker_nios2_proc_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_nios2_proc_test_bench.v
    Info (12023): Found entity 1: de1_blinker_nios2_proc_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_onchip_memory.v
    Info (12023): Found entity 1: de1_blinker_onchip_memory
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de1_blinker/submodules/de1_blinker_sysid_1337.v
    Info (12023): Found entity 1: de1_blinker_sysid_1337
Info (12127): Elaborating entity "compteurN" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at compteurN.vhd(43): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_agent -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_translator -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity de1_blinker -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity de1_blinker -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity de1_blinker -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity de1_blinker -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME de1_blinker HAS_SOPCINFO 1 GENERATION_ID 1738763708" -entity de1_blinker -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_Centaines" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity de1_blinker_Centaines -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_Centaines -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_Centaines -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_Seven_Seg_1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity de1_blinker_Seven_Seg_1 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_Seven_Seg_1 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_Seven_Seg_1 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity de1_blinker_irq_mapper -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_irq_mapper -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_irq_mapper -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_jtag_uart_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity de1_blinker_jtag_uart_0 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_jtag_uart_0 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_jtag_uart_0 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity de1_blinker_mm_interconnect_0 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity de1_blinker_mm_interconnect_0_avalon_st_adapter -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_avalon_st_adapter -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_avalon_st_adapter -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity de1_blinker_mm_interconnect_0_cmd_demux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_cmd_demux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_cmd_demux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity de1_blinker_mm_interconnect_0_cmd_demux_001 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_cmd_demux_001 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_cmd_demux_001 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity de1_blinker_mm_interconnect_0_cmd_mux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_cmd_mux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_cmd_mux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity de1_blinker_mm_interconnect_0_cmd_mux_002 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_cmd_mux_002 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_cmd_mux_002 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de1_blinker_mm_interconnect_0_router -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_router -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_router -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de1_blinker_mm_interconnect_0_router_001 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_router_001 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_router_001 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de1_blinker_mm_interconnect_0_router_002 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_router_002 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_router_002 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_router_004" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de1_blinker_mm_interconnect_0_router_004 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_router_004 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_router_004 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity de1_blinker_mm_interconnect_0_rsp_demux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_rsp_demux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_rsp_demux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity de1_blinker_mm_interconnect_0_rsp_mux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_rsp_mux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_rsp_mux -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity de1_blinker_mm_interconnect_0_rsp_mux_001 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_mm_interconnect_0_rsp_mux_001 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_mm_interconnect_0_rsp_mux_001 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_nios2_proc" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity de1_blinker_nios2_proc -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_nios2_proc -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_nios2_proc -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_onchip_memory" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity de1_blinker_onchip_memory -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_onchip_memory -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_onchip_memory -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Warning (20013): Ignored assignments for entity "de1_blinker_sysid_1337" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity de1_blinker_sysid_1337 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de1_blinker_sysid_1337 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de1_blinker_sysid_1337 -qip "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/de1_blinker/de1_blinker.qip" -library de1_blinker was ignored
Info (144001): Generated suppressed messages file C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/output_files/chip1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 44 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 25 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 4914 megabytes
    Info: Processing ended: Wed Feb 05 14:55:37 2025
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/output_files/chip1.map.smsg.


