// Seed: 1701582925
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output wand id_5
    , id_17,
    output wand id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    output tri0 id_11,
    input supply1 id_12,
    input wor id_13,
    output wor id_14,
    input supply1 id_15
);
  assign id_17 = 1'b0;
  wire id_18;
  wire id_19, id_20;
  wire id_21;
  id_22(
      .id_0(1)
  );
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output wor id_2,
    input wire id_3,
    input wand id_4,
    output supply0 id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input uwire id_9
    , id_18,
    output supply1 id_10,
    input wand id_11,
    input wor id_12,
    output supply0 id_13,
    input uwire id_14,
    inout supply0 id_15,
    output tri id_16
);
  module_0(
      id_4,
      id_11,
      id_4,
      id_4,
      id_8,
      id_13,
      id_6,
      id_7,
      id_11,
      id_1,
      id_11,
      id_15,
      id_15,
      id_12,
      id_10,
      id_11
  );
endmodule
