###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Thu Mar 23 01:20:13 2023
#  Design:            minimips
#  Command:           time_design -pre_place
###############################################################
Path 1: MET (3.961 ns) Latch Borrowed Time Check with Pin U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.839
            Slack:=          3.961
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.000    0.200  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.004   0.167    0.367  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.151   0.150    0.517  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2678/Q                           -      B->Q     F     AO221X0         1  0.059   0.367    0.884  
  U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.125   0.155    1.039  
  U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.053   0.000    1.039  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 2: MET (4.209 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.591
            Slack:=          4.209
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.000    0.200  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.004   0.167    0.367  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.151   0.150    0.517  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2681/Q                           -      A->Q     F     OR2X1           1  0.059   0.136    0.653  
  U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     F     OR2X1           1  0.050   0.137    0.791  
  U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        F     DLLQX1          1  0.053   0.000    0.791  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 3: MET (4.326 ns) Latch Borrowed Time Check with Pin RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.475
            Slack:=          4.326
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  ram_ack                            -      ram_ack  F     (arrival)       6  0.003   0.000    0.200  
  ram_ack                            -      -        -     (net)           6      -       -        -  
  g2733/Q                            -      C->Q     F     OA21X0          3  0.004   0.167    0.367  
  n_144                              -      -        -     (net)           3      -       -        -  
  g2682/Q                            -      B->Q     F     OR2X1           1  0.151   0.170    0.537  
  U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     F     OR2X1           1  0.050   0.137    0.674  
  RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        F     DLLQX1          1  0.053   0.000    0.674  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clock                               -      clock  F     (arrival)     151  0.000       -    5.000  
  RC_CG_DECLONE_HIER_INST/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                               -      -      -     (net)         151      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 4: MET (4.446 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.354
            Slack:=          4.446
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.000    0.200  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2680/Q                           -      A->Q     F     AO31X1          1  0.004   0.214    0.414  
  U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     F     OR2X1           1  0.060   0.140    0.554  
  U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        F     DLLQX1          1  0.053   0.000    0.554  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 5: MET (4.510 ns) Latch Borrowed Time Check with Pin U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.290
            Slack:=          4.510
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.000    0.200  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2926/Q                           -      B->Q     R     ON21X1          1  0.004   0.095    0.295  
  stop_all                          -      -        -     (net)           1      -       -        -  
  U3_di_g7405/Q                     -      A->Q     F     NA2X1           1  0.197   0.045    0.340  
  U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     F     OR2X1           1  0.106   0.150    0.490  
  U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        F     DLLQX1          1  0.053   0.000    0.490  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U3_di_RC_CG_HIER_INST4/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 6: MET (9.361 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.361
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[3]                   -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                   -      -            -     (net)           2      -       -        -  
  g2658/Q                       -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_525                         -      -            -     (net)           3      -       -        -  
  g2511/Q                       -      A->Q         R     AN22X1          1  0.081   0.123    0.443  
  n_526                         -      -            -     (net)           1      -       -        -  
  g2344/Q                       -      A->Q         F     NO2X1           1  0.174   0.045    0.488  
  n_535                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/D  -      D            F     DFRQX1          1  0.174   0.000    0.488  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 7: MET (9.361 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.361
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[4]                   -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                   -      -            -     (net)           2      -       -        -  
  g2657/Q                       -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_523                         -      -            -     (net)           3      -       -        -  
  g2512/Q                       -      A->Q         R     AN22X1          1  0.081   0.123    0.443  
  n_524                         -      -            -     (net)           1      -       -        -  
  g2345/Q                       -      A->Q         F     NO2X1           1  0.174   0.045    0.488  
  n_536                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[4]/D  -      D            F     DFRQX1          1  0.174   0.000    0.488  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[4]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 8: MET (9.361 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.361
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[2]                   -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                   -      -            -     (net)           2      -       -        -  
  g2661/Q                       -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_527                         -      -            -     (net)           3      -       -        -  
  g2508/Q                       -      A->Q         R     AN22X1          1  0.081   0.123    0.443  
  n_528                         -      -            -     (net)           1      -       -        -  
  g2340/Q                       -      A->Q         F     NO2X1           1  0.174   0.045    0.488  
  n_537                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/D  -      D            F     DFRQX1          1  0.174   0.000    0.488  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 9: MET (9.362 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[28]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.362
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[28]                   -      ram_data[28]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[28]                   -      -             -     (net)           2      -       -        -  
  g2663/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_204                          -      -             -     (net)           3      -       -        -  
  g2506/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_205                          -      -             -     (net)           1      -       -        -  
  g2339/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_240                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/D  -      D             F     DFRQX1          1  0.169   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 10: MET (9.362 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[26]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.362
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[26]                   -      ram_data[26]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[26]                   -      -             -     (net)           2      -       -        -  
  g2665/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_208                          -      -             -     (net)           3      -       -        -  
  g2504/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_209                          -      -             -     (net)           1      -       -        -  
  g2337/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_241                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/D  -      D             F     DFRQX1          1  0.169   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 11: MET (9.362 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[18]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.362
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[18]                   -      ram_data[18]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[18]                   -      -             -     (net)           2      -       -        -  
  g2674/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_224                          -      -             -     (net)           3      -       -        -  
  g2495/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_225                          -      -             -     (net)           1      -       -        -  
  g2328/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_248                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/D  -      D             F     DFRQX1          1  0.169   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 12: MET (9.362 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[29]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.362
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[29]                   -      ram_data[29]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[29]                   -      -             -     (net)           2      -       -        -  
  g2662/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_202                          -      -             -     (net)           3      -       -        -  
  g2507/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_203                          -      -             -     (net)           1      -       -        -  
  g2341/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_247                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/D  -      D             F     DFRQX1          1  0.169   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 13: MET (9.362 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[24]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.362
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[24]                   -      ram_data[24]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[24]                   -      -             -     (net)           2      -       -        -  
  g2667/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_212                          -      -             -     (net)           3      -       -        -  
  g2502/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_213                          -      -             -     (net)           1      -       -        -  
  g2335/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_236                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/D  -      D             F     DFRQX1          1  0.169   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 14: MET (9.362 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[21]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.362
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[21]                   -      ram_data[21]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[21]                   -      -             -     (net)           2      -       -        -  
  g2670/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_218                          -      -             -     (net)           3      -       -        -  
  g2499/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_219                          -      -             -     (net)           1      -       -        -  
  g2332/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_245                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/D  -      D             F     DFRQX1          1  0.169   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 15: MET (9.362 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[27]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.362
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[27]                   -      ram_data[27]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[27]                   -      -             -     (net)           2      -       -        -  
  g2664/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_180                          -      -             -     (net)           3      -       -        -  
  g2505/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_181                          -      -             -     (net)           1      -       -        -  
  g2338/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_260                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/D  -      D             F     DFRQX1          1  0.169   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 16: MET (9.362 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[30]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.362
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[30]                   -      ram_data[30]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[30]                   -      -             -     (net)           2      -       -        -  
  g2660/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_200                          -      -             -     (net)           3      -       -        -  
  g2509/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_201                          -      -             -     (net)           1      -       -        -  
  g2342/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_238                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/D  -      D             F     DFRQX1          1  0.169   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 17: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[31]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[31]                   -      ram_data[31]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[31]                   -      -             -     (net)           2      -       -        -  
  g2659/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_198                          -      -             -     (net)           3      -       -        -  
  g2510/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_199                          -      -             -     (net)           1      -       -        -  
  g2343/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_235                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/D  -      D             F     DFRQX1          1  0.142   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 18: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[20]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[20]                   -      ram_data[20]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]                   -      -             -     (net)           2      -       -        -  
  g2671/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_220                          -      -             -     (net)           3      -       -        -  
  g2498/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_221                          -      -             -     (net)           1      -       -        -  
  g2331/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_246                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/D  -      D             F     DFRQX1          1  0.142   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 19: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[11]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[11]                   -      ram_data[11]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[11]                   -      -             -     (net)           2      -       -        -  
  g2953/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_232                          -      -             -     (net)           3      -       -        -  
  g2490/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_233                          -      -             -     (net)           1      -       -        -  
  g2324/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_237                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/D  -      D             F     DFRQX1          1  0.142   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 20: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[13]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[13]                   -      ram_data[13]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[13]                   -      -             -     (net)           2      -       -        -  
  g2954/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_230                          -      -             -     (net)           3      -       -        -  
  g2492/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_231                          -      -             -     (net)           1      -       -        -  
  g2325/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_239                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/D  -      D             F     DFRQX1          1  0.142   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 21: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[22]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[22]                   -      ram_data[22]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[22]                   -      -             -     (net)           2      -       -        -  
  g2669/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_216                          -      -             -     (net)           3      -       -        -  
  g2500/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_217                          -      -             -     (net)           1      -       -        -  
  g2333/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_244                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/D  -      D             F     DFRQX1          1  0.142   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 22: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[17]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[17]                   -      ram_data[17]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                   -      -             -     (net)           2      -       -        -  
  g2675/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_228                          -      -             -     (net)           3      -       -        -  
  g2493/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_229                          -      -             -     (net)           1      -       -        -  
  g2327/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_249                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/D  -      D             F     DFRQX1          1  0.142   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 23: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[25]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[25]                   -      ram_data[25]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[25]                   -      -             -     (net)           2      -       -        -  
  g2666/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_210                          -      -             -     (net)           3      -       -        -  
  g2503/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_211                          -      -             -     (net)           1      -       -        -  
  g2336/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_242                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/D  -      D             F     DFRQX1          1  0.142   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 24: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[16]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[16]                   -      ram_data[16]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[16]                   -      -             -     (net)           2      -       -        -  
  g2676/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_226                          -      -             -     (net)           3      -       -        -  
  g2494/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_227                          -      -             -     (net)           1      -       -        -  
  g2326/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_250                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/D  -      D             F     DFRQX1          1  0.142   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 25: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[19]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[19]                   -      ram_data[19]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]                   -      -             -     (net)           2      -       -        -  
  g2673/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_222                          -      -             -     (net)           3      -       -        -  
  g2496/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_223                          -      -             -     (net)           1      -       -        -  
  g2329/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_234                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/D  -      D             F     DFRQX1          1  0.142   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 26: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[1]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[1]                   -      ram_data[1]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                   -      -            -     (net)           2      -       -        -  
  g2672/Q                       -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_531                         -      -            -     (net)           3      -       -        -  
  g2497/Q                       -      A->Q         R     AN22X1          1  0.081   0.123    0.443  
  n_532                         -      -            -     (net)           1      -       -        -  
  g2330/Q                       -      A->Q         F     NO2X1           1  0.174   0.045    0.488  
  n_538                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/D  -      D            F     DFRQX1          1  0.142   0.000    0.488  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 27: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[0]                   -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                   -      -            -     (net)           2      -       -        -  
  g2655/Q                       -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_533                         -      -            -     (net)           3      -       -        -  
  g2491/Q                       -      A->Q         R     AN22X1          1  0.081   0.123    0.443  
  n_534                         -      -            -     (net)           1      -       -        -  
  g2323/Q                       -      A->Q         F     NO2X1           1  0.174   0.045    0.488  
  n_539                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/D  -      D            F     DFRQX1          1  0.142   0.000    0.488  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 28: MET (9.366 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[23]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.366
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[23]                   -      ram_data[23]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[23]                   -      -             -     (net)           2      -       -        -  
  g2668/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_214                          -      -             -     (net)           3      -       -        -  
  g2501/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_215                          -      -             -     (net)           1      -       -        -  
  g2334/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_243                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/D  -      D             F     DFRQX1          1  0.142   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 29: MET (9.367 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[15]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.367
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[15]                   -      ram_data[15]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[15]                   -      -             -     (net)           2      -       -        -  
  g2980/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_184                          -      -             -     (net)           3      -       -        -  
  g2975/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_185                          -      -             -     (net)           1      -       -        -  
  g2968/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_251                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/D  -      D             F     DFRQX1          1  0.140   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 30: MET (9.367 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[14]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.367
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[14]                   -      ram_data[14]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[14]                   -      -             -     (net)           2      -       -        -  
  g2983/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_190                          -      -             -     (net)           3      -       -        -  
  g2972/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_191                          -      -             -     (net)           1      -       -        -  
  g2963/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_255                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/D  -      D             F     DFRQX1          1  0.140   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 31: MET (9.367 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[7]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.367
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[7]                   -      ram_data[7]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[7]                   -      -            -     (net)           2      -       -        -  
  g2978/Q                       -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_182                         -      -            -     (net)           3      -       -        -  
  g2976/Q                       -      A->Q         R     AN22X1          1  0.081   0.123    0.443  
  n_183                         -      -            -     (net)           1      -       -        -  
  g2966/Q                       -      A->Q         F     NO2X1           1  0.174   0.045    0.488  
  n_258                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/D  -      D            F     DFRQX1          1  0.140   0.000    0.488  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 32: MET (9.367 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[8]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.367
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[8]                   -      ram_data[8]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[8]                   -      -            -     (net)           2      -       -        -  
  g2984/Q                       -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_188                         -      -            -     (net)           3      -       -        -  
  g2973/Q                       -      A->Q         R     AN22X1          1  0.081   0.123    0.443  
  n_189                         -      -            -     (net)           1      -       -        -  
  g2967/Q                       -      A->Q         F     NO2X1           1  0.174   0.045    0.488  
  n_253                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/D  -      D            F     DFRQX1          1  0.140   0.000    0.488  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 33: MET (9.367 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[12]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.367
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[12]                   -      ram_data[12]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[12]                   -      -             -     (net)           2      -       -        -  
  g2982/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_192                          -      -             -     (net)           3      -       -        -  
  g2971/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_193                          -      -             -     (net)           1      -       -        -  
  g2965/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_256                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/D  -      D             F     DFRQX1          1  0.140   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 34: MET (9.367 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[10]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.367
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[10]                   -      ram_data[10]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[10]                   -      -             -     (net)           2      -       -        -  
  g2977/Q                        -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_206                          -      -             -     (net)           3      -       -        -  
  g2970/Q                        -      A->Q          R     AN22X1          1  0.081   0.123    0.443  
  n_207                          -      -             -     (net)           1      -       -        -  
  g2969/Q                        -      A->Q          F     NO2X1           1  0.174   0.045    0.488  
  n_252                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/D  -      D             F     DFRQX1          1  0.140   0.000    0.488  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 35: MET (9.367 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[9]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.367
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[9]                   -      ram_data[9]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[9]                   -      -            -     (net)           2      -       -        -  
  g2979/Q                       -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_186                         -      -            -     (net)           3      -       -        -  
  g2974/Q                       -      A->Q         R     AN22X1          1  0.081   0.123    0.443  
  n_187                         -      -            -     (net)           1      -       -        -  
  g2964/Q                       -      A->Q         F     NO2X1           1  0.174   0.045    0.488  
  n_254                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/D  -      D            F     DFRQX1          1  0.140   0.000    0.488  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 36: MET (9.367 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[5]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.367
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[5]                   -      ram_data[5]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[5]                   -      -            -     (net)           2      -       -        -  
  g2656/Q                       -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_196                         -      -            -     (net)           3      -       -        -  
  g2513/Q                       -      A->Q         R     AN22X1          1  0.081   0.123    0.443  
  n_197                         -      -            -     (net)           1      -       -        -  
  g2346/Q                       -      A->Q         F     NO2X1           1  0.174   0.045    0.488  
  n_257                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[5]/D  -      D            F     DFRQX1          1  0.138   0.000    0.488  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[5]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 37: MET (9.367 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[6]
            Clock:(R) clock
         Endpoint:(F) U5_mem_MEM_data_ecr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.288
            Slack:=          9.367
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[6]                   -      ram_data[6]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[6]                   -      -            -     (net)           2      -       -        -  
  g2677/Q                       -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_194                         -      -            -     (net)           3      -       -        -  
  g2514/Q                       -      A->Q         R     AN22X1          1  0.081   0.123    0.443  
  n_195                         -      -            -     (net)           1      -       -        -  
  g2347/Q                       -      A->Q         F     NO2X1           1  0.174   0.045    0.488  
  n_259                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[6]/D  -      D            F     DFRQX1          1  0.138   0.000    0.488  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[6]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 38: MET (9.382 ns) Setup Check with Pin U2_ei_EI_instr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[6]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.382
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[6]              -      ram_data[6]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[6]              -      -            -     (net)           2      -       -        -  
  g2677/Q                  -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_194                    -      -            -     (net)           3      -       -        -  
  g2446/Q                  -      D->Q         R     AN22X1          1  0.081   0.102    0.422  
  n_261                    -      -            -     (net)           1      -       -        -  
  g2278/Q                  -      A->Q         F     NO2X1           1  0.175   0.045    0.467  
  n_299                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[6]/D  -      D            F     DFRQX1          1  0.174   0.000    0.467  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[6]/C       -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 39: MET (9.382 ns) Setup Check with Pin U2_ei_EI_instr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.382
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[4]              -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]              -      -            -     (net)           2      -       -        -  
  g2657/Q                  -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_523                    -      -            -     (net)           3      -       -        -  
  g2444/Q                  -      D->Q         R     AN22X1          1  0.081   0.102    0.422  
  n_540                    -      -            -     (net)           1      -       -        -  
  g2276/Q                  -      A->Q         F     NO2X1           1  0.175   0.045    0.467  
  n_547                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[4]/D  -      D            F     DFRQX1          1  0.174   0.000    0.467  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[4]/C       -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 40: MET (9.382 ns) Setup Check with Pin U2_ei_EI_instr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.382
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[3]              -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]              -      -            -     (net)           2      -       -        -  
  g2658/Q                  -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_525                    -      -            -     (net)           3      -       -        -  
  g2443/Q                  -      D->Q         R     AN22X1          1  0.081   0.102    0.422  
  n_541                    -      -            -     (net)           1      -       -        -  
  g2275/Q                  -      A->Q         F     NO2X1           1  0.175   0.045    0.467  
  n_548                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[3]/D  -      D            F     DFRQX1          1  0.174   0.000    0.467  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[3]/C       -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 41: MET (9.382 ns) Setup Check with Pin U2_ei_EI_instr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.150
    Required Time:=          9.850
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.382
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[2]              -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]              -      -            -     (net)           2      -       -        -  
  g2661/Q                  -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_527                    -      -            -     (net)           3      -       -        -  
  g2440/Q                  -      D->Q         R     AN22X1          1  0.081   0.102    0.422  
  n_546                    -      -            -     (net)           1      -       -        -  
  g2272/Q                  -      A->Q         F     NO2X1           1  0.175   0.045    0.467  
  n_549                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[2]/D  -      D            F     DFRQX1          1  0.174   0.000    0.467  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[2]/C       -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 42: MET (9.387 ns) Setup Check with Pin U2_ei_EI_instr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[24]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.387
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[24]              -      ram_data[24]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[24]              -      -             -     (net)           2      -       -        -  
  g2667/Q                   -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_212                     -      -             -     (net)           3      -       -        -  
  g2434/Q                   -      D->Q          R     AN22X1          1  0.081   0.102    0.422  
  n_270                     -      -             -     (net)           1      -       -        -  
  g2266/Q                   -      A->Q          F     NO2X1           1  0.175   0.045    0.467  
  n_302                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[24]/D  -      D             F     DFRQX1          1  0.142   0.000    0.467  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[24]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 43: MET (9.387 ns) Setup Check with Pin U2_ei_EI_instr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[30]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.387
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[30]              -      ram_data[30]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[30]              -      -             -     (net)           2      -       -        -  
  g2660/Q                   -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_200                     -      -             -     (net)           3      -       -        -  
  g2441/Q                   -      D->Q          R     AN22X1          1  0.081   0.102    0.422  
  n_264                     -      -             -     (net)           1      -       -        -  
  g2273/Q                   -      A->Q          F     NO2X1           1  0.175   0.045    0.467  
  n_295                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[30]/D  -      D             F     DFRQX1          1  0.142   0.000    0.467  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[30]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 44: MET (9.387 ns) Setup Check with Pin U2_ei_EI_instr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[11]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.387
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[11]              -      ram_data[11]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[11]              -      -             -     (net)           2      -       -        -  
  g2953/Q                   -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_232                     -      -             -     (net)           3      -       -        -  
  g2941/Q                   -      D->Q          R     AN22X1          1  0.081   0.102    0.422  
  n_287                     -      -             -     (net)           1      -       -        -  
  g2934/Q                   -      A->Q          F     NO2X1           1  0.175   0.045    0.467  
  n_314                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[11]/D  -      D             F     DFRQX1          1  0.142   0.000    0.467  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[11]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 45: MET (9.387 ns) Setup Check with Pin U2_ei_EI_instr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[19]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.387
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[19]              -      ram_data[19]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]              -      -             -     (net)           2      -       -        -  
  g2673/Q                   -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_222                     -      -             -     (net)           3      -       -        -  
  g2428/Q                   -      D->Q          R     AN22X1          1  0.081   0.102    0.422  
  n_275                     -      -             -     (net)           1      -       -        -  
  g2260/Q                   -      A->Q          F     NO2X1           1  0.175   0.045    0.467  
  n_296                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[19]/D  -      D             F     DFRQX1          1  0.142   0.000    0.467  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[19]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 46: MET (9.387 ns) Setup Check with Pin U2_ei_EI_instr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[13]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.387
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[13]              -      ram_data[13]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[13]              -      -             -     (net)           2      -       -        -  
  g2954/Q                   -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_230                     -      -             -     (net)           3      -       -        -  
  g2942/Q                   -      D->Q          R     AN22X1          1  0.081   0.102    0.422  
  n_286                     -      -             -     (net)           1      -       -        -  
  g2935/Q                   -      A->Q          F     NO2X1           1  0.175   0.045    0.467  
  n_313                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[13]/D  -      D             F     DFRQX1          1  0.142   0.000    0.467  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[13]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 47: MET (9.387 ns) Setup Check with Pin U2_ei_EI_instr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[22]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.387
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[22]              -      ram_data[22]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[22]              -      -             -     (net)           2      -       -        -  
  g2669/Q                   -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_216                     -      -             -     (net)           3      -       -        -  
  g2432/Q                   -      D->Q          R     AN22X1          1  0.081   0.102    0.422  
  n_272                     -      -             -     (net)           1      -       -        -  
  g2264/Q                   -      A->Q          F     NO2X1           1  0.175   0.045    0.467  
  n_289                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[22]/D  -      D             F     DFRQX1          1  0.142   0.000    0.467  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[22]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 48: MET (9.387 ns) Setup Check with Pin U2_ei_EI_instr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[23]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.387
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[23]              -      ram_data[23]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[23]              -      -             -     (net)           2      -       -        -  
  g2668/Q                   -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_214                     -      -             -     (net)           3      -       -        -  
  g2433/Q                   -      D->Q          R     AN22X1          1  0.081   0.102    0.422  
  n_271                     -      -             -     (net)           1      -       -        -  
  g2265/Q                   -      A->Q          F     NO2X1           1  0.175   0.045    0.467  
  n_290                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[23]/D  -      D             F     DFRQX1          1  0.142   0.000    0.467  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[23]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 49: MET (9.387 ns) Setup Check with Pin U2_ei_EI_instr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.387
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[0]              -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]              -      -            -     (net)           2      -       -        -  
  g2655/Q                  -      A->Q         F     AND2X1          3  0.004   0.120    0.320  
  n_533                    -      -            -     (net)           3      -       -        -  
  g2420/Q                  -      D->Q         R     AN22X1          1  0.081   0.102    0.422  
  n_542                    -      -            -     (net)           1      -       -        -  
  g2252/Q                  -      A->Q         F     NO2X1           1  0.175   0.045    0.467  
  n_551                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[0]/D  -      D            F     DFRQX1          1  0.142   0.000    0.467  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[0]/C       -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 50: MET (9.387 ns) Setup Check with Pin U2_ei_EI_instr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[20]
            Clock:(R) clock
         Endpoint:(F) U2_ei_EI_instr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.145
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.267
            Slack:=          9.387
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[20]              -      ram_data[20]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]              -      -             -     (net)           2      -       -        -  
  g2671/Q                   -      A->Q          F     AND2X1          3  0.004   0.120    0.320  
  n_220                     -      -             -     (net)           3      -       -        -  
  g2430/Q                   -      D->Q          R     AN22X1          1  0.081   0.102    0.422  
  n_274                     -      -             -     (net)           1      -       -        -  
  g2262/Q                   -      A->Q          F     NO2X1           1  0.175   0.045    0.467  
  n_291                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[20]/D  -      D             F     DFRQX1          1  0.142   0.000    0.467  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[20]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------

