{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:29:08 2024 " "Info: Processing started: Wed Mar 06 15:29:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~4 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~4\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~3 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~3\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~2 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~2\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|zReadCLK " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|zReadCLK\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 75 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|zReadCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|AVGen_SCK\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|ReadCLK " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|ReadCLK\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|AVGen_READ " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|AVGen_READ\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADCmulti_ExtClk:inst1\|SCKL " "Info: Detected gated clock \"F1_readADCmulti_ExtClk:inst1\|SCKL\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|nFS " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|nFS\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|nFS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|clockDIV\[3\] " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|clockDIV\[3\]\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 98 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|clockDIV\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~1 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~1\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~0 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~0\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|Fso " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|Fso\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Fso" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\] register F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\] 144.43 MHz 6.924 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 144.43 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\]\" (period= 6.924 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.969 ns + Longest register register " "Info: + Longest register to register delay is 1.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\] 1 REG LC_X8_Y13_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.369 ns) 1.969 ns F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\] 2 REG LC_X14_Y13_N3 1 " "Info: 2: + IC(1.600 ns) + CELL(0.369 ns) = 1.969 ns; Loc. = LC_X14_Y13_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 18.74 % ) " "Info: Total cell delay = 0.369 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.600 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.969 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] {} F1_readADCmulti_ExtClk:inst1|DOUTL[14] {} } { 0.000ns 1.600ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.512 ns - Smallest " "Info: - Smallest clock skew is -4.512 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 6.216 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 6.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|Fso 2 REG LC_X12_Y6_N9 49 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X12_Y6_N9; Fanout = 49; REG Node = 'F0_ClockEnable_BETA2:inst\|Fso'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.935 ns) + CELL(0.574 ns) 6.216 ns F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\] 3 REG LC_X14_Y13_N3 1 " "Info: 3: + IC(2.935 ns) + CELL(0.574 ns) = 6.216 ns; Loc. = LC_X14_Y13_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.509 ns" { F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 33.94 % ) " "Info: Total cell delay = 2.110 ns ( 33.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.106 ns ( 66.06 % ) " "Info: Total interconnect delay = 4.106 ns ( 66.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.216 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.216 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[14] {} } { 0.000ns 0.000ns 1.171ns 2.935ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 10.728 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 10.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X11_Y9_N5 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X11_Y9_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.809 ns) 5.233 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X16_Y10_N0 3 " "Info: 3: + IC(1.717 ns) + CELL(0.809 ns) = 5.233 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.571 ns) 7.101 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 4 COMB LC_X13_Y10_N1 24 " "Info: 4: + IC(1.297 ns) + CELL(0.571 ns) = 7.101 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.728 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\] 5 REG LC_X8_Y13_N4 2 " "Info: 5: + IC(3.053 ns) + CELL(0.574 ns) = 10.728 ns; Loc. = LC_X8_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[14] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.490 ns ( 32.53 % ) " "Info: Total cell delay = 3.490 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.238 ns ( 67.47 % ) " "Info: Total interconnect delay = 7.238 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[14] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.216 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.216 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[14] {} } { 0.000ns 0.000ns 1.171ns 2.935ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[14] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.969 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] {} F1_readADCmulti_ExtClk:inst1|DOUTL[14] {} } { 0.000ns 1.600ns } { 0.000ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.216 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.216 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[14] {} } { 0.000ns 0.000ns 1.171ns 2.935ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[14] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 154.37 MHz 6.478 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 154.37 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 6.478 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.227 ns - Smallest " "Info: - Smallest clock skew is -1.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 10.108 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 10.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_G12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.125 ns) 2.895 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.211 ns F0_ClockEnable_BETA2:inst\|Add1~3 3 COMB LC_X12_Y8_N1 9 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.211 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.806 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.393 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.481 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 6 COMB LC_X13_Y10_N1 24 " "Info: 6: + IC(1.626 ns) + CELL(0.462 ns) = 6.481 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.108 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 7 REG LC_X15_Y12_N6 1 " "Info: 7: + IC(3.053 ns) + CELL(0.574 ns) = 10.108 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 22.20 % ) " "Info: Total cell delay = 2.244 ns ( 22.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.864 ns ( 77.80 % ) " "Info: Total interconnect delay = 7.864 ns ( 77.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 11.335 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 11.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_G12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.125 ns) 2.895 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.821 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.821 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.749 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.749 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.336 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.336 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.660 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X16_Y7_N7 1 " "Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.660 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.032 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X16_Y7_N7 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.032 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 11.335 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 8 REG LC_X16_Y13_N6 9 " "Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.335 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.637 ns ( 32.09 % ) " "Info: Total cell delay = 3.637 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.698 ns ( 67.91 % ) " "Info: Total interconnect delay = 7.698 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 151.68 MHz 6.593 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 151.68 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 6.593 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.342 ns - Smallest " "Info: - Smallest clock skew is -1.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 10.198 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 10.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.319 ns) 3.104 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(2.077 ns) + CELL(0.319 ns) = 3.104 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.896 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.896 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.483 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.483 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.571 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X13_Y10_N1 24 " "Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.571 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.198 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 6 REG LC_X15_Y12_N6 1 " "Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.198 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 24.58 % ) " "Info: Total cell delay = 2.507 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.691 ns ( 75.42 % ) " "Info: Total interconnect delay = 7.691 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 11.540 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 11.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.319 ns) 3.100 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 4.026 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.954 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.541 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.865 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X16_Y7_N7 1 " "Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.865 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.237 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X16_Y7_N7 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.237 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 11.540 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 8 REG LC_X16_Y13_N6 9 " "Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.540 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.831 ns ( 33.20 % ) " "Info: Total cell delay = 3.831 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.709 ns ( 66.80 % ) " "Info: Total interconnect delay = 7.709 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.540 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.540 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.540 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.540 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.540 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.540 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 150.4 MHz 6.649 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 150.4 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 6.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.398 ns - Smallest " "Info: - Smallest clock skew is -1.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 10.048 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 10.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.125 ns) 2.954 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(2.121 ns) + CELL(0.125 ns) = 2.954 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.746 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.746 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.333 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.333 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.421 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X13_Y10_N1 24 " "Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.421 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.048 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 6 REG LC_X15_Y12_N6 1 " "Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.048 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 23.02 % ) " "Info: Total cell delay = 2.313 ns ( 23.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.735 ns ( 76.98 % ) " "Info: Total interconnect delay = 7.735 ns ( 76.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.048 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.048 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 11.446 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 11.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.462 ns) 3.006 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(1.836 ns) + CELL(0.462 ns) = 3.006 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.932 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.932 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.860 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.860 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.447 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.447 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.771 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X16_Y7_N7 1 " "Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.771 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.143 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X16_Y7_N7 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.143 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 11.446 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 8 REG LC_X16_Y13_N6 9 " "Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.446 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.974 ns ( 34.72 % ) " "Info: Total cell delay = 3.974 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.472 ns ( 65.28 % ) " "Info: Total interconnect delay = 7.472 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.446 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.446 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.048 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.048 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.446 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.446 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.048 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.048 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.446 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.446 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 151.72 MHz 6.591 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 151.72 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 6.591 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.340 ns - Smallest " "Info: - Smallest clock skew is -1.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 10.108 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 10.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_N10 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.571 ns) 3.014 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(1.735 ns) + CELL(0.571 ns) = 3.014 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.806 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.393 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.481 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X13_Y10_N1 24 " "Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.481 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.108 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 6 REG LC_X15_Y12_N6 1 " "Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.108 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.759 ns ( 27.30 % ) " "Info: Total cell delay = 2.759 ns ( 27.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.349 ns ( 72.70 % ) " "Info: Total interconnect delay = 7.349 ns ( 72.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 11.448 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 11.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_N10 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.571 ns) 3.008 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(1.729 ns) + CELL(0.571 ns) = 3.008 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.934 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.934 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.862 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.862 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.449 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.449 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.773 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X16_Y7_N7 1 " "Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.773 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.145 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X16_Y7_N7 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.145 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 11.448 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 8 REG LC_X16_Y13_N6 9 " "Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.448 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.083 ns ( 35.67 % ) " "Info: Total cell delay = 4.083 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.365 ns ( 64.33 % ) " "Info: Total interconnect delay = 7.365 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.448 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.448 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.448 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.448 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.448 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.448 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 170.3 MHz 5.872 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 170.3 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 5.872 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.621 ns - Smallest " "Info: - Smallest clock skew is -0.621 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 10.134 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 10.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_G13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.319 ns) 3.237 ns F0_ClockEnable_BETA2:inst\|Add1~3 2 COMB LC_X12_Y8_N1 9 " "Info: 2: + IC(2.210 ns) + CELL(0.319 ns) = 3.237 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.529 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.832 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.832 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.419 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.419 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.507 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X13_Y10_N1 24 " "Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.507 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.134 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 6 REG LC_X15_Y12_N6 1 " "Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.134 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 22.82 % ) " "Info: Total cell delay = 2.313 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.821 ns ( 77.18 % ) " "Info: Total interconnect delay = 7.821 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.134 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.134 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 10.755 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 10.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_G13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(0.319 ns) 3.241 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N7 35 " "Info: 2: + IC(2.214 ns) + CELL(0.319 ns) = 3.241 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.169 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.169 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.756 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.756 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.080 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X16_Y7_N7 1 " "Info: 5: + IC(1.515 ns) + CELL(0.809 ns) = 7.080 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.452 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X16_Y7_N7 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.452 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 10.755 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 7 REG LC_X16_Y13_N6 9 " "Info: 7: + IC(2.729 ns) + CELL(0.574 ns) = 10.755 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.369 ns ( 31.32 % ) " "Info: Total cell delay = 3.369 ns ( 31.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.386 ns ( 68.68 % ) " "Info: Total interconnect delay = 7.386 ns ( 68.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.755 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.755 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.134 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.134 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.755 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.755 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.134 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.134 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.755 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.755 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 170.24 MHz 5.874 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 170.24 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 5.874 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.623 ns - Smallest " "Info: - Smallest clock skew is -0.623 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 9.968 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 9.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.571 ns) 3.071 ns F0_ClockEnable_BETA2:inst\|Add1~3 2 COMB LC_X12_Y8_N1 9 " "Info: 2: + IC(1.792 ns) + CELL(0.571 ns) = 3.071 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.666 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.666 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.253 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.253 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.341 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X13_Y10_N1 24 " "Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.341 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 9.968 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 6 REG LC_X15_Y12_N6 1 " "Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 9.968 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 25.73 % ) " "Info: Total cell delay = 2.565 ns ( 25.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.403 ns ( 74.27 % ) " "Info: Total interconnect delay = 7.403 ns ( 74.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.968 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.968 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 10.591 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 10.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.571 ns) 3.077 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N7 35 " "Info: 2: + IC(1.798 ns) + CELL(0.571 ns) = 3.077 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.005 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.005 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.592 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.592 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 6.916 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X16_Y7_N7 1 " "Info: 5: + IC(1.515 ns) + CELL(0.809 ns) = 6.916 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.288 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X16_Y7_N7 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.288 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 10.591 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 7 REG LC_X16_Y13_N6 9 " "Info: 7: + IC(2.729 ns) + CELL(0.574 ns) = 10.591 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.621 ns ( 34.19 % ) " "Info: Total cell delay = 3.621 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.970 ns ( 65.81 % ) " "Info: Total interconnect delay = 6.970 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.591 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.591 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.968 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.968 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.591 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.591 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.968 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.968 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.591 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.591 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 46 " "Warning: Circuit may not operate. Detected 46 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] MCLK 1.517 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"MCLK\" (Hold time is 1.517 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.550 ns + Largest " "Info: + Largest clock skew is 2.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 10.728 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 10.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X11_Y9_N5 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X11_Y9_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.809 ns) 5.233 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X16_Y10_N0 3 " "Info: 3: + IC(1.717 ns) + CELL(0.809 ns) = 5.233 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.571 ns) 7.101 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 4 COMB LC_X13_Y10_N1 24 " "Info: 4: + IC(1.297 ns) + CELL(0.571 ns) = 7.101 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.728 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 5 REG LC_X12_Y13_N9 1 " "Info: 5: + IC(3.053 ns) + CELL(0.574 ns) = 10.728 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.490 ns ( 32.53 % ) " "Info: Total cell delay = 3.490 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.238 ns ( 67.47 % ) " "Info: Total interconnect delay = 7.238 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 8.178 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 8.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.462 ns) 2.871 ns F0_ClockEnable_BETA2:inst\|ReadCLK 2 COMB LC_X12_Y8_N4 13 " "Info: 2: + IC(1.682 ns) + CELL(0.462 ns) = 2.871 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 4.875 ns F1_readADCmulti_ExtClk:inst1\|SCKL 3 COMB LC_X16_Y7_N7 30 " "Info: 3: + IC(1.542 ns) + CELL(0.462 ns) = 4.875 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 8.178 ns F20_EmulateADC:inst9\|SRDATA\[23\] 4 REG LC_X12_Y13_N2 13 " "Info: 4: + IC(2.729 ns) + CELL(0.574 ns) = 8.178 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.225 ns ( 27.21 % ) " "Info: Total cell delay = 2.225 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.953 ns ( 72.79 % ) " "Info: Total interconnect delay = 5.953 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.178 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.178 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.682ns 1.542ns 2.729ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.178 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.178 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.682ns 1.542ns 2.729ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.178 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.178 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.682ns 1.542ns 2.729ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[0\] 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"AVG\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] AVG\[0\] 1.018 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"AVG\[0\]\" (Hold time is 1.018 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.051 ns + Largest " "Info: + Largest clock skew is 2.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 11.751 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 11.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_G12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.125 ns) 2.895 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.821 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.821 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.749 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.749 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.336 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.336 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.752 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X13_Y10_N1 1 " "Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.752 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.124 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X13_Y10_N1 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.124 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.751 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N9 1 " "Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.751 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.637 ns ( 30.95 % ) " "Info: Total cell delay = 3.637 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.114 ns ( 69.05 % ) " "Info: Total interconnect delay = 8.114 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.751 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.751 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 9.700 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[0\]\" to source register is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_G12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.125 ns) 2.895 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.211 ns F0_ClockEnable_BETA2:inst\|Add1~3 3 COMB LC_X12_Y8_N1 9 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.211 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.806 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.393 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.397 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X16_Y7_N7 30 " "Info: 6: + IC(1.542 ns) + CELL(0.462 ns) = 6.397 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.700 ns F20_EmulateADC:inst9\|SRDATA\[23\] 7 REG LC_X12_Y13_N2 13 " "Info: 7: + IC(2.729 ns) + CELL(0.574 ns) = 9.700 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 23.13 % ) " "Info: Total cell delay = 2.244 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.456 ns ( 76.87 % ) " "Info: Total interconnect delay = 7.456 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.751 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.751 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.751 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.751 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[1\] 52 " "Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock \"AVG\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] AVG\[1\] 1.133 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"AVG\[1\]\" (Hold time is 1.133 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.166 ns + Largest " "Info: + Largest clock skew is 2.166 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 11.956 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 11.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.319 ns) 3.100 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 4.026 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.954 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.541 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.957 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X13_Y10_N1 1 " "Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.957 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.329 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X13_Y10_N1 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.329 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.956 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N9 1 " "Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.956 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.831 ns ( 32.04 % ) " "Info: Total cell delay = 3.831 ns ( 32.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.125 ns ( 67.96 % ) " "Info: Total interconnect delay = 8.125 ns ( 67.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.956 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.956 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 9.790 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[1\]\" to source register is 9.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.319 ns) 3.104 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(2.077 ns) + CELL(0.319 ns) = 3.104 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.896 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.896 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.483 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.483 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.487 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X16_Y7_N7 30 " "Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.487 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.790 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.790 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 25.61 % ) " "Info: Total cell delay = 2.507 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.283 ns ( 74.39 % ) " "Info: Total interconnect delay = 7.283 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.790 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.790 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.956 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.956 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.790 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.790 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.956 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.956 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.790 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.790 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[1\] 52 " "Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock \"SR\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] SR\[1\] 1.189 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"SR\[1\]\" (Hold time is 1.189 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.222 ns + Largest " "Info: + Largest clock skew is 2.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 11.862 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 11.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.462 ns) 3.006 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(1.836 ns) + CELL(0.462 ns) = 3.006 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.932 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.932 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.860 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.860 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.447 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.447 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.863 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X13_Y10_N1 1 " "Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.863 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.235 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X13_Y10_N1 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.235 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.862 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N9 1 " "Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.862 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.974 ns ( 33.50 % ) " "Info: Total cell delay = 3.974 ns ( 33.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.888 ns ( 66.50 % ) " "Info: Total interconnect delay = 7.888 ns ( 66.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.862 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.862 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 9.640 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[1\]\" to source register is 9.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.125 ns) 2.954 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(2.121 ns) + CELL(0.125 ns) = 2.954 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.746 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.746 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.333 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.333 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.337 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X16_Y7_N7 30 " "Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.337 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.640 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.640 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 23.99 % ) " "Info: Total cell delay = 2.313 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.327 ns ( 76.01 % ) " "Info: Total interconnect delay = 7.327 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.862 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.862 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.862 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.862 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[0\] 52 " "Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock \"SR\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] SR\[0\] 1.131 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"SR\[0\]\" (Hold time is 1.131 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.164 ns + Largest " "Info: + Largest clock skew is 2.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 11.864 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 11.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_N10 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.571 ns) 3.008 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(1.729 ns) + CELL(0.571 ns) = 3.008 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.934 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.934 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.862 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.862 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.449 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.449 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.865 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X13_Y10_N1 1 " "Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.865 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.237 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X13_Y10_N1 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.237 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.864 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N9 1 " "Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.864 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.083 ns ( 34.42 % ) " "Info: Total cell delay = 4.083 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.781 ns ( 65.58 % ) " "Info: Total interconnect delay = 7.781 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.864 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.864 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 9.700 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[0\]\" to source register is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_N10 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.571 ns) 3.014 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(1.735 ns) + CELL(0.571 ns) = 3.014 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.806 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.393 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.397 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X16_Y7_N7 30 " "Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.397 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.700 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.700 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.759 ns ( 28.44 % ) " "Info: Total cell delay = 2.759 ns ( 28.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.941 ns ( 71.56 % ) " "Info: Total interconnect delay = 6.941 ns ( 71.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.864 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.864 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.864 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.864 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[2\] 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"AVG\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] AVG\[2\] 412 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"AVG\[2\]\" (Hold time is 412 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.445 ns + Largest " "Info: + Largest clock skew is 1.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 11.171 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[2\]\" to destination register is 11.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_G13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(0.319 ns) 3.241 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N7 35 " "Info: 2: + IC(2.214 ns) + CELL(0.319 ns) = 3.241 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.169 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.169 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.756 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.756 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.172 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 5 REG LC_X13_Y10_N1 1 " "Info: 5: + IC(1.607 ns) + CELL(0.809 ns) = 7.172 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.544 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 6 COMB LC_X13_Y10_N1 24 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.544 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.171 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 7 REG LC_X12_Y13_N9 1 " "Info: 7: + IC(3.053 ns) + CELL(0.574 ns) = 11.171 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.369 ns ( 30.16 % ) " "Info: Total cell delay = 3.369 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.802 ns ( 69.84 % ) " "Info: Total interconnect delay = 7.802 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.171 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.171 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 9.726 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to source register is 9.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_G13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.319 ns) 3.237 ns F0_ClockEnable_BETA2:inst\|Add1~3 2 COMB LC_X12_Y8_N1 9 " "Info: 2: + IC(2.210 ns) + CELL(0.319 ns) = 3.237 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.529 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.832 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.832 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.419 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.419 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.423 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X16_Y7_N7 30 " "Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.423 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.726 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.726 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 23.78 % ) " "Info: Total cell delay = 2.313 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.413 ns ( 76.22 % ) " "Info: Total interconnect delay = 7.413 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.726 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.726 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.171 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.171 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.726 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.726 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.171 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.171 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.726 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.726 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[2\] 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"SR\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] SR\[2\] 414 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"SR\[2\]\" (Hold time is 414 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.447 ns + Largest " "Info: + Largest clock skew is 1.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 11.007 ns + Longest register " "Info: + Longest clock path from clock \"SR\[2\]\" to destination register is 11.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.571 ns) 3.077 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N7 35 " "Info: 2: + IC(1.798 ns) + CELL(0.571 ns) = 3.077 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.005 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.005 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.592 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.592 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.008 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 5 REG LC_X13_Y10_N1 1 " "Info: 5: + IC(1.607 ns) + CELL(0.809 ns) = 7.008 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.380 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 6 COMB LC_X13_Y10_N1 24 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.380 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.007 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 7 REG LC_X12_Y13_N9 1 " "Info: 7: + IC(3.053 ns) + CELL(0.574 ns) = 11.007 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.621 ns ( 32.90 % ) " "Info: Total cell delay = 3.621 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.386 ns ( 67.10 % ) " "Info: Total interconnect delay = 7.386 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.007 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.007 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 9.560 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to source register is 9.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.571 ns) 3.071 ns F0_ClockEnable_BETA2:inst\|Add1~3 2 COMB LC_X12_Y8_N1 9 " "Info: 2: + IC(1.792 ns) + CELL(0.571 ns) = 3.071 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.666 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.666 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.253 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.253 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.257 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X16_Y7_N7 30 " "Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.257 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.560 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.560 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 26.83 % ) " "Info: Total cell delay = 2.565 ns ( 26.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.995 ns ( 73.17 % ) " "Info: Total interconnect delay = 6.995 ns ( 73.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.560 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.560 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.007 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.007 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.560 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.560 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.007 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.007 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.560 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.560 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADCmulti_ExtClk:inst1\|AVGen_READ AVG\[2\] MCLK 13.088 ns register " "Info: tsu for register \"F1_readADCmulti_ExtClk:inst1\|AVGen_READ\" (data pin = \"AVG\[2\]\", clock pin = \"MCLK\") is 13.088 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.878 ns + Longest pin register " "Info: + Longest pin to register delay is 17.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_G13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.462 ns) 2.374 ns F1_readADCmulti_ExtClk:inst1\|Test_CK_cycle\[0\]~8 2 COMB LC_X16_Y10_N3 14 " "Info: 2: + IC(1.204 ns) + CELL(0.462 ns) = 2.374 ns; Loc. = LC_X16_Y10_N3; Fanout = 14; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_CK_cycle\[0\]~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { AVG[2] F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.611 ns) 4.105 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT 3 COMB LC_X13_Y10_N2 1 " "Info: 3: + IC(1.120 ns) + CELL(0.611 ns) = 4.105 ns; Loc. = LC_X13_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 4.614 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20 4 COMB LC_X13_Y10_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 4.614 ns; Loc. = LC_X13_Y10_N3; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.467 ns) 5.800 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17 5 COMB LC_X14_Y10_N6 2 " "Info: 5: + IC(0.719 ns) + CELL(0.467 ns) = 5.800 ns; Loc. = LC_X14_Y10_N6; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 5.877 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 6 COMB LC_X14_Y10_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 5.877 ns; Loc. = LC_X14_Y10_N7; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 5.954 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7 7 COMB LC_X14_Y10_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 5.954 ns; Loc. = LC_X14_Y10_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 6.463 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0 8 COMB LC_X14_Y10_N9 4 " "Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 6.463 ns; Loc. = LC_X14_Y10_N9; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.319 ns) 7.911 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[12\]~0 9 COMB LC_X17_Y10_N2 4 " "Info: 9: + IC(1.129 ns) + CELL(0.319 ns) = 7.911 ns; Loc. = LC_X17_Y10_N2; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[12\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.467 ns) 9.527 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 10 COMB LC_X14_Y10_N3 1 " "Info: 10: + IC(1.149 ns) + CELL(0.467 ns) = 9.527 ns; Loc. = LC_X14_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 10.036 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 11 COMB LC_X14_Y10_N4 1 " "Info: 11: + IC(0.000 ns) + CELL(0.509 ns) = 10.036 ns; Loc. = LC_X14_Y10_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.125 ns) 11.247 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 12 COMB LC_X16_Y10_N1 5 " "Info: 12: + IC(1.086 ns) + CELL(0.125 ns) = 11.247 ns; Loc. = LC_X16_Y10_N1; Fanout = 5; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.824 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[15\]~6 13 COMB LC_X16_Y10_N9 2 " "Info: 13: + IC(0.452 ns) + CELL(0.125 ns) = 11.824 ns; Loc. = LC_X16_Y10_N9; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[15\]~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.467 ns) 12.989 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22 14 COMB LC_X15_Y10_N2 1 " "Info: 14: + IC(0.698 ns) + CELL(0.467 ns) = 12.989 ns; Loc. = LC_X15_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 13.066 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17 15 COMB LC_X15_Y10_N3 1 " "Info: 15: + IC(0.000 ns) + CELL(0.077 ns) = 13.066 ns; Loc. = LC_X15_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 13.229 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 16 COMB LC_X15_Y10_N4 1 " "Info: 16: + IC(0.000 ns) + CELL(0.163 ns) = 13.229 ns; Loc. = LC_X15_Y10_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 13.838 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 17 COMB LC_X15_Y10_N6 1 " "Info: 17: + IC(0.000 ns) + CELL(0.609 ns) = 13.838 ns; Loc. = LC_X15_Y10_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.319 ns) 14.886 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~0 18 COMB LC_X16_Y10_N2 1 " "Info: 18: + IC(0.729 ns) + CELL(0.319 ns) = 14.886 ns; Loc. = LC_X16_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 15.463 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~1 19 COMB LC_X16_Y10_N7 1 " "Info: 19: + IC(0.452 ns) + CELL(0.125 ns) = 15.463 ns; Loc. = LC_X16_Y10_N7; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 15.779 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~2 20 COMB LC_X16_Y10_N8 1 " "Info: 20: + IC(0.191 ns) + CELL(0.125 ns) = 15.779 ns; Loc. = LC_X16_Y10_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 16.360 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~3 21 COMB LC_X16_Y10_N4 1 " "Info: 21: + IC(0.456 ns) + CELL(0.125 ns) = 16.360 ns; Loc. = LC_X16_Y10_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.369 ns) 17.878 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 22 REG LC_X16_Y10_N0 3 " "Info: 22: + IC(1.149 ns) + CELL(0.369 ns) = 17.878 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.344 ns ( 41.08 % ) " "Info: Total cell delay = 7.344 ns ( 41.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.534 ns ( 58.92 % ) " "Info: Total interconnect delay = 10.534 ns ( 58.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.878 ns" { AVG[2] F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.878 ns" { AVG[2] {} AVG[2]~combout {} F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~1 {} F1_readADCmulti_ExtClk:inst1|LessThan4~2 {} F1_readADCmulti_ExtClk:inst1|LessThan4~3 {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.204ns 1.120ns 0.000ns 0.719ns 0.000ns 0.000ns 0.000ns 1.129ns 1.149ns 0.000ns 1.086ns 0.452ns 0.698ns 0.000ns 0.000ns 0.000ns 0.729ns 0.452ns 0.191ns 0.456ns 1.149ns } { 0.000ns 0.708ns 0.462ns 0.611ns 0.509ns 0.467ns 0.077ns 0.077ns 0.509ns 0.319ns 0.467ns 0.509ns 0.125ns 0.125ns 0.467ns 0.077ns 0.163ns 0.609ns 0.319ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 4.998 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 4.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X11_Y9_N5 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X11_Y9_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.574 ns) 4.998 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X16_Y10_N0 3 " "Info: 3: + IC(1.717 ns) + CELL(0.574 ns) = 4.998 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 42.22 % ) " "Info: Total cell delay = 2.110 ns ( 42.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.888 ns ( 57.78 % ) " "Info: Total interconnect delay = 2.888 ns ( 57.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.171ns 1.717ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.878 ns" { AVG[2] F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.878 ns" { AVG[2] {} AVG[2]~combout {} F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~1 {} F1_readADCmulti_ExtClk:inst1|LessThan4~2 {} F1_readADCmulti_ExtClk:inst1|LessThan4~3 {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.204ns 1.120ns 0.000ns 0.719ns 0.000ns 0.000ns 0.000ns 1.129ns 1.149ns 0.000ns 1.086ns 0.452ns 0.698ns 0.000ns 0.000ns 0.000ns 0.729ns 0.452ns 0.191ns 0.456ns 1.149ns } { 0.000ns 0.708ns 0.462ns 0.611ns 0.509ns 0.467ns 0.077ns 0.077ns 0.509ns 0.319ns 0.467ns 0.509ns 0.125ns 0.125ns 0.467ns 0.077ns 0.163ns 0.609ns 0.319ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.171ns 1.717ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "AVG\[1\] TEST_TCLK23\[3\] F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\] 14.832 ns register " "Info: tco from clock \"AVG\[1\]\" to destination pin \"TEST_TCLK23\[3\]\" through register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\]\" is 14.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 11.540 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to source register is 11.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.319 ns) 3.100 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 4.026 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.954 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.541 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.865 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X16_Y7_N7 1 " "Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.865 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.237 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X16_Y7_N7 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.237 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 11.540 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\] 8 REG LC_X16_Y13_N7 18 " "Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.540 ns; Loc. = LC_X16_Y13_N7; Fanout = 18; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.831 ns ( 33.20 % ) " "Info: Total cell delay = 3.831 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.709 ns ( 66.80 % ) " "Info: Total interconnect delay = 7.709 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.540 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.540 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.057 ns + Longest register pin " "Info: + Longest register to pin delay is 3.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\] 1 REG LC_X16_Y13_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N7; Fanout = 18; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(1.454 ns) 3.057 ns TEST_TCLK23\[3\] 2 PIN PIN_C16 0 " "Info: 2: + IC(1.603 ns) + CELL(1.454 ns) = 3.057 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'TEST_TCLK23\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] TEST_TCLK23[3] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 47.56 % ) " "Info: Total cell delay = 1.454 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 52.44 % ) " "Info: Total interconnect delay = 1.603 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] TEST_TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.057 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} TEST_TCLK23[3] {} } { 0.000ns 1.603ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.540 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.540 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] TEST_TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.057 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} TEST_TCLK23[3] {} } { 0.000ns 1.603ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AVG\[1\] SCKL 10.664 ns Longest " "Info: Longest tpd from source pin \"AVG\[1\]\" to destination pin \"SCKL\" is 10.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.319 ns) 3.100 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 4.026 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.954 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.541 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 7.545 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X16_Y7_N7 30 " "Info: 6: + IC(1.542 ns) + CELL(0.462 ns) = 7.545 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(1.454 ns) 10.664 ns SCKL 7 PIN PIN_T10 0 " "Info: 7: + IC(1.665 ns) + CELL(1.454 ns) = 10.664 ns; Loc. = PIN_T10; Fanout = 0; PIN Node = 'SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { F1_readADCmulti_ExtClk:inst1|SCKL SCKL } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 1192 1368 264 "SCKL" "" } { 472 360 400 488 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.992 ns ( 37.43 % ) " "Info: Total cell delay = 3.992 ns ( 37.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.672 ns ( 62.57 % ) " "Info: Total interconnect delay = 6.672 ns ( 62.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.664 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL SCKL } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.664 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} SCKL {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.542ns 1.665ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.462ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] AQMODE AVG\[1\] 2.062 ns register " "Info: th for register \"F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]\" (data pin = \"AQMODE\", clock pin = \"AVG\[1\]\") is 2.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 7.649 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 7.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.319 ns) 3.100 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 4.026 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.954 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.541 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.574 ns) 7.649 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 6 REG LC_X10_Y10_N0 8 " "Info: 6: + IC(1.534 ns) + CELL(0.574 ns) = 7.649 ns; Loc. = LC_X10_Y10_N0; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.650 ns ( 34.65 % ) " "Info: Total cell delay = 2.650 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.999 ns ( 65.35 % ) " "Info: Total interconnect delay = 4.999 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.649 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.534ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.725 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 PIN PIN_A15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A15; Fanout = 20; PIN Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.125 ns) 2.257 ns F1_readADCmulti_ExtClk:inst1\|Test_CK_cycle\[3\]~1 2 COMB LC_X17_Y10_N6 10 " "Info: 2: + IC(1.424 ns) + CELL(0.125 ns) = 2.257 ns; Loc. = LC_X17_Y10_N6; Fanout = 10; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_CK_cycle\[3\]~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.462 ns) 4.211 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~2 3 COMB LC_X10_Y10_N3 1 " "Info: 3: + IC(1.492 ns) + CELL(0.462 ns) = 4.211 ns; Loc. = LC_X10_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.527 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~3 4 COMB LC_X10_Y10_N4 7 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.527 ns; Loc. = LC_X10_Y10_N4; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.739 ns) 5.725 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 5 REG LC_X10_Y10_N0 8 " "Info: 5: + IC(0.459 ns) + CELL(0.739 ns) = 5.725 ns; Loc. = LC_X10_Y10_N0; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 37.71 % ) " "Info: Total cell delay = 2.159 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.566 ns ( 62.29 % ) " "Info: Total interconnect delay = 3.566 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { AQMODE {} AQMODE~combout {} F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.424ns 1.492ns 0.191ns 0.459ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.125ns 0.739ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.649 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.534ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { AQMODE {} AQMODE~combout {} F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.424ns 1.492ns 0.191ns 0.459ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.125ns 0.739ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:29:09 2024 " "Info: Processing ended: Wed Mar 06 15:29:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
