$date
	Wed Sep 11 15:24:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xnorGates_tb $end
$var wire 1 ! c_st $end
$var wire 1 " c_df $end
$var wire 1 # c_bh $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module out1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 " c $end
$upscope $end
$scope module out2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var reg 1 # c $end
$upscope $end
$scope module out3 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & xorOut $end
$var wire 1 ! c $end
$scope module notW $end
$var wire 1 ! b $end
$var wire 1 & a $end
$upscope $end
$scope module xorA $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
1#
1"
1!
$end
#10
0"
0#
0!
1&
1%
#20
0%
1$
#30
1"
1#
1!
0&
1%
#40
