Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 22:28:10 2025
| Host         : LAPTOP-Q7AGJJ08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          141         
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.742     -321.991                    429                 2981        0.137        0.000                      0                 2981        4.500        0.000                       0                  1044  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.742     -321.991                    429                 2981        0.137        0.000                      0                 2981        4.500        0.000                       0                  1044  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          429  Failing Endpoints,  Worst Slack       -1.742ns,  Total Violation     -321.991ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_3_sushi_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 3.029ns (25.994%)  route 8.624ns (74.006%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.570     5.154    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.484     6.095    reset_cond/Q[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.219 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=916, routed)         0.744     6.963    game_datapath/game_cu/rst
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.087 f  game_datapath/game_cu/D_p1_score_q[0]_i_20/O
                         net (fo=1, routed)           0.576     7.663    game_datapath/game_cu/D_p1_score_q[0]_i_20_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  game_datapath/game_cu/D_p1_score_q[0]_i_7/O
                         net (fo=33, routed)          0.771     8.557    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.292     8.849 r  game_datapath/game_cu/out1_carry_i_29/O
                         net (fo=3, routed)           0.667     9.517    game_datapath/game_cu/out1_carry_i_29_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.297     9.814 r  game_datapath/game_cu/out1_carry_i_16/O
                         net (fo=6, routed)           0.771    10.584    game_datapath/game_cu/out1_carry_i_16_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.708 f  game_datapath/game_cu/D_p1_score_q[4]_i_6/O
                         net (fo=2, routed)           0.656    11.365    game_datapath/game_cu/D_p1_score_q[4]_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    11.489 f  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=1, routed)           0.151    11.640    game_datapath/game_cu/D_p1_score_q[13]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  game_datapath/game_cu/D_p1_score_q[13]_i_12/O
                         net (fo=2, routed)           0.301    12.065    game_datapath/game_cu/D_p1_score_q[13]_i_12_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.189 f  game_datapath/game_cu/D_p1_score_q[16]_i_13/O
                         net (fo=1, routed)           0.433    12.622    game_datapath/game_cu/D_p1_score_q[16]_i_13_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.746 r  game_datapath/game_cu/D_p1_score_q[16]_i_9/O
                         net (fo=2, routed)           0.161    12.907    game_datapath/game_cu/D_p1_score_q[16]_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.031 f  game_datapath/game_cu/D_p1_score_q[23]_i_15/O
                         net (fo=1, routed)           0.295    13.326    game_datapath/game_cu/D_p1_score_q[23]_i_15_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  game_datapath/game_cu/D_p1_score_q[23]_i_13/O
                         net (fo=2, routed)           0.304    13.755    game_datapath/game_cu/D_p1_score_q[23]_i_13_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game_datapath/game_cu/D_p1_score_q[23]_i_10/O
                         net (fo=1, routed)           0.284    14.163    game_datapath/game_cu/D_p1_score_q[23]_i_10_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.287 r  game_datapath/game_cu/D_p1_score_q[23]_i_6/O
                         net (fo=2, routed)           0.324    14.611    game_datapath/game_cu/D_p1_score_q[23]_i_6_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  game_datapath/game_cu/D_p1_score_q[23]_i_3/O
                         net (fo=3, routed)           0.333    15.068    game_datapath/game_cu/D_p1_score_q[23]_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    15.192 r  game_datapath/game_cu/D_p1_score_q[25]_i_3/O
                         net (fo=3, routed)           0.306    15.498    game_datapath/game_cu/D_p1_score_q[25]_i_3_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.622 r  game_datapath/game_cu/D_p1_score_q[27]_i_3/O
                         net (fo=1, routed)           0.297    15.919    game_datapath/game_cu/D_p1_score_q[27]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.043 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=16, routed)          0.764    16.807    game_datapath/game_regfiles/D[27]
    SLICE_X1Y9           FDRE                                         r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.517    14.922    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[27]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.081    15.065    game_datapath/game_regfiles/D_lane_3_sushi_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -16.807    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.702ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_1_sushi_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.629ns  (logic 3.029ns (26.046%)  route 8.600ns (73.954%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.570     5.154    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.484     6.095    reset_cond/Q[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.219 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=916, routed)         0.744     6.963    game_datapath/game_cu/rst
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.087 f  game_datapath/game_cu/D_p1_score_q[0]_i_20/O
                         net (fo=1, routed)           0.576     7.663    game_datapath/game_cu/D_p1_score_q[0]_i_20_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  game_datapath/game_cu/D_p1_score_q[0]_i_7/O
                         net (fo=33, routed)          0.771     8.557    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.292     8.849 r  game_datapath/game_cu/out1_carry_i_29/O
                         net (fo=3, routed)           0.667     9.517    game_datapath/game_cu/out1_carry_i_29_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.297     9.814 r  game_datapath/game_cu/out1_carry_i_16/O
                         net (fo=6, routed)           0.771    10.584    game_datapath/game_cu/out1_carry_i_16_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.708 r  game_datapath/game_cu/D_p1_score_q[4]_i_6/O
                         net (fo=2, routed)           0.656    11.365    game_datapath/game_cu/D_p1_score_q[4]_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    11.489 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=1, routed)           0.151    11.640    game_datapath/game_cu/D_p1_score_q[13]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.764 f  game_datapath/game_cu/D_p1_score_q[13]_i_12/O
                         net (fo=2, routed)           0.301    12.065    game_datapath/game_cu/D_p1_score_q[13]_i_12_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.189 r  game_datapath/game_cu/D_p1_score_q[16]_i_13/O
                         net (fo=1, routed)           0.433    12.622    game_datapath/game_cu/D_p1_score_q[16]_i_13_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.746 f  game_datapath/game_cu/D_p1_score_q[16]_i_9/O
                         net (fo=2, routed)           0.161    12.907    game_datapath/game_cu/D_p1_score_q[16]_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.031 r  game_datapath/game_cu/D_p1_score_q[23]_i_15/O
                         net (fo=1, routed)           0.295    13.326    game_datapath/game_cu/D_p1_score_q[23]_i_15_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.450 f  game_datapath/game_cu/D_p1_score_q[23]_i_13/O
                         net (fo=2, routed)           0.291    13.742    game_datapath/game_cu/D_p1_score_q[23]_i_13_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.124    13.866 r  game_datapath/game_cu/D_p1_score_q[31]_i_74/O
                         net (fo=1, routed)           0.289    14.155    game_datapath/game_cu/D_p1_score_q[31]_i_74_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.279 f  game_datapath/game_cu/D_p1_score_q[31]_i_66/O
                         net (fo=2, routed)           0.295    14.574    game_datapath/game_cu/D_p1_score_q[31]_i_66_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.698 r  game_datapath/game_cu/D_p1_score_q[31]_i_53/O
                         net (fo=2, routed)           0.308    15.006    game_datapath/game_cu/D_p1_score_q[31]_i_53_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124    15.130 f  game_datapath/game_cu/D_p1_score_q[31]_i_37/O
                         net (fo=1, routed)           0.151    15.281    game_datapath/game_cu/D_p1_score_q[31]_i_37_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.124    15.405 r  game_datapath/game_cu/D_p1_score_q[31]_i_11/O
                         net (fo=1, routed)           0.426    15.831    game_datapath/game_cu/D_p1_score_q[31]_i_11_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.955 r  game_datapath/game_cu/D_p1_score_q[31]_i_2/O
                         net (fo=16, routed)          0.829    16.784    game_datapath/game_regfiles/D[31]
    SLICE_X4Y15          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.511    14.916    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[31]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)       -0.058    15.082    game_datapath/game_regfiles/D_lane_1_sushi_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -16.784    
  -------------------------------------------------------------------
                         slack                                 -1.702    

Slack (VIOLATED) :        -1.693ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_1_color_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.625ns  (logic 3.029ns (26.056%)  route 8.596ns (73.944%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.570     5.154    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.484     6.095    reset_cond/Q[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.219 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=916, routed)         0.744     6.963    game_datapath/game_cu/rst
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.087 f  game_datapath/game_cu/D_p1_score_q[0]_i_20/O
                         net (fo=1, routed)           0.576     7.663    game_datapath/game_cu/D_p1_score_q[0]_i_20_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  game_datapath/game_cu/D_p1_score_q[0]_i_7/O
                         net (fo=33, routed)          0.771     8.557    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.292     8.849 r  game_datapath/game_cu/out1_carry_i_29/O
                         net (fo=3, routed)           0.667     9.517    game_datapath/game_cu/out1_carry_i_29_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.297     9.814 r  game_datapath/game_cu/out1_carry_i_16/O
                         net (fo=6, routed)           0.771    10.584    game_datapath/game_cu/out1_carry_i_16_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.708 f  game_datapath/game_cu/D_p1_score_q[4]_i_6/O
                         net (fo=2, routed)           0.656    11.365    game_datapath/game_cu/D_p1_score_q[4]_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    11.489 f  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=1, routed)           0.151    11.640    game_datapath/game_cu/D_p1_score_q[13]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  game_datapath/game_cu/D_p1_score_q[13]_i_12/O
                         net (fo=2, routed)           0.301    12.065    game_datapath/game_cu/D_p1_score_q[13]_i_12_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.189 f  game_datapath/game_cu/D_p1_score_q[16]_i_13/O
                         net (fo=1, routed)           0.433    12.622    game_datapath/game_cu/D_p1_score_q[16]_i_13_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.746 r  game_datapath/game_cu/D_p1_score_q[16]_i_9/O
                         net (fo=2, routed)           0.161    12.907    game_datapath/game_cu/D_p1_score_q[16]_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.031 f  game_datapath/game_cu/D_p1_score_q[23]_i_15/O
                         net (fo=1, routed)           0.295    13.326    game_datapath/game_cu/D_p1_score_q[23]_i_15_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  game_datapath/game_cu/D_p1_score_q[23]_i_13/O
                         net (fo=2, routed)           0.304    13.755    game_datapath/game_cu/D_p1_score_q[23]_i_13_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game_datapath/game_cu/D_p1_score_q[23]_i_10/O
                         net (fo=1, routed)           0.284    14.163    game_datapath/game_cu/D_p1_score_q[23]_i_10_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.287 r  game_datapath/game_cu/D_p1_score_q[23]_i_6/O
                         net (fo=2, routed)           0.324    14.611    game_datapath/game_cu/D_p1_score_q[23]_i_6_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  game_datapath/game_cu/D_p1_score_q[23]_i_3/O
                         net (fo=3, routed)           0.333    15.068    game_datapath/game_cu/D_p1_score_q[23]_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    15.192 r  game_datapath/game_cu/D_p1_score_q[25]_i_3/O
                         net (fo=3, routed)           0.306    15.498    game_datapath/game_cu/D_p1_score_q[25]_i_3_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.622 r  game_datapath/game_cu/D_p1_score_q[27]_i_3/O
                         net (fo=1, routed)           0.297    15.919    game_datapath/game_cu/D_p1_score_q[27]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.043 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=16, routed)          0.736    16.779    game_datapath/game_regfiles/D[27]
    SLICE_X3Y12          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.515    14.920    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[27]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)       -0.058    15.086    game_datapath/game_regfiles/D_lane_1_color_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -16.779    
  -------------------------------------------------------------------
                         slack                                 -1.693    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_chef_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 3.029ns (26.125%)  route 8.565ns (73.875%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.570     5.154    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.484     6.095    reset_cond/Q[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.219 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=916, routed)         0.744     6.963    game_datapath/game_cu/rst
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.087 f  game_datapath/game_cu/D_p1_score_q[0]_i_20/O
                         net (fo=1, routed)           0.576     7.663    game_datapath/game_cu/D_p1_score_q[0]_i_20_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  game_datapath/game_cu/D_p1_score_q[0]_i_7/O
                         net (fo=33, routed)          0.771     8.557    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.292     8.849 r  game_datapath/game_cu/out1_carry_i_29/O
                         net (fo=3, routed)           0.667     9.517    game_datapath/game_cu/out1_carry_i_29_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.297     9.814 r  game_datapath/game_cu/out1_carry_i_16/O
                         net (fo=6, routed)           0.771    10.584    game_datapath/game_cu/out1_carry_i_16_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.708 f  game_datapath/game_cu/D_p1_score_q[4]_i_6/O
                         net (fo=2, routed)           0.656    11.365    game_datapath/game_cu/D_p1_score_q[4]_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    11.489 f  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=1, routed)           0.151    11.640    game_datapath/game_cu/D_p1_score_q[13]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  game_datapath/game_cu/D_p1_score_q[13]_i_12/O
                         net (fo=2, routed)           0.301    12.065    game_datapath/game_cu/D_p1_score_q[13]_i_12_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.189 f  game_datapath/game_cu/D_p1_score_q[16]_i_13/O
                         net (fo=1, routed)           0.433    12.622    game_datapath/game_cu/D_p1_score_q[16]_i_13_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.746 r  game_datapath/game_cu/D_p1_score_q[16]_i_9/O
                         net (fo=2, routed)           0.161    12.907    game_datapath/game_cu/D_p1_score_q[16]_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.031 f  game_datapath/game_cu/D_p1_score_q[23]_i_15/O
                         net (fo=1, routed)           0.295    13.326    game_datapath/game_cu/D_p1_score_q[23]_i_15_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  game_datapath/game_cu/D_p1_score_q[23]_i_13/O
                         net (fo=2, routed)           0.304    13.755    game_datapath/game_cu/D_p1_score_q[23]_i_13_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game_datapath/game_cu/D_p1_score_q[23]_i_10/O
                         net (fo=1, routed)           0.284    14.163    game_datapath/game_cu/D_p1_score_q[23]_i_10_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.287 r  game_datapath/game_cu/D_p1_score_q[23]_i_6/O
                         net (fo=2, routed)           0.324    14.611    game_datapath/game_cu/D_p1_score_q[23]_i_6_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  game_datapath/game_cu/D_p1_score_q[23]_i_3/O
                         net (fo=3, routed)           0.333    15.068    game_datapath/game_cu/D_p1_score_q[23]_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    15.192 r  game_datapath/game_cu/D_p1_score_q[25]_i_3/O
                         net (fo=3, routed)           0.306    15.498    game_datapath/game_cu/D_p1_score_q[25]_i_3_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.622 r  game_datapath/game_cu/D_p1_score_q[27]_i_3/O
                         net (fo=1, routed)           0.297    15.919    game_datapath/game_cu/D_p1_score_q[27]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.043 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=16, routed)          0.706    16.749    game_datapath/game_regfiles/D[27]
    SLICE_X1Y10          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.517    14.922    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[27]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)       -0.058    15.088    game_datapath/game_regfiles/D_p2_chef_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -16.749    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.643ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_3_color_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.607ns  (logic 3.029ns (26.096%)  route 8.578ns (73.903%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.570     5.154    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.484     6.095    reset_cond/Q[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.219 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=916, routed)         0.744     6.963    game_datapath/game_cu/rst
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.087 f  game_datapath/game_cu/D_p1_score_q[0]_i_20/O
                         net (fo=1, routed)           0.576     7.663    game_datapath/game_cu/D_p1_score_q[0]_i_20_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  game_datapath/game_cu/D_p1_score_q[0]_i_7/O
                         net (fo=33, routed)          0.771     8.557    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.292     8.849 r  game_datapath/game_cu/out1_carry_i_29/O
                         net (fo=3, routed)           0.667     9.517    game_datapath/game_cu/out1_carry_i_29_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.297     9.814 r  game_datapath/game_cu/out1_carry_i_16/O
                         net (fo=6, routed)           0.771    10.584    game_datapath/game_cu/out1_carry_i_16_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.708 f  game_datapath/game_cu/D_p1_score_q[4]_i_6/O
                         net (fo=2, routed)           0.656    11.365    game_datapath/game_cu/D_p1_score_q[4]_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    11.489 f  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=1, routed)           0.151    11.640    game_datapath/game_cu/D_p1_score_q[13]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  game_datapath/game_cu/D_p1_score_q[13]_i_12/O
                         net (fo=2, routed)           0.301    12.065    game_datapath/game_cu/D_p1_score_q[13]_i_12_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.189 f  game_datapath/game_cu/D_p1_score_q[16]_i_13/O
                         net (fo=1, routed)           0.433    12.622    game_datapath/game_cu/D_p1_score_q[16]_i_13_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.746 r  game_datapath/game_cu/D_p1_score_q[16]_i_9/O
                         net (fo=2, routed)           0.161    12.907    game_datapath/game_cu/D_p1_score_q[16]_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.031 f  game_datapath/game_cu/D_p1_score_q[23]_i_15/O
                         net (fo=1, routed)           0.295    13.326    game_datapath/game_cu/D_p1_score_q[23]_i_15_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  game_datapath/game_cu/D_p1_score_q[23]_i_13/O
                         net (fo=2, routed)           0.304    13.755    game_datapath/game_cu/D_p1_score_q[23]_i_13_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game_datapath/game_cu/D_p1_score_q[23]_i_10/O
                         net (fo=1, routed)           0.284    14.163    game_datapath/game_cu/D_p1_score_q[23]_i_10_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.287 r  game_datapath/game_cu/D_p1_score_q[23]_i_6/O
                         net (fo=2, routed)           0.324    14.611    game_datapath/game_cu/D_p1_score_q[23]_i_6_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  game_datapath/game_cu/D_p1_score_q[23]_i_3/O
                         net (fo=3, routed)           0.333    15.068    game_datapath/game_cu/D_p1_score_q[23]_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    15.192 r  game_datapath/game_cu/D_p1_score_q[25]_i_3/O
                         net (fo=3, routed)           0.306    15.498    game_datapath/game_cu/D_p1_score_q[25]_i_3_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.622 r  game_datapath/game_cu/D_p1_score_q[27]_i_3/O
                         net (fo=1, routed)           0.297    15.919    game_datapath/game_cu/D_p1_score_q[27]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.043 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=16, routed)          0.718    16.761    game_datapath/game_regfiles/D[27]
    SLICE_X2Y9           FDRE                                         r  game_datapath/game_regfiles/D_lane_3_color_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.517    14.922    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  game_datapath/game_regfiles/D_lane_3_color_q_reg[27]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X2Y9           FDRE (Setup_fdre_C_D)       -0.028    15.118    game_datapath/game_regfiles/D_lane_3_color_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                 -1.643    

Slack (VIOLATED) :        -1.637ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_current_timer_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 3.029ns (26.320%)  route 8.479ns (73.680%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.570     5.154    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.484     6.095    reset_cond/Q[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.219 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=916, routed)         0.744     6.963    game_datapath/game_cu/rst
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.087 f  game_datapath/game_cu/D_p1_score_q[0]_i_20/O
                         net (fo=1, routed)           0.576     7.663    game_datapath/game_cu/D_p1_score_q[0]_i_20_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  game_datapath/game_cu/D_p1_score_q[0]_i_7/O
                         net (fo=33, routed)          0.771     8.557    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.292     8.849 r  game_datapath/game_cu/out1_carry_i_29/O
                         net (fo=3, routed)           0.667     9.517    game_datapath/game_cu/out1_carry_i_29_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.297     9.814 r  game_datapath/game_cu/out1_carry_i_16/O
                         net (fo=6, routed)           0.771    10.584    game_datapath/game_cu/out1_carry_i_16_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.708 f  game_datapath/game_cu/D_p1_score_q[4]_i_6/O
                         net (fo=2, routed)           0.656    11.365    game_datapath/game_cu/D_p1_score_q[4]_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    11.489 f  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=1, routed)           0.151    11.640    game_datapath/game_cu/D_p1_score_q[13]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  game_datapath/game_cu/D_p1_score_q[13]_i_12/O
                         net (fo=2, routed)           0.301    12.065    game_datapath/game_cu/D_p1_score_q[13]_i_12_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.189 f  game_datapath/game_cu/D_p1_score_q[16]_i_13/O
                         net (fo=1, routed)           0.433    12.622    game_datapath/game_cu/D_p1_score_q[16]_i_13_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.746 r  game_datapath/game_cu/D_p1_score_q[16]_i_9/O
                         net (fo=2, routed)           0.161    12.907    game_datapath/game_cu/D_p1_score_q[16]_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.031 f  game_datapath/game_cu/D_p1_score_q[23]_i_15/O
                         net (fo=1, routed)           0.295    13.326    game_datapath/game_cu/D_p1_score_q[23]_i_15_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  game_datapath/game_cu/D_p1_score_q[23]_i_13/O
                         net (fo=2, routed)           0.291    13.742    game_datapath/game_cu/D_p1_score_q[23]_i_13_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.124    13.866 f  game_datapath/game_cu/D_p1_score_q[31]_i_74/O
                         net (fo=1, routed)           0.289    14.155    game_datapath/game_cu/D_p1_score_q[31]_i_74_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.279 r  game_datapath/game_cu/D_p1_score_q[31]_i_66/O
                         net (fo=2, routed)           0.402    14.681    game_datapath/game_cu/D_p1_score_q[31]_i_66_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    14.805 r  game_datapath/game_cu/D_p1_score_q[28]_i_10/O
                         net (fo=1, routed)           0.161    14.966    game_datapath/game_cu/D_p1_score_q[28]_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.090 r  game_datapath/game_cu/D_p1_score_q[28]_i_6/O
                         net (fo=1, routed)           0.165    15.255    game_datapath/game_cu/D_p1_score_q[28]_i_6_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.379 r  game_datapath/game_cu/D_p1_score_q[28]_i_2/O
                         net (fo=1, routed)           0.570    15.948    game_datapath/game_cu/D_p1_score_q[28]_i_2_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.124    16.072 r  game_datapath/game_cu/D_p1_score_q[28]_i_1/O
                         net (fo=16, routed)          0.590    16.663    game_datapath/game_regfiles/D[28]
    SLICE_X9Y18          FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.440    14.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[28]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)       -0.043    15.026    game_datapath/game_regfiles/D_current_timer_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -16.663    
  -------------------------------------------------------------------
                         slack                                 -1.637    

Slack (VIOLATED) :        -1.607ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 3.029ns (26.320%)  route 8.479ns (73.680%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.570     5.154    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.484     6.095    reset_cond/Q[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.219 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=916, routed)         0.744     6.963    game_datapath/game_cu/rst
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.087 f  game_datapath/game_cu/D_p1_score_q[0]_i_20/O
                         net (fo=1, routed)           0.576     7.663    game_datapath/game_cu/D_p1_score_q[0]_i_20_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  game_datapath/game_cu/D_p1_score_q[0]_i_7/O
                         net (fo=33, routed)          0.771     8.557    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.292     8.849 r  game_datapath/game_cu/out1_carry_i_29/O
                         net (fo=3, routed)           0.667     9.517    game_datapath/game_cu/out1_carry_i_29_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.297     9.814 r  game_datapath/game_cu/out1_carry_i_16/O
                         net (fo=6, routed)           0.771    10.584    game_datapath/game_cu/out1_carry_i_16_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.708 f  game_datapath/game_cu/D_p1_score_q[4]_i_6/O
                         net (fo=2, routed)           0.656    11.365    game_datapath/game_cu/D_p1_score_q[4]_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    11.489 f  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=1, routed)           0.151    11.640    game_datapath/game_cu/D_p1_score_q[13]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  game_datapath/game_cu/D_p1_score_q[13]_i_12/O
                         net (fo=2, routed)           0.301    12.065    game_datapath/game_cu/D_p1_score_q[13]_i_12_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.189 f  game_datapath/game_cu/D_p1_score_q[16]_i_13/O
                         net (fo=1, routed)           0.433    12.622    game_datapath/game_cu/D_p1_score_q[16]_i_13_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.746 r  game_datapath/game_cu/D_p1_score_q[16]_i_9/O
                         net (fo=2, routed)           0.161    12.907    game_datapath/game_cu/D_p1_score_q[16]_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.031 f  game_datapath/game_cu/D_p1_score_q[23]_i_15/O
                         net (fo=1, routed)           0.295    13.326    game_datapath/game_cu/D_p1_score_q[23]_i_15_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  game_datapath/game_cu/D_p1_score_q[23]_i_13/O
                         net (fo=2, routed)           0.291    13.742    game_datapath/game_cu/D_p1_score_q[23]_i_13_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.124    13.866 f  game_datapath/game_cu/D_p1_score_q[31]_i_74/O
                         net (fo=1, routed)           0.289    14.155    game_datapath/game_cu/D_p1_score_q[31]_i_74_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.279 r  game_datapath/game_cu/D_p1_score_q[31]_i_66/O
                         net (fo=2, routed)           0.402    14.681    game_datapath/game_cu/D_p1_score_q[31]_i_66_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    14.805 r  game_datapath/game_cu/D_p1_score_q[28]_i_10/O
                         net (fo=1, routed)           0.161    14.966    game_datapath/game_cu/D_p1_score_q[28]_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.090 r  game_datapath/game_cu/D_p1_score_q[28]_i_6/O
                         net (fo=1, routed)           0.165    15.255    game_datapath/game_cu/D_p1_score_q[28]_i_6_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.379 r  game_datapath/game_cu/D_p1_score_q[28]_i_2/O
                         net (fo=1, routed)           0.570    15.948    game_datapath/game_cu/D_p1_score_q[28]_i_2_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.124    16.072 r  game_datapath/game_cu/D_p1_score_q[28]_i_1/O
                         net (fo=16, routed)          0.590    16.663    game_datapath/game_regfiles/D[28]
    SLICE_X8Y18          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.440    14.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[28]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)       -0.013    15.056    game_datapath/game_regfiles/D_p1_score_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -16.663    
  -------------------------------------------------------------------
                         slack                                 -1.607    

Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_1_sushi_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.506ns  (logic 3.029ns (26.326%)  route 8.477ns (73.674%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.570     5.154    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.484     6.095    reset_cond/Q[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.219 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=916, routed)         0.744     6.963    game_datapath/game_cu/rst
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.087 f  game_datapath/game_cu/D_p1_score_q[0]_i_20/O
                         net (fo=1, routed)           0.576     7.663    game_datapath/game_cu/D_p1_score_q[0]_i_20_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  game_datapath/game_cu/D_p1_score_q[0]_i_7/O
                         net (fo=33, routed)          0.771     8.557    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.292     8.849 r  game_datapath/game_cu/out1_carry_i_29/O
                         net (fo=3, routed)           0.667     9.517    game_datapath/game_cu/out1_carry_i_29_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.297     9.814 r  game_datapath/game_cu/out1_carry_i_16/O
                         net (fo=6, routed)           0.771    10.584    game_datapath/game_cu/out1_carry_i_16_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.708 f  game_datapath/game_cu/D_p1_score_q[4]_i_6/O
                         net (fo=2, routed)           0.656    11.365    game_datapath/game_cu/D_p1_score_q[4]_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    11.489 f  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=1, routed)           0.151    11.640    game_datapath/game_cu/D_p1_score_q[13]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  game_datapath/game_cu/D_p1_score_q[13]_i_12/O
                         net (fo=2, routed)           0.301    12.065    game_datapath/game_cu/D_p1_score_q[13]_i_12_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.189 f  game_datapath/game_cu/D_p1_score_q[16]_i_13/O
                         net (fo=1, routed)           0.433    12.622    game_datapath/game_cu/D_p1_score_q[16]_i_13_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.746 r  game_datapath/game_cu/D_p1_score_q[16]_i_9/O
                         net (fo=2, routed)           0.161    12.907    game_datapath/game_cu/D_p1_score_q[16]_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.031 f  game_datapath/game_cu/D_p1_score_q[23]_i_15/O
                         net (fo=1, routed)           0.295    13.326    game_datapath/game_cu/D_p1_score_q[23]_i_15_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  game_datapath/game_cu/D_p1_score_q[23]_i_13/O
                         net (fo=2, routed)           0.291    13.742    game_datapath/game_cu/D_p1_score_q[23]_i_13_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.124    13.866 f  game_datapath/game_cu/D_p1_score_q[31]_i_74/O
                         net (fo=1, routed)           0.289    14.155    game_datapath/game_cu/D_p1_score_q[31]_i_74_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.279 r  game_datapath/game_cu/D_p1_score_q[31]_i_66/O
                         net (fo=2, routed)           0.402    14.681    game_datapath/game_cu/D_p1_score_q[31]_i_66_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    14.805 r  game_datapath/game_cu/D_p1_score_q[28]_i_10/O
                         net (fo=1, routed)           0.161    14.966    game_datapath/game_cu/D_p1_score_q[28]_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.090 r  game_datapath/game_cu/D_p1_score_q[28]_i_6/O
                         net (fo=1, routed)           0.165    15.255    game_datapath/game_cu/D_p1_score_q[28]_i_6_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.379 r  game_datapath/game_cu/D_p1_score_q[28]_i_2/O
                         net (fo=1, routed)           0.570    15.948    game_datapath/game_cu/D_p1_score_q[28]_i_2_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.124    16.072 r  game_datapath/game_cu/D_p1_score_q[28]_i_1/O
                         net (fo=16, routed)          0.588    16.660    game_datapath/game_regfiles/D[28]
    SLICE_X8Y17          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.442    14.847    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[28]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)       -0.013    15.058    game_datapath/game_regfiles/D_lane_1_sushi_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -16.660    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.601ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_score_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.506ns  (logic 3.029ns (26.325%)  route 8.477ns (73.675%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.570     5.154    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.484     6.095    reset_cond/Q[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.219 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=916, routed)         0.744     6.963    game_datapath/game_cu/rst
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.087 f  game_datapath/game_cu/D_p1_score_q[0]_i_20/O
                         net (fo=1, routed)           0.576     7.663    game_datapath/game_cu/D_p1_score_q[0]_i_20_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  game_datapath/game_cu/D_p1_score_q[0]_i_7/O
                         net (fo=33, routed)          0.771     8.557    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.292     8.849 r  game_datapath/game_cu/out1_carry_i_29/O
                         net (fo=3, routed)           0.667     9.517    game_datapath/game_cu/out1_carry_i_29_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.297     9.814 r  game_datapath/game_cu/out1_carry_i_16/O
                         net (fo=6, routed)           0.771    10.584    game_datapath/game_cu/out1_carry_i_16_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.708 f  game_datapath/game_cu/D_p1_score_q[4]_i_6/O
                         net (fo=2, routed)           0.656    11.365    game_datapath/game_cu/D_p1_score_q[4]_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    11.489 f  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=1, routed)           0.151    11.640    game_datapath/game_cu/D_p1_score_q[13]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  game_datapath/game_cu/D_p1_score_q[13]_i_12/O
                         net (fo=2, routed)           0.301    12.065    game_datapath/game_cu/D_p1_score_q[13]_i_12_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.189 f  game_datapath/game_cu/D_p1_score_q[16]_i_13/O
                         net (fo=1, routed)           0.433    12.622    game_datapath/game_cu/D_p1_score_q[16]_i_13_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.746 r  game_datapath/game_cu/D_p1_score_q[16]_i_9/O
                         net (fo=2, routed)           0.161    12.907    game_datapath/game_cu/D_p1_score_q[16]_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.031 f  game_datapath/game_cu/D_p1_score_q[23]_i_15/O
                         net (fo=1, routed)           0.295    13.326    game_datapath/game_cu/D_p1_score_q[23]_i_15_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  game_datapath/game_cu/D_p1_score_q[23]_i_13/O
                         net (fo=2, routed)           0.291    13.742    game_datapath/game_cu/D_p1_score_q[23]_i_13_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.124    13.866 f  game_datapath/game_cu/D_p1_score_q[31]_i_74/O
                         net (fo=1, routed)           0.289    14.155    game_datapath/game_cu/D_p1_score_q[31]_i_74_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.279 r  game_datapath/game_cu/D_p1_score_q[31]_i_66/O
                         net (fo=2, routed)           0.402    14.681    game_datapath/game_cu/D_p1_score_q[31]_i_66_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    14.805 r  game_datapath/game_cu/D_p1_score_q[28]_i_10/O
                         net (fo=1, routed)           0.161    14.966    game_datapath/game_cu/D_p1_score_q[28]_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.090 r  game_datapath/game_cu/D_p1_score_q[28]_i_6/O
                         net (fo=1, routed)           0.165    15.255    game_datapath/game_cu/D_p1_score_q[28]_i_6_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.379 r  game_datapath/game_cu/D_p1_score_q[28]_i_2/O
                         net (fo=1, routed)           0.570    15.948    game_datapath/game_cu/D_p1_score_q[28]_i_2_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.124    16.072 r  game_datapath/game_cu/D_p1_score_q[28]_i_1/O
                         net (fo=16, routed)          0.588    16.661    game_datapath/game_regfiles/D[28]
    SLICE_X12Y15         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.444    14.849    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[28]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)       -0.013    15.060    game_datapath/game_regfiles/D_p2_score_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                 -1.601    

Slack (VIOLATED) :        -1.570ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_chef_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.408ns  (logic 3.029ns (26.552%)  route 8.379ns (73.448%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.570     5.154    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.484     6.095    reset_cond/Q[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.219 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=916, routed)         0.744     6.963    game_datapath/game_cu/rst
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.087 f  game_datapath/game_cu/D_p1_score_q[0]_i_20/O
                         net (fo=1, routed)           0.576     7.663    game_datapath/game_cu/D_p1_score_q[0]_i_20_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  game_datapath/game_cu/D_p1_score_q[0]_i_7/O
                         net (fo=33, routed)          0.771     8.557    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.292     8.849 r  game_datapath/game_cu/out1_carry_i_29/O
                         net (fo=3, routed)           0.667     9.517    game_datapath/game_cu/out1_carry_i_29_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.297     9.814 r  game_datapath/game_cu/out1_carry_i_16/O
                         net (fo=6, routed)           0.771    10.584    game_datapath/game_cu/out1_carry_i_16_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.708 f  game_datapath/game_cu/D_p1_score_q[4]_i_6/O
                         net (fo=2, routed)           0.656    11.365    game_datapath/game_cu/D_p1_score_q[4]_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    11.489 f  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=1, routed)           0.151    11.640    game_datapath/game_cu/D_p1_score_q[13]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  game_datapath/game_cu/D_p1_score_q[13]_i_12/O
                         net (fo=2, routed)           0.301    12.065    game_datapath/game_cu/D_p1_score_q[13]_i_12_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.189 f  game_datapath/game_cu/D_p1_score_q[16]_i_13/O
                         net (fo=1, routed)           0.433    12.622    game_datapath/game_cu/D_p1_score_q[16]_i_13_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.746 r  game_datapath/game_cu/D_p1_score_q[16]_i_9/O
                         net (fo=2, routed)           0.161    12.907    game_datapath/game_cu/D_p1_score_q[16]_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.031 f  game_datapath/game_cu/D_p1_score_q[23]_i_15/O
                         net (fo=1, routed)           0.295    13.326    game_datapath/game_cu/D_p1_score_q[23]_i_15_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  game_datapath/game_cu/D_p1_score_q[23]_i_13/O
                         net (fo=2, routed)           0.291    13.742    game_datapath/game_cu/D_p1_score_q[23]_i_13_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.124    13.866 f  game_datapath/game_cu/D_p1_score_q[31]_i_74/O
                         net (fo=1, routed)           0.289    14.155    game_datapath/game_cu/D_p1_score_q[31]_i_74_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.279 r  game_datapath/game_cu/D_p1_score_q[31]_i_66/O
                         net (fo=2, routed)           0.402    14.681    game_datapath/game_cu/D_p1_score_q[31]_i_66_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    14.805 r  game_datapath/game_cu/D_p1_score_q[28]_i_10/O
                         net (fo=1, routed)           0.161    14.966    game_datapath/game_cu/D_p1_score_q[28]_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.090 r  game_datapath/game_cu/D_p1_score_q[28]_i_6/O
                         net (fo=1, routed)           0.165    15.255    game_datapath/game_cu/D_p1_score_q[28]_i_6_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.379 r  game_datapath/game_cu/D_p1_score_q[28]_i_2/O
                         net (fo=1, routed)           0.570    15.948    game_datapath/game_cu/D_p1_score_q[28]_i_2_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.124    16.072 r  game_datapath/game_cu/D_p1_score_q[28]_i_1/O
                         net (fo=16, routed)          0.490    16.562    game_datapath/game_regfiles/D[28]
    SLICE_X9Y15          FDRE                                         r  game_datapath/game_regfiles/D_p1_chef_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.444    14.849    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  game_datapath/game_regfiles/D_p1_chef_q_reg[28]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)       -0.081    14.992    game_datapath/game_regfiles/D_p1_chef_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -16.562    
  -------------------------------------------------------------------
                         slack                                 -1.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 p1_chef_driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_chef_driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.584     1.528    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  p1_chef_driver/D_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.085     1.754    p1_chef_driver/D_ctr_q[0]
    SLICE_X6Y20          LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  p1_chef_driver/D_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    p1_chef_driver/D_ctr_d__0[4]
    SLICE_X6Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.853     2.043    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.121     1.662    p1_chef_driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lane_4_sushi_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_4_sushi_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.556     1.500    lane_4_sushi_driver/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  lane_4_sushi_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lane_4_sushi_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.102     1.743    lane_4_sushi_driver/D_bit_ctr_q[3]
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.048     1.791 r  lane_4_sushi_driver/D_bit_ctr_q[4]_i_2__4/O
                         net (fo=1, routed)           0.000     1.791    lane_4_sushi_driver/D_bit_ctr_q[4]_i_2__4_n_0
    SLICE_X12Y22         FDRE                                         r  lane_4_sushi_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.823     2.013    lane_4_sushi_driver/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  lane_4_sushi_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.131     1.644    lane_4_sushi_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 p2_chef_driver/D_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_chef_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.558     1.502    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  p2_chef_driver/D_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  p2_chef_driver/D_bit_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.113     1.756    p2_chef_driver/D_bit_ctr_q[1]
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.048     1.804 r  p2_chef_driver/D_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.804    p2_chef_driver/D_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X12Y19         FDRE                                         r  p2_chef_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.826     2.016    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  p2_chef_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.131     1.646    p2_chef_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 p2_chef_driver/D_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_chef_driver/D_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.558     1.502    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  p2_chef_driver/D_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  p2_chef_driver/D_bit_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.113     1.756    p2_chef_driver/D_bit_ctr_q[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  p2_chef_driver/D_bit_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    p2_chef_driver/D_bit_ctr_q[2]_i_1__0_n_0
    SLICE_X12Y19         FDRE                                         r  p2_chef_driver/D_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.826     2.016    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  p2_chef_driver/D_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.121     1.636    p2_chef_driver/D_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 p1_chef_driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_chef_driver/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.584     1.528    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  p1_chef_driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.120     1.789    p1_chef_driver/D_ctr_q[1]
    SLICE_X6Y20          LUT5 (Prop_lut5_I2_O)        0.048     1.837 r  p1_chef_driver/D_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    p1_chef_driver/D_ctr_d__0[3]
    SLICE_X6Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.853     2.043    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[3]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.131     1.672    p1_chef_driver/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 p1_chef_driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_chef_driver/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.584     1.528    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  p1_chef_driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.120     1.789    p1_chef_driver/D_ctr_q[1]
    SLICE_X6Y20          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  p1_chef_driver/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    p1_chef_driver/D_ctr_d__0[2]
    SLICE_X6Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.853     2.043    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.120     1.661    p1_chef_driver/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 lane_3_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_3_sushi_driver/D_pixel_address_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.035%)  route 0.124ns (39.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.560     1.504    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  lane_3_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  lane_3_sushi_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.124     1.769    lane_3_sushi_driver/pixel_address[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  lane_3_sushi_driver/D_pixel_address_ctr_q[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.814    lane_3_sushi_driver/D_pixel_address_ctr_q[3]_i_1__3_n_0
    SLICE_X14Y17         FDRE                                         r  lane_3_sushi_driver/D_pixel_address_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.828     2.018    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  lane_3_sushi_driver/D_pixel_address_ctr_q_reg[3]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.121     1.638    lane_3_sushi_driver/D_pixel_address_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 p1_chef_driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_chef_driver/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.584     1.528    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  p1_chef_driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.124     1.793    p1_chef_driver/D_ctr_q[1]
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  p1_chef_driver/D_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.838    p1_chef_driver/D_ctr_d__0[5]
    SLICE_X6Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.853     2.043    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  p1_chef_driver/D_ctr_q_reg[5]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.121     1.662    p1_chef_driver/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lane_3_sushi_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_3_sushi_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.555     1.499    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  lane_3_sushi_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.109     1.749    lane_3_sushi_driver/D_bit_ctr_q[3]
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.049     1.798 r  lane_3_sushi_driver/D_bit_ctr_q[4]_i_2__3/O
                         net (fo=1, routed)           0.000     1.798    lane_3_sushi_driver/D_bit_ctr_q[4]_i_2__3_n_0
    SLICE_X28Y19         FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.823     2.013    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X28Y19         FDRE (Hold_fdre_C_D)         0.107     1.619    lane_3_sushi_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 lane_2_sushi_driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_2_sushi_driver/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.556     1.500    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  lane_2_sushi_driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lane_2_sushi_driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.137     1.777    lane_2_sushi_driver/D_ctr_q[1]
    SLICE_X8Y27          LUT5 (Prop_lut5_I3_O)        0.048     1.825 r  lane_2_sushi_driver/D_ctr_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.825    lane_2_sushi_driver/D_ctr_d__0[3]
    SLICE_X8Y27          FDRE                                         r  lane_2_sushi_driver/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.823     2.013    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  lane_2_sushi_driver/D_ctr_q_reg[3]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.131     1.644    lane_2_sushi_driver/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    btn_cond_p1_button_flip/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    btn_cond_p1_button_flip/D_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.964ns  (logic 6.091ns (40.701%)  route 8.874ns (59.299%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.569     5.153    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/Q
                         net (fo=23, routed)          1.970     7.641    game_datapath/game_regfiles/M_game_datapath_p1_score_out[5]
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.152     7.793 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.656     8.449    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.055 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.274 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[0]
                         net (fo=4, routed)           1.020    10.295    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_5b5a4438_remainder0[5]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.295    10.590 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           0.647    11.237    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.878    12.239    game_datapath/game_regfiles/M_p1_score_bin_to_dec_converter_digits[0][1]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.124    12.363 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.742    13.104    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    13.228 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.120    14.349    game_datapath/game_regfiles/seg/values[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.153    14.502 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.840    16.342    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.776    20.117 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.117    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.850ns  (logic 6.115ns (41.177%)  route 8.735ns (58.823%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.569     5.153    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/Q
                         net (fo=23, routed)          1.970     7.641    game_datapath/game_regfiles/M_game_datapath_p1_score_out[5]
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.152     7.793 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.656     8.449    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.055 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.274 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[0]
                         net (fo=4, routed)           1.020    10.295    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_5b5a4438_remainder0[5]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.295    10.590 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           0.647    11.237    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.878    12.239    game_datapath/game_regfiles/M_p1_score_bin_to_dec_converter_digits[0][1]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.124    12.363 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.742    13.104    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    13.228 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.969    14.198    game_datapath/game_regfiles/seg/values[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.150    14.348 r  game_datapath/game_regfiles/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.853    16.200    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.803    20.003 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.003    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.606ns  (logic 5.857ns (40.100%)  route 8.749ns (59.900%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.569     5.153    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/Q
                         net (fo=23, routed)          1.970     7.641    game_datapath/game_regfiles/M_game_datapath_p1_score_out[5]
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.152     7.793 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.656     8.449    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.055 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.274 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[0]
                         net (fo=4, routed)           1.020    10.295    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_5b5a4438_remainder0[5]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.295    10.590 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           0.647    11.237    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.878    12.239    game_datapath/game_regfiles/M_p1_score_bin_to_dec_converter_digits[0][1]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.124    12.363 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.742    13.104    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    13.228 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.120    14.349    game_datapath/game_regfiles/seg/values[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.124    14.473 r  game_datapath/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716    16.188    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    19.759 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.759    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.567ns  (logic 6.061ns (41.605%)  route 8.507ns (58.395%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.569     5.153    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/Q
                         net (fo=23, routed)          1.970     7.641    game_datapath/game_regfiles/M_game_datapath_p1_score_out[5]
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.152     7.793 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.656     8.449    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.055 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.274 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[0]
                         net (fo=4, routed)           1.020    10.295    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_5b5a4438_remainder0[5]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.295    10.590 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           0.647    11.237    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.878    12.239    game_datapath/game_regfiles/M_p1_score_bin_to_dec_converter_digits[0][1]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.124    12.363 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.742    13.104    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    13.228 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.725    13.954    game_datapath/game_regfiles/seg/values[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.116    14.070 r  game_datapath/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.868    15.938    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.783    19.721 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.721    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.404ns  (logic 5.850ns (40.614%)  route 8.554ns (59.386%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.569     5.153    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/Q
                         net (fo=23, routed)          1.970     7.641    game_datapath/game_regfiles/M_game_datapath_p1_score_out[5]
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.152     7.793 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.656     8.449    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.055 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.274 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[0]
                         net (fo=4, routed)           1.020    10.295    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_5b5a4438_remainder0[5]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.295    10.590 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           0.647    11.237    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.878    12.239    game_datapath/game_regfiles/M_p1_score_bin_to_dec_converter_digits[0][1]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.124    12.363 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.742    13.104    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    13.228 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.969    14.198    game_datapath/game_regfiles/seg/values[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.124    14.322 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672    15.993    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    19.558 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.558    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.359ns  (logic 5.969ns (41.568%)  route 8.391ns (58.432%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.569     5.153    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/Q
                         net (fo=23, routed)          1.970     7.641    game_datapath/game_regfiles/M_game_datapath_p1_score_out[5]
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.152     7.793 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.656     8.449    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.055 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.378 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[1]
                         net (fo=4, routed)           0.828    10.206    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_5b5a4438_remainder0[6]
    SLICE_X3Y3           LUT5 (Prop_lut5_I2_O)        0.306    10.512 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.814    11.326    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124    11.450 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.615    12.065    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.124    12.189 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.624    12.813    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.937 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.221    14.158    game_datapath/game_regfiles/seg/values[2]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.124    14.282 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663    15.945    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    19.513 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.513    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.306ns  (logic 5.854ns (40.918%)  route 8.452ns (59.082%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.569     5.153    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_datapath/game_regfiles/D_p1_score_q_reg[5]/Q
                         net (fo=23, routed)          1.970     7.641    game_datapath/game_regfiles/M_game_datapath_p1_score_out[5]
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.152     7.793 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.656     8.449    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.055 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.274 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[0]
                         net (fo=4, routed)           1.020    10.295    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_5b5a4438_remainder0[5]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.295    10.590 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           0.647    11.237    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.878    12.239    game_datapath/game_regfiles/M_p1_score_bin_to_dec_converter_digits[0][1]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.124    12.363 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.742    13.104    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    13.228 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.725    13.954    game_datapath/game_regfiles/seg/values[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.124    14.078 r  game_datapath/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.814    15.892    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    19.459 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.459    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_1_sushi_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_1_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.016ns  (logic 5.007ns (35.725%)  route 9.009ns (64.275%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.561     5.145    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[0]/Q
                         net (fo=7, routed)           1.706     7.307    game_datapath/game_regfiles/M_game_datapath_lane_1_sushi_out[0]
    SLICE_X28Y6          LUT5 (Prop_lut5_I1_O)        0.124     7.431 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.980     8.411    game_datapath/game_regfiles/M_lane_1_sushi_rom_out[2][1]
    SLICE_X28Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.535 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.800     9.335    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I0_O)        0.124     9.459 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     9.459    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X28Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     9.671 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.115    10.786    lane_1_sushi_driver/M_lane_1_sushi_driver_color[0]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.299    11.085 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.829    11.914    lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.038 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.580    15.617    lane_1_sushi_data_OBUF
    T3                   OBUF (Prop_obuf_I_O)         3.544    19.161 r  lane_1_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    19.161    lane_1_sushi_data
    T3                                                                r  lane_1_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_2_sushi_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_2_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.689ns  (logic 5.240ns (38.276%)  route 8.449ns (61.724%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.637     5.221    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.677 f  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[3]/Q
                         net (fo=7, routed)           1.717     7.394    game_datapath/game_regfiles/M_game_datapath_lane_2_sushi_out[3]
    SLICE_X9Y22          LUT5 (Prop_lut5_I3_O)        0.154     7.548 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_12/O
                         net (fo=1, routed)           1.033     8.581    game_datapath/game_regfiles/M_lane_2_sushi_rom_out[8][1]
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.327     8.908 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.667     9.575    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.699 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     9.699    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     9.911 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.183    11.094    lane_2_sushi_driver/M_lane_2_sushi_driver_color[0]
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.299    11.393 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.484    11.877    lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    12.001 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.366    15.367    lane_2_sushi_data_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.544    18.910 r  lane_2_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.910    lane_2_sushi_data
    T4                                                                r  lane_2_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_3_sushi_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_3_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.364ns  (logic 5.019ns (40.596%)  route 7.345ns (59.404%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.568     5.152    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X14Y8          FDSE                                         r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDSE (Prop_fdse_C_Q)         0.518     5.670 r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[2]/Q
                         net (fo=7, routed)           1.509     7.179    game_datapath/game_regfiles/M_game_datapath_lane_3_sushi_out[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.303 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.665     7.969    game_datapath/game_regfiles/M_lane_3_sushi_rom_out[5][1]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.405     8.498    game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.622 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.622    game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X15Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     8.834 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.577     9.411    lane_3_sushi_driver/M_lane_3_sushi_driver_color[0]
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.299     9.710 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.289    10.000    lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.899    14.022    lane_3_sushi_data_OBUF
    L5                   OBUF (Prop_obuf_I_O)         3.494    17.517 r  lane_3_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    17.517    lane_3_sushi_data
    L5                                                                r  lane_3_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.429ns (62.868%)  route 0.844ns (37.132%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.595     1.539    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.207     1.887    seg/ctr/S[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.045     1.932 r  seg/ctr/ext_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.637     2.569    ext_select_OBUF[3]
    R15                  OBUF (Prop_obuf_I_O)         1.243     3.812 r  ext_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.812    ext_select[3]
    R15                                                               r  ext_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.496ns (64.162%)  route 0.835ns (35.838%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.595     1.539    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.238     1.918    game_datapath/game_regfiles/M_ctr_value[0]
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.963 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.271     2.234    game_datapath/game_regfiles/seg/values[3]
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.045     2.279 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.605    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     3.870 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.870    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.502ns (63.726%)  route 0.855ns (36.274%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.595     1.539    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.238     1.918    game_datapath/game_regfiles/M_ctr_value[0]
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.963 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.270     2.233    game_datapath/game_regfiles/seg/values[3]
    SLICE_X2Y5           LUT4 (Prop_lut4_I2_O)        0.045     2.278 r  game_datapath/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.347     2.625    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.271     3.896 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.896    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.431ns (59.977%)  route 0.955ns (40.023%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.595     1.539    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 f  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=13, routed)          0.258     1.937    seg/ctr/S[2]
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.045     1.982 r  seg/ctr/ext_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.698     2.680    ext_select_OBUF[2]
    R16                  OBUF (Prop_obuf_I_O)         1.245     3.925 r  ext_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.925    ext_select[2]
    R16                                                               r  ext_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.499ns (62.507%)  route 0.899ns (37.493%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.595     1.539    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=13, routed)          0.284     1.964    game_datapath/game_regfiles/M_ctr_value[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.045     2.009 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.288     2.296    game_datapath/game_regfiles/seg/values[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.045     2.341 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.669    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.938 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.938    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.499ns (61.756%)  route 0.928ns (38.244%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.595     1.539    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=13, routed)          0.284     1.964    game_datapath/game_regfiles/M_ctr_value[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.045     2.009 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.262     2.271    game_datapath/game_regfiles/seg/values[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.045     2.316 r  game_datapath/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.382     2.698    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.966 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.966    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_select[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.525ns (62.285%)  route 0.923ns (37.715%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.595     1.539    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=13, routed)          0.258     1.937    seg/ctr/S[2]
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.045     1.982 r  seg/ctr/ext_select_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.666     2.648    ext_select_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.339     3.987 r  ext_select_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.987    ext_select[4]
    P14                                                               r  ext_select[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.572ns (63.263%)  route 0.913ns (36.737%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.595     1.539    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.238     1.918    game_datapath/game_regfiles/M_ctr_value[0]
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.963 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.270     2.233    game_datapath/game_regfiles/seg/values[3]
    SLICE_X2Y5           LUT4 (Prop_lut4_I2_O)        0.049     2.282 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.687    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.337     4.024 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.024    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.506ns (60.444%)  route 0.986ns (39.556%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.595     1.539    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.205     1.884    seg/ctr/S[0]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.048     1.932 r  seg/ctr/ext_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.781     2.713    ext_select_OBUF[1]
    T14                  OBUF (Prop_obuf_I_O)         1.317     4.031 r  ext_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.031    ext_select[1]
    T14                                                               r  ext_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.444ns (57.822%)  route 1.053ns (42.178%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.595     1.539    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.368     2.048    seg/ctr/S[0]
    SLICE_X0Y6           LUT3 (Prop_lut3_I0_O)        0.045     2.093 r  seg/ctr/ext_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.778    ext_select_OBUF[0]
    T15                  OBUF (Prop_obuf_I_O)         1.258     4.035 r  ext_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.035    ext_select[0]
    T15                                                               r  ext_select[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.397ns  (logic 1.634ns (37.157%)  route 2.763ns (62.843%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.395     2.905    reset_cond/rst_n_IBUF
    SLICE_X1Y8           LUT1 (Prop_lut1_I0_O)        0.124     3.029 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.368     4.397    reset_cond/M_reset_cond_in
    SLICE_X8Y6           FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y6           FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.033ns  (logic 1.518ns (37.654%)  route 2.514ns (62.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           2.514     4.033    external_reset_cond/AS[0]
    SLICE_X4Y4           FDPE                                         f  external_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.517     4.922    external_reset_cond/clk_IBUF_BUFG
    SLICE_X4Y4           FDPE                                         r  external_reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.033ns  (logic 1.518ns (37.654%)  route 2.514ns (62.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           2.514     4.033    external_reset_cond/AS[0]
    SLICE_X4Y4           FDPE                                         f  external_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.517     4.922    external_reset_cond/clk_IBUF_BUFG
    SLICE_X4Y4           FDPE                                         r  external_reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.634ns (40.838%)  route 2.367ns (59.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.395     2.905    reset_cond/rst_n_IBUF
    SLICE_X1Y8           LUT1 (Prop_lut1_I0_O)        0.124     3.029 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.972     4.001    reset_cond/M_reset_cond_in
    SLICE_X5Y8           FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.516     4.921    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y8           FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.634ns (40.838%)  route 2.367ns (59.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.395     2.905    reset_cond/rst_n_IBUF
    SLICE_X1Y8           LUT1 (Prop_lut1_I0_O)        0.124     3.029 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.972     4.001    reset_cond/M_reset_cond_in
    SLICE_X5Y8           FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.516     4.921    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y8           FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.634ns (40.838%)  route 2.367ns (59.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.395     2.905    reset_cond/rst_n_IBUF
    SLICE_X1Y8           LUT1 (Prop_lut1_I0_O)        0.124     3.029 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.972     4.001    reset_cond/M_reset_cond_in
    SLICE_X5Y8           FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.516     4.921    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y8           FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.427ns  (logic 1.518ns (44.307%)  route 1.909ns (55.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           1.909     3.427    external_reset_cond/AS[0]
    SLICE_X11Y0          FDPE                                         f  external_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.452     4.857    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.834ns  (logic 1.518ns (53.589%)  route 1.315ns (46.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           1.315     2.834    external_reset_cond/AS[0]
    SLICE_X1Y4           FDPE                                         f  external_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.519     4.924    external_reset_cond/clk_IBUF_BUFG
    SLICE_X1Y4           FDPE                                         r  external_reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 1.534ns (62.707%)  route 0.913ns (37.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.913     2.447    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X3Y22          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.505     4.910    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.516ns (62.030%)  route 0.928ns (37.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.928     2.445    btn_cond_p2_button_left/sync/D[0]
    SLICE_X4Y27          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        1.503     4.908    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button_right
                            (input port)
  Destination:            btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.285ns (48.744%)  route 0.300ns (51.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  p1_button_right (IN)
                         net (fo=0)                   0.000     0.000    p1_button_right
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  p1_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.584    btn_cond_p1_button_right/sync/D[0]
    SLICE_X0Y23          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.851     2.041    btn_cond_p1_button_right/sync/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_flip
                            (input port)
  Destination:            btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.268ns (43.434%)  route 0.349ns (56.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  p2_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p2_button_flip
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p2_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.349     0.617    btn_cond_p2_button_flip/sync/D[0]
    SLICE_X5Y18          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.855     2.045    btn_cond_p2_button_flip/sync/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.284ns (44.072%)  route 0.360ns (55.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.644    btn_cond_p2_button_left/sync/D[0]
    SLICE_X4Y27          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.851     2.041    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.286ns (44.196%)  route 0.362ns (55.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.648    btn_cond_p2_button_right/sync/D[0]
    SLICE_X3Y24          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.850     2.040    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.288ns (44.461%)  route 0.360ns (55.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.648    btn_cond_p1_button_left/sync/D[0]
    SLICE_X4Y27          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.851     2.041    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.302ns (45.489%)  route 0.362ns (54.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.663    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X3Y22          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.853     2.043    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.286ns (35.170%)  route 0.527ns (64.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         0.286     0.286 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           0.527     0.813    external_reset_cond/AS[0]
    SLICE_X1Y4           FDPE                                         f  external_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.866     2.056    external_reset_cond/clk_IBUF_BUFG
    SLICE_X1Y4           FDPE                                         r  external_reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.286ns (26.147%)  route 0.808ns (73.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         0.286     0.286 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           0.808     1.094    external_reset_cond/AS[0]
    SLICE_X11Y0          FDPE                                         f  external_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.837     2.027    external_reset_cond/clk_IBUF_BUFG
    SLICE_X11Y0          FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.322ns (24.755%)  route 0.980ns (75.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.537     0.815    reset_cond/rst_n_IBUF
    SLICE_X1Y8           LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.443     1.302    reset_cond/M_reset_cond_in
    SLICE_X5Y8           FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y8           FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.322ns (24.755%)  route 0.980ns (75.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.537     0.815    reset_cond/rst_n_IBUF
    SLICE_X1Y8           LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.443     1.302    reset_cond/M_reset_cond_in
    SLICE_X5Y8           FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1043, routed)        0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y8           FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





