// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/24/2020 10:52:22"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	seg0,
	seg1,
	seg2,
	seg3,
	seg4,
	seg5);
input 	clk;
input 	rst;
output 	[6:0] seg0;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	[6:0] seg4;
output 	[6:0] seg5;

// Design Ports Information
// seg0[0]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[1]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[2]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[3]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[4]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[5]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[6]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[0]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[1]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[2]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[3]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[4]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[5]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[6]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[0]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[1]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[2]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[3]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[4]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[5]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[6]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \seg0[0]~output_o ;
wire \seg0[1]~output_o ;
wire \seg0[2]~output_o ;
wire \seg0[3]~output_o ;
wire \seg0[4]~output_o ;
wire \seg0[5]~output_o ;
wire \seg0[6]~output_o ;
wire \seg1[0]~output_o ;
wire \seg1[1]~output_o ;
wire \seg1[2]~output_o ;
wire \seg1[3]~output_o ;
wire \seg1[4]~output_o ;
wire \seg1[5]~output_o ;
wire \seg1[6]~output_o ;
wire \seg2[0]~output_o ;
wire \seg2[1]~output_o ;
wire \seg2[2]~output_o ;
wire \seg2[3]~output_o ;
wire \seg2[4]~output_o ;
wire \seg2[5]~output_o ;
wire \seg2[6]~output_o ;
wire \seg3[0]~output_o ;
wire \seg3[1]~output_o ;
wire \seg3[2]~output_o ;
wire \seg3[3]~output_o ;
wire \seg3[4]~output_o ;
wire \seg3[5]~output_o ;
wire \seg3[6]~output_o ;
wire \seg4[0]~output_o ;
wire \seg4[1]~output_o ;
wire \seg4[2]~output_o ;
wire \seg4[3]~output_o ;
wire \seg4[4]~output_o ;
wire \seg4[5]~output_o ;
wire \seg4[6]~output_o ;
wire \seg5[0]~output_o ;
wire \seg5[1]~output_o ;
wire \seg5[2]~output_o ;
wire \seg5[3]~output_o ;
wire \seg5[4]~output_o ;
wire \seg5[5]~output_o ;
wire \seg5[6]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \U0|Add0~0_combout ;
wire \U0|Add0~7 ;
wire \U0|Add0~8_combout ;
wire \U0|cnt_clk~1_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \U0|Add0~9 ;
wire \U0|Add0~10_combout ;
wire \U0|Add0~11 ;
wire \U0|Add0~12_combout ;
wire \U0|Add0~13 ;
wire \U0|Add0~14_combout ;
wire \U0|Add0~15 ;
wire \U0|Add0~16_combout ;
wire \U0|Add0~17 ;
wire \U0|Add0~18_combout ;
wire \U0|Equal0~5_combout ;
wire \U0|Equal0~6_combout ;
wire \U0|Add0~19 ;
wire \U0|Add0~20_combout ;
wire \U0|Add0~21 ;
wire \U0|Add0~22_combout ;
wire \U0|Add0~23 ;
wire \U0|Add0~24_combout ;
wire \U0|Add0~25 ;
wire \U0|Add0~26_combout ;
wire \U0|Add0~27 ;
wire \U0|Add0~28_combout ;
wire \U0|Add0~29 ;
wire \U0|Add0~30_combout ;
wire \U0|Add0~31 ;
wire \U0|Add0~32_combout ;
wire \U0|Add0~33 ;
wire \U0|Add0~34_combout ;
wire \U0|Add0~35 ;
wire \U0|Add0~36_combout ;
wire \U0|Add0~37 ;
wire \U0|Add0~38_combout ;
wire \U0|Add0~39 ;
wire \U0|Add0~40_combout ;
wire \U0|Add0~41 ;
wire \U0|Add0~42_combout ;
wire \U0|Equal0~1_combout ;
wire \U0|Equal0~2_combout ;
wire \U0|Add0~43 ;
wire \U0|Add0~44_combout ;
wire \U0|Add0~45 ;
wire \U0|Add0~46_combout ;
wire \U0|Add0~47 ;
wire \U0|Add0~48_combout ;
wire \U0|Equal0~0_combout ;
wire \U0|Equal0~3_combout ;
wire \U0|Equal0~4_combout ;
wire \U0|Equal0~7_combout ;
wire \U0|cnt_clk~0_combout ;
wire \U0|Add0~1 ;
wire \U0|Add0~2_combout ;
wire \U0|Add0~3 ;
wire \U0|Add0~4_combout ;
wire \U0|Add0~5 ;
wire \U0|Add0~6_combout ;
wire \U0|cnt_clk~2_combout ;
wire \U0|out_clk~0_combout ;
wire \U0|out_clk~1_combout ;
wire \U0|out_clk~feeder_combout ;
wire \U0|out_clk~q ;
wire \MIPS|myAdd1|out[2]~0_combout ;
wire \MIPS|myAdd1|out[3]~3 ;
wire \MIPS|myAdd1|out[4]~4_combout ;
wire \MIPS|myInstmem|Equal2~0_combout ;
wire \MIPS|myInstmem|Equal0~13_combout ;
wire \MIPS|myInstmem|Equal9~0_combout ;
wire \MIPS|myAdd1|out[6]~9 ;
wire \MIPS|myAdd1|out[7]~10_combout ;
wire \MIPS|myInstmem|WideOr7~combout ;
wire \MIPS|myAdd1|out[4]~5 ;
wire \MIPS|myAdd1|out[5]~6_combout ;
wire \MIPS|myInstmem|Equal0~15_combout ;
wire \MIPS|myInstmem|WideOr9~0_combout ;
wire \MIPS|myInstmem|Equal0~16_combout ;
wire \MIPS|myInstmem|Equal6~0_combout ;
wire \MIPS|myInstmem|Equal0~14_combout ;
wire \MIPS|myInstmem|WideNor0~0_combout ;
wire \MIPS|myInstmem|WideNor0~1_combout ;
wire \MIPS|myInstmem|WideOr6~0_combout ;
wire \MIPS|myALUcontrol|Selector3~0_combout ;
wire \MIPS|myInstmem|WideOr0~4_combout ;
wire \MIPS|myInstmem|WideOr0~2_combout ;
wire \MIPS|myInstmem|WideOr0~3_combout ;
wire \MIPS|myInstmem|WideNor0~2_combout ;
wire \MIPS|myInstmem|Equal7~0_combout ;
wire \MIPS|myInstmem|Equal7~1_combout ;
wire \MIPS|myInstmem|WideOr1~0_combout ;
wire \MIPS|myInstmem|WideOr1~combout ;
wire \MIPS|myInstmem|Equal5~0_combout ;
wire \MIPS|myInstmem|WideOr2~combout ;
wire \MIPS|myInstmem|WideNor0~3_combout ;
wire \MIPS|myInstmem|WideOr0~combout ;
wire \MIPS|myControl|WideOr0~2_combout ;
wire \MIPS|myInstmem|inst[21]~clkctrl_outclk ;
wire \MIPS|myInstmem|WideOr6~combout ;
wire \MIPS|myInstmem|WideOr5~combout ;
wire \MIPS|myInstmem|WideOr4~0_combout ;
wire \MIPS|myInstmem|WideOr4~combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MIPS|ALU_b[30]~0_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MIPS|ALU_b[31]~28_combout ;
wire \MIPS|myControl|Decoder0~0_combout ;
wire \MIPS|myALUcontrol|Selector3~1_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MIPS|ALU_b[29]~1_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MIPS|ALU_b[28]~2_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MIPS|ALU_b[27]~3_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MIPS|ALU_b[26]~4_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MIPS|ALU_b[25]~5_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MIPS|ALU_b[24]~6_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MIPS|ALU_b[23]~7_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MIPS|ALU_b[22]~8_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \MIPS|ALU_b[21]~9_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MIPS|ALU_b[20]~10_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MIPS|ALU_b[19]~11_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MIPS|ALU_b[18]~12_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MIPS|ALU_b[17]~13_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MIPS|ALU_b[16]~14_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MIPS|ALU_b[15]~15_combout ;
wire \MIPS|myControl|WideOr0~3_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \MIPS|ALU_b[12]~16_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MIPS|ALU_b[11]~17_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \MIPS|ALU_b[10]~18_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MIPS|ALU_b[9]~19_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MIPS|ALU_b[7]~20_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \MIPS|ALU_b[6]~21_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MIPS|ALU_b[5]~22_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MIPS|ALU_b[4]~23_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \MIPS|ALU_b[3]~24_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MIPS|ALU_b[2]~25_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \MIPS|ALU_b[1]~26_combout ;
wire \MIPS|myInstmem|WideOr10~0_combout ;
wire \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \MIPS|ALU_b[0]~27_combout ;
wire \MIPS|myALU|Add1~1_cout ;
wire \MIPS|myALU|Add1~3 ;
wire \MIPS|myALU|Add1~5 ;
wire \MIPS|myALU|Add1~7 ;
wire \MIPS|myALU|Add1~9 ;
wire \MIPS|myALU|Add1~11 ;
wire \MIPS|myALU|Add1~13 ;
wire \MIPS|myALU|Add1~15 ;
wire \MIPS|myALU|Add1~17 ;
wire \MIPS|myALU|Add1~19 ;
wire \MIPS|myALU|Add1~21 ;
wire \MIPS|myALU|Add1~23 ;
wire \MIPS|myALU|Add1~25 ;
wire \MIPS|myALU|Add1~27 ;
wire \MIPS|myALU|Add1~29 ;
wire \MIPS|myALU|Add1~31 ;
wire \MIPS|myALU|Add1~33 ;
wire \MIPS|myALU|Add1~35 ;
wire \MIPS|myALU|Add1~37 ;
wire \MIPS|myALU|Add1~39 ;
wire \MIPS|myALU|Add1~41 ;
wire \MIPS|myALU|Add1~43 ;
wire \MIPS|myALU|Add1~45 ;
wire \MIPS|myALU|Add1~47 ;
wire \MIPS|myALU|Add1~49 ;
wire \MIPS|myALU|Add1~51 ;
wire \MIPS|myALU|Add1~53 ;
wire \MIPS|myALU|Add1~55 ;
wire \MIPS|myALU|Add1~57 ;
wire \MIPS|myALU|Add1~59 ;
wire \MIPS|myALU|Add1~60_combout ;
wire \MIPS|myALU|Add1~61 ;
wire \MIPS|myALU|Add1~62_combout ;
wire \MIPS|branch_cond~0_combout ;
wire \MIPS|branch_cond~1_combout ;
wire \MIPS|myAdd2|out[0]~0_combout ;
wire \MIPS|branch_cond~2_combout ;
wire \MIPS|myALUcontrol|alucontrol[0]~0_combout ;
wire \MIPS|myALU|Mux29~0_combout ;
wire \MIPS|myALU|Mux25~0_combout ;
wire \MIPS|myALU|Add1~12_combout ;
wire \MIPS|myALU|Mux25~1_combout ;
wire \MIPS|ALU_b[8]~31_combout ;
wire \MIPS|myALU|Mux23~0_combout ;
wire \MIPS|myALU|Add1~16_combout ;
wire \MIPS|myALU|Mux23~1_combout ;
wire \MIPS|myALU|Mux3~0_combout ;
wire \MIPS|myALU|Add1~56_combout ;
wire \MIPS|myALU|Mux3~1_combout ;
wire \MIPS|myALU|Mux14~0_combout ;
wire \MIPS|myALU|Add1~34_combout ;
wire \MIPS|myALU|Mux14~1_combout ;
wire \MIPS|branch_cond~16_combout ;
wire \MIPS|myALU|Mux19~0_combout ;
wire \MIPS|myALU|Add1~24_combout ;
wire \MIPS|myALU|Mux19~1_combout ;
wire \MIPS|myALU|Add1~44_combout ;
wire \MIPS|myALU|Mux9~0_combout ;
wire \MIPS|myALU|Mux9~1_combout ;
wire \MIPS|myALU|Mux17~0_combout ;
wire \MIPS|ALU_b[14]~30_combout ;
wire \MIPS|myALU|Add1~28_combout ;
wire \MIPS|myALU|Mux17~1_combout ;
wire \MIPS|myALU|Mux15~0_combout ;
wire \MIPS|myALU|Add1~32_combout ;
wire \MIPS|myALU|Mux15~1_combout ;
wire \MIPS|branch_cond~15_combout ;
wire \MIPS|myALU|Add1~2_combout ;
wire \MIPS|myALU|Mux13~0_combout ;
wire \MIPS|myALU|Add1~36_combout ;
wire \MIPS|myALU|Mux13~1_combout ;
wire \MIPS|myALU|Add1~8_combout ;
wire \MIPS|myALU|Mux27~0_combout ;
wire \MIPS|myALU|Mux27~1_combout ;
wire \MIPS|myALU|Add1~40_combout ;
wire \MIPS|myALU|Mux11~0_combout ;
wire \MIPS|myALU|Mux11~1_combout ;
wire \MIPS|myALU|Mux5~0_combout ;
wire \MIPS|myALU|Add1~52_combout ;
wire \MIPS|myALU|Mux5~1_combout ;
wire \MIPS|branch_cond~17_combout ;
wire \MIPS|branch_cond~18_combout ;
wire \MIPS|ALU_b[13]~29_combout ;
wire \MIPS|myALU|Add1~26_combout ;
wire \MIPS|myALU|Mux18~0_combout ;
wire \MIPS|myALU|Mux18~1_combout ;
wire \MIPS|myALU|Add1~18_combout ;
wire \MIPS|myALU|Mux22~0_combout ;
wire \MIPS|myALU|Mux22~1_combout ;
wire \MIPS|myALU|Mux20~0_combout ;
wire \MIPS|myALU|Add1~22_combout ;
wire \MIPS|myALU|Mux20~1_combout ;
wire \MIPS|myALU|Mux24~0_combout ;
wire \MIPS|myALU|Add1~14_combout ;
wire \MIPS|myALU|Mux24~1_combout ;
wire \MIPS|branch_cond~4_combout ;
wire \MIPS|myALU|Mux26~0_combout ;
wire \MIPS|myALU|Add1~10_combout ;
wire \MIPS|myALU|Mux26~1_combout ;
wire \MIPS|myALU|Mux28~0_combout ;
wire \MIPS|myALU|Add1~6_combout ;
wire \MIPS|myALU|Mux28~1_combout ;
wire \MIPS|myALU|Add1~4_combout ;
wire \MIPS|myALU|Mux29~1_combout ;
wire \MIPS|myALU|Mux29~2_combout ;
wire \MIPS|myALU|Mux7~0_combout ;
wire \MIPS|myALU|Add1~48_combout ;
wire \MIPS|myALU|Mux7~1_combout ;
wire \MIPS|branch_cond~3_combout ;
wire \MIPS|myALU|Mux10~0_combout ;
wire \MIPS|myALU|Add1~42_combout ;
wire \MIPS|myALU|Mux10~1_combout ;
wire \MIPS|myALU|Mux8~0_combout ;
wire \MIPS|myALU|Add1~46_combout ;
wire \MIPS|myALU|Mux8~1_combout ;
wire \MIPS|myALU|Mux6~0_combout ;
wire \MIPS|myALU|Add1~50_combout ;
wire \MIPS|myALU|Mux6~1_combout ;
wire \MIPS|myALU|Mux4~0_combout ;
wire \MIPS|myALU|Add1~54_combout ;
wire \MIPS|myALU|Mux4~1_combout ;
wire \MIPS|branch_cond~13_combout ;
wire \MIPS|myALU|Mux2~0_combout ;
wire \MIPS|myALU|Add1~58_combout ;
wire \MIPS|myALU|Mux12~0_combout ;
wire \MIPS|branch_cond~9_combout ;
wire \MIPS|myALU|Mux21~0_combout ;
wire \MIPS|branch_cond~10_combout ;
wire \MIPS|myALU|Add1~20_combout ;
wire \MIPS|branch_cond~5_combout ;
wire \MIPS|myALU|Add1~30_combout ;
wire \MIPS|branch_cond~6_combout ;
wire \MIPS|myALU|Add1~38_combout ;
wire \MIPS|branch_cond~7_combout ;
wire \MIPS|branch_cond~8_combout ;
wire \MIPS|branch_cond~11_combout ;
wire \MIPS|branch_cond~12_combout ;
wire \MIPS|branch_cond~14_combout ;
wire \MIPS|branch_cond~19_combout ;
wire \MIPS|myAdd2|Add0~2_combout ;
wire \MIPS|myAdd2|out[0]~1 ;
wire \MIPS|myAdd2|out[1]~2_combout ;
wire \MIPS|myAdd2|Add0~3_combout ;
wire \MIPS|myAdd2|out[1]~3 ;
wire \MIPS|myAdd2|out[2]~5 ;
wire \MIPS|myAdd2|out[3]~7 ;
wire \MIPS|myAdd2|out[4]~9 ;
wire \MIPS|myAdd2|out[5]~11 ;
wire \MIPS|myAdd2|out[6]~13 ;
wire \MIPS|myAdd2|out[7]~14_combout ;
wire \MIPS|myAdd2|Add0~1_combout ;
wire \MIPS|myAdd1|out[7]~11 ;
wire \MIPS|myAdd1|out[8]~12_combout ;
wire \MIPS|myAdd2|out[7]~15 ;
wire \MIPS|myAdd2|out[8]~16_combout ;
wire \MIPS|myAdd2|Add0~27_combout ;
wire \MIPS|myAdd1|out[8]~13 ;
wire \MIPS|myAdd1|out[9]~14_combout ;
wire \MIPS|myAdd2|out[8]~17 ;
wire \MIPS|myAdd2|out[9]~18_combout ;
wire \MIPS|myAdd2|Add0~26_combout ;
wire \MIPS|myAdd1|out[9]~15 ;
wire \MIPS|myAdd1|out[10]~16_combout ;
wire \MIPS|myAdd2|out[9]~19 ;
wire \MIPS|myAdd2|out[10]~20_combout ;
wire \MIPS|myAdd2|Add0~25_combout ;
wire \MIPS|myAdd1|out[10]~17 ;
wire \MIPS|myAdd1|out[11]~18_combout ;
wire \MIPS|myAdd2|out[10]~21 ;
wire \MIPS|myAdd2|out[11]~22_combout ;
wire \MIPS|myAdd2|Add0~24_combout ;
wire \MIPS|myAdd1|out[11]~19 ;
wire \MIPS|myAdd1|out[12]~20_combout ;
wire \MIPS|myAdd2|out[11]~23 ;
wire \MIPS|myAdd2|out[12]~24_combout ;
wire \MIPS|myAdd2|Add0~23_combout ;
wire \MIPS|myAdd1|out[12]~21 ;
wire \MIPS|myAdd1|out[13]~22_combout ;
wire \MIPS|myAdd2|out[12]~25 ;
wire \MIPS|myAdd2|out[13]~26_combout ;
wire \MIPS|myAdd2|Add0~22_combout ;
wire \MIPS|myAdd1|out[13]~23 ;
wire \MIPS|myAdd1|out[14]~24_combout ;
wire \MIPS|myAdd2|out[13]~27 ;
wire \MIPS|myAdd2|out[14]~28_combout ;
wire \MIPS|myAdd2|Add0~21_combout ;
wire \MIPS|myAdd1|out[14]~25 ;
wire \MIPS|myAdd1|out[15]~26_combout ;
wire \MIPS|myAdd2|out[14]~29 ;
wire \MIPS|myAdd2|out[15]~30_combout ;
wire \MIPS|myAdd2|Add0~20_combout ;
wire \MIPS|myAdd1|out[15]~27 ;
wire \MIPS|myAdd1|out[16]~28_combout ;
wire \MIPS|myAdd2|out[15]~31 ;
wire \MIPS|myAdd2|out[16]~32_combout ;
wire \MIPS|myAdd2|Add0~19_combout ;
wire \MIPS|myInstmem|Equal0~9_combout ;
wire \MIPS|myInstmem|Equal0~10_combout ;
wire \MIPS|myInstmem|Equal0~11_combout ;
wire \MIPS|myInstmem|Equal0~12_combout ;
wire \MIPS|myInstmem|Equal1~0_combout ;
wire \MIPS|myAdd1|out[16]~29 ;
wire \MIPS|myAdd1|out[17]~30_combout ;
wire \MIPS|myAdd2|out[16]~33 ;
wire \MIPS|myAdd2|out[17]~34_combout ;
wire \MIPS|myAdd2|Add0~18_combout ;
wire \MIPS|myAdd1|out[17]~31 ;
wire \MIPS|myAdd1|out[18]~32_combout ;
wire \MIPS|myAdd2|out[17]~35 ;
wire \MIPS|myAdd2|out[18]~36_combout ;
wire \MIPS|myAdd2|Add0~17_combout ;
wire \MIPS|myAdd1|out[18]~33 ;
wire \MIPS|myAdd1|out[19]~34_combout ;
wire \MIPS|myAdd2|out[18]~37 ;
wire \MIPS|myAdd2|out[19]~38_combout ;
wire \MIPS|myAdd2|Add0~16_combout ;
wire \MIPS|myAdd1|out[19]~35 ;
wire \MIPS|myAdd1|out[20]~36_combout ;
wire \MIPS|myAdd2|out[19]~39 ;
wire \MIPS|myAdd2|out[20]~40_combout ;
wire \MIPS|myAdd2|Add0~15_combout ;
wire \MIPS|myAdd1|out[20]~37 ;
wire \MIPS|myAdd1|out[21]~38_combout ;
wire \MIPS|myAdd2|out[20]~41 ;
wire \MIPS|myAdd2|out[21]~42_combout ;
wire \MIPS|myAdd2|Add0~14_combout ;
wire \MIPS|myAdd1|out[21]~39 ;
wire \MIPS|myAdd1|out[22]~40_combout ;
wire \MIPS|myAdd2|out[21]~43 ;
wire \MIPS|myAdd2|out[22]~44_combout ;
wire \MIPS|myAdd2|Add0~13_combout ;
wire \MIPS|myAdd1|out[22]~41 ;
wire \MIPS|myAdd1|out[23]~42_combout ;
wire \MIPS|myAdd2|out[22]~45 ;
wire \MIPS|myAdd2|out[23]~46_combout ;
wire \MIPS|newPC[23]~3_combout ;
wire \MIPS|newPC[23]~4_combout ;
wire \MIPS|myAdd1|out[23]~43 ;
wire \MIPS|myAdd1|out[24]~44_combout ;
wire \MIPS|myAdd2|out[23]~47 ;
wire \MIPS|myAdd2|out[24]~48_combout ;
wire \MIPS|myAdd2|Add0~12_combout ;
wire \MIPS|myAdd1|out[24]~45 ;
wire \MIPS|myAdd1|out[25]~46_combout ;
wire \MIPS|myAdd2|out[24]~49 ;
wire \MIPS|myAdd2|out[25]~50_combout ;
wire \MIPS|myAdd2|Add0~11_combout ;
wire \MIPS|myAdd1|out[25]~47 ;
wire \MIPS|myAdd1|out[26]~48_combout ;
wire \MIPS|myAdd2|out[25]~51 ;
wire \MIPS|myAdd2|out[26]~52_combout ;
wire \MIPS|myAdd2|Add0~10_combout ;
wire \MIPS|myAdd1|out[26]~49 ;
wire \MIPS|myAdd1|out[27]~50_combout ;
wire \MIPS|myAdd2|out[26]~53 ;
wire \MIPS|myAdd2|out[27]~54_combout ;
wire \MIPS|myAdd2|Add0~9_combout ;
wire \MIPS|myAdd1|out[27]~51 ;
wire \MIPS|myAdd1|out[28]~52_combout ;
wire \MIPS|myAdd2|out[27]~55 ;
wire \MIPS|myAdd2|out[28]~56_combout ;
wire \MIPS|myAdd2|Add0~8_combout ;
wire \MIPS|myInstmem|Equal0~5_combout ;
wire \MIPS|myInstmem|Equal0~7_combout ;
wire \MIPS|myInstmem|Equal0~6_combout ;
wire \MIPS|myAdd1|out[28]~53 ;
wire \MIPS|myAdd1|out[29]~54_combout ;
wire \MIPS|myAdd2|out[28]~57 ;
wire \MIPS|myAdd2|out[29]~58_combout ;
wire \MIPS|myAdd2|Add0~7_combout ;
wire \MIPS|myAdd1|out[29]~55 ;
wire \MIPS|myAdd1|out[30]~56_combout ;
wire \MIPS|myAdd2|out[29]~59 ;
wire \MIPS|myAdd2|out[30]~60_combout ;
wire \MIPS|myAdd2|Add0~6_combout ;
wire \MIPS|myAdd1|out[30]~57 ;
wire \MIPS|myAdd1|out[31]~58_combout ;
wire \MIPS|myAdd2|out[30]~61 ;
wire \MIPS|myAdd2|out[31]~62_combout ;
wire \MIPS|myAdd2|Add0~5_combout ;
wire \MIPS|myInstmem|Equal0~4_combout ;
wire \MIPS|myInstmem|Equal0~8_combout ;
wire \MIPS|myInstmem|Equal2~1_combout ;
wire \MIPS|myInstmem|WideOr8~combout ;
wire \MIPS|myAdd2|out[4]~8_combout ;
wire \MIPS|myAdd2|Add0~0_combout ;
wire \MIPS|myInstmem|WideOr5~0_combout ;
wire \MIPS|myAdd2|out[2]~4_combout ;
wire \MIPS|branch_cond~20_combout ;
wire \MIPS|newPC[2]~2_combout ;
wire \MIPS|myAdd1|out[2]~1 ;
wire \MIPS|myAdd1|out[3]~2_combout ;
wire \MIPS|myAdd2|out[3]~6_combout ;
wire \MIPS|myAdd2|Add0~4_combout ;
wire \MIPS|myInstmem|Equal8~0_combout ;
wire \MIPS|myInstmem|Equal8~1_combout ;
wire \MIPS|myControl|Decoder0~1_combout ;
wire \MIPS|myAdd2|out[5]~10_combout ;
wire \MIPS|newPC[5]~0_combout ;
wire \MIPS|myAdd1|out[5]~7 ;
wire \MIPS|myAdd1|out[6]~8_combout ;
wire \MIPS|myAdd2|out[6]~12_combout ;
wire \MIPS|newPC[6]~1_combout ;
wire \myseg0|WideOr6~0_combout ;
wire \myseg0|WideOr5~0_combout ;
wire \myseg0|WideOr4~0_combout ;
wire \myseg0|WideOr3~0_combout ;
wire \myseg0|WideOr2~0_combout ;
wire \myseg0|WideOr1~0_combout ;
wire \myseg0|WideOr0~0_combout ;
wire \myseg1|WideOr6~0_combout ;
wire \myseg1|WideOr5~0_combout ;
wire \myseg1|WideOr4~0_combout ;
wire \myseg1|WideOr3~0_combout ;
wire \myseg1|WideOr2~0_combout ;
wire \myseg1|WideOr1~0_combout ;
wire \myseg1|WideOr0~0_combout ;
wire \myseg2|WideOr6~0_combout ;
wire \myseg2|WideOr5~0_combout ;
wire \myseg2|WideOr4~0_combout ;
wire \myseg2|WideOr3~0_combout ;
wire \myseg2|WideOr2~0_combout ;
wire \myseg2|WideOr1~0_combout ;
wire \myseg2|WideOr0~0_combout ;
wire \myseg3|WideOr6~0_combout ;
wire \myseg3|WideOr5~0_combout ;
wire \myseg3|WideOr4~0_combout ;
wire \myseg3|WideOr3~0_combout ;
wire \myseg3|WideOr2~0_combout ;
wire \myseg3|WideOr1~0_combout ;
wire \myseg3|WideOr0~0_combout ;
wire \myseg4|WideOr6~0_combout ;
wire \myseg4|WideOr5~0_combout ;
wire \myseg4|WideOr4~0_combout ;
wire \myseg4|WideOr3~0_combout ;
wire \myseg4|WideOr2~0_combout ;
wire \myseg4|WideOr1~0_combout ;
wire \myseg4|WideOr0~0_combout ;
wire \myseg5|WideOr6~0_combout ;
wire \myseg5|WideOr5~0_combout ;
wire \myseg5|WideOr4~0_combout ;
wire \myseg5|WideOr3~0_combout ;
wire \myseg5|WideOr2~0_combout ;
wire \myseg5|WideOr1~0_combout ;
wire \myseg5|WideOr0~0_combout ;
wire [24:0] \U0|cnt_clk ;
wire [31:0] \MIPS|myPC|pc ;
wire [31:0] \MIPS|myInstmem|inst ;

wire [35:0] \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a1  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a2  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a3  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a4  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a5  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a6  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a7  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a8  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a9  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a10  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a11  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a12  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a13  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a14  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a15  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a16  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a17  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a18  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a19  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a20  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a21  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a22  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a23  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a24  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a25  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a26  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a27  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a28  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a29  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a30  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a31  = \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \seg0[0]~output (
	.i(\myseg0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg0[0]~output .bus_hold = "false";
defparam \seg0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \seg0[1]~output (
	.i(\myseg0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg0[1]~output .bus_hold = "false";
defparam \seg0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \seg0[2]~output (
	.i(\myseg0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg0[2]~output .bus_hold = "false";
defparam \seg0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \seg0[3]~output (
	.i(\myseg0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg0[3]~output .bus_hold = "false";
defparam \seg0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \seg0[4]~output (
	.i(\myseg0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg0[4]~output .bus_hold = "false";
defparam \seg0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \seg0[5]~output (
	.i(\myseg0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg0[5]~output .bus_hold = "false";
defparam \seg0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \seg0[6]~output (
	.i(!\myseg0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg0[6]~output .bus_hold = "false";
defparam \seg0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \seg1[0]~output (
	.i(\myseg1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \seg1[1]~output (
	.i(\myseg1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \seg1[2]~output (
	.i(\myseg1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \seg1[3]~output (
	.i(\myseg1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \seg1[4]~output (
	.i(\myseg1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \seg1[5]~output (
	.i(\myseg1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \seg1[6]~output (
	.i(!\myseg1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \seg2[0]~output (
	.i(\myseg2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \seg2[1]~output (
	.i(\myseg2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \seg2[2]~output (
	.i(\myseg2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \seg2[3]~output (
	.i(\myseg2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \seg2[4]~output (
	.i(\myseg2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \seg2[5]~output (
	.i(\myseg2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \seg2[6]~output (
	.i(!\myseg2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \seg3[0]~output (
	.i(\myseg3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \seg3[1]~output (
	.i(\myseg3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \seg3[2]~output (
	.i(\myseg3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \seg3[3]~output (
	.i(\myseg3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \seg3[4]~output (
	.i(\myseg3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \seg3[5]~output (
	.i(\myseg3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \seg3[6]~output (
	.i(!\myseg3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \seg4[0]~output (
	.i(\myseg4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[0]~output .bus_hold = "false";
defparam \seg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \seg4[1]~output (
	.i(\myseg4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[1]~output .bus_hold = "false";
defparam \seg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \seg4[2]~output (
	.i(\myseg4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[2]~output .bus_hold = "false";
defparam \seg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \seg4[3]~output (
	.i(\myseg4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[3]~output .bus_hold = "false";
defparam \seg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \seg4[4]~output (
	.i(\myseg4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[4]~output .bus_hold = "false";
defparam \seg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \seg4[5]~output (
	.i(\myseg4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[5]~output .bus_hold = "false";
defparam \seg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \seg4[6]~output (
	.i(!\myseg4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[6]~output .bus_hold = "false";
defparam \seg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \seg5[0]~output (
	.i(\myseg5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[0]~output .bus_hold = "false";
defparam \seg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \seg5[1]~output (
	.i(\myseg5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[1]~output .bus_hold = "false";
defparam \seg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \seg5[2]~output (
	.i(\myseg5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[2]~output .bus_hold = "false";
defparam \seg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \seg5[3]~output (
	.i(\myseg5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[3]~output .bus_hold = "false";
defparam \seg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \seg5[4]~output (
	.i(\myseg5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[4]~output .bus_hold = "false";
defparam \seg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \seg5[5]~output (
	.i(\myseg5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[5]~output .bus_hold = "false";
defparam \seg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \seg5[6]~output (
	.i(!\myseg5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[6]~output .bus_hold = "false";
defparam \seg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \U0|Add0~0 (
// Equation(s):
// \U0|Add0~0_combout  = \U0|cnt_clk [0] $ (VCC)
// \U0|Add0~1  = CARRY(\U0|cnt_clk [0])

	.dataa(gnd),
	.datab(\U0|cnt_clk [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|Add0~0_combout ),
	.cout(\U0|Add0~1 ));
// synopsys translate_off
defparam \U0|Add0~0 .lut_mask = 16'h33CC;
defparam \U0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \U0|Add0~6 (
// Equation(s):
// \U0|Add0~6_combout  = (\U0|cnt_clk [3] & (!\U0|Add0~5 )) # (!\U0|cnt_clk [3] & ((\U0|Add0~5 ) # (GND)))
// \U0|Add0~7  = CARRY((!\U0|Add0~5 ) # (!\U0|cnt_clk [3]))

	.dataa(\U0|cnt_clk [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~5 ),
	.combout(\U0|Add0~6_combout ),
	.cout(\U0|Add0~7 ));
// synopsys translate_off
defparam \U0|Add0~6 .lut_mask = 16'h5A5F;
defparam \U0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \U0|Add0~8 (
// Equation(s):
// \U0|Add0~8_combout  = (\U0|cnt_clk [4] & (\U0|Add0~7  $ (GND))) # (!\U0|cnt_clk [4] & (!\U0|Add0~7  & VCC))
// \U0|Add0~9  = CARRY((\U0|cnt_clk [4] & !\U0|Add0~7 ))

	.dataa(\U0|cnt_clk [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~7 ),
	.combout(\U0|Add0~8_combout ),
	.cout(\U0|Add0~9 ));
// synopsys translate_off
defparam \U0|Add0~8 .lut_mask = 16'hA50A;
defparam \U0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \U0|cnt_clk~1 (
// Equation(s):
// \U0|cnt_clk~1_combout  = (\U0|Add0~8_combout  & !\U0|Equal0~7_combout )

	.dataa(gnd),
	.datab(\U0|Add0~8_combout ),
	.datac(gnd),
	.datad(\U0|Equal0~7_combout ),
	.cin(gnd),
	.combout(\U0|cnt_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|cnt_clk~1 .lut_mask = 16'h00CC;
defparam \U0|cnt_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \U0|cnt_clk[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|cnt_clk~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[4] .is_wysiwyg = "true";
defparam \U0|cnt_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \U0|Add0~10 (
// Equation(s):
// \U0|Add0~10_combout  = (\U0|cnt_clk [5] & (!\U0|Add0~9 )) # (!\U0|cnt_clk [5] & ((\U0|Add0~9 ) # (GND)))
// \U0|Add0~11  = CARRY((!\U0|Add0~9 ) # (!\U0|cnt_clk [5]))

	.dataa(gnd),
	.datab(\U0|cnt_clk [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~9 ),
	.combout(\U0|Add0~10_combout ),
	.cout(\U0|Add0~11 ));
// synopsys translate_off
defparam \U0|Add0~10 .lut_mask = 16'h3C3F;
defparam \U0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \U0|cnt_clk[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[5] .is_wysiwyg = "true";
defparam \U0|cnt_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \U0|Add0~12 (
// Equation(s):
// \U0|Add0~12_combout  = (\U0|cnt_clk [6] & (\U0|Add0~11  $ (GND))) # (!\U0|cnt_clk [6] & (!\U0|Add0~11  & VCC))
// \U0|Add0~13  = CARRY((\U0|cnt_clk [6] & !\U0|Add0~11 ))

	.dataa(gnd),
	.datab(\U0|cnt_clk [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~11 ),
	.combout(\U0|Add0~12_combout ),
	.cout(\U0|Add0~13 ));
// synopsys translate_off
defparam \U0|Add0~12 .lut_mask = 16'hC30C;
defparam \U0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \U0|cnt_clk[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[6] .is_wysiwyg = "true";
defparam \U0|cnt_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \U0|Add0~14 (
// Equation(s):
// \U0|Add0~14_combout  = (\U0|cnt_clk [7] & (!\U0|Add0~13 )) # (!\U0|cnt_clk [7] & ((\U0|Add0~13 ) # (GND)))
// \U0|Add0~15  = CARRY((!\U0|Add0~13 ) # (!\U0|cnt_clk [7]))

	.dataa(\U0|cnt_clk [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~13 ),
	.combout(\U0|Add0~14_combout ),
	.cout(\U0|Add0~15 ));
// synopsys translate_off
defparam \U0|Add0~14 .lut_mask = 16'h5A5F;
defparam \U0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \U0|cnt_clk[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[7] .is_wysiwyg = "true";
defparam \U0|cnt_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \U0|Add0~16 (
// Equation(s):
// \U0|Add0~16_combout  = (\U0|cnt_clk [8] & (\U0|Add0~15  $ (GND))) # (!\U0|cnt_clk [8] & (!\U0|Add0~15  & VCC))
// \U0|Add0~17  = CARRY((\U0|cnt_clk [8] & !\U0|Add0~15 ))

	.dataa(gnd),
	.datab(\U0|cnt_clk [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~15 ),
	.combout(\U0|Add0~16_combout ),
	.cout(\U0|Add0~17 ));
// synopsys translate_off
defparam \U0|Add0~16 .lut_mask = 16'hC30C;
defparam \U0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \U0|cnt_clk[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[8] .is_wysiwyg = "true";
defparam \U0|cnt_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \U0|Add0~18 (
// Equation(s):
// \U0|Add0~18_combout  = (\U0|cnt_clk [9] & (!\U0|Add0~17 )) # (!\U0|cnt_clk [9] & ((\U0|Add0~17 ) # (GND)))
// \U0|Add0~19  = CARRY((!\U0|Add0~17 ) # (!\U0|cnt_clk [9]))

	.dataa(\U0|cnt_clk [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~17 ),
	.combout(\U0|Add0~18_combout ),
	.cout(\U0|Add0~19 ));
// synopsys translate_off
defparam \U0|Add0~18 .lut_mask = 16'h5A5F;
defparam \U0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N27
dffeas \U0|cnt_clk[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[9] .is_wysiwyg = "true";
defparam \U0|cnt_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \U0|Equal0~5 (
// Equation(s):
// \U0|Equal0~5_combout  = (!\U0|cnt_clk [7] & (!\U0|cnt_clk [8] & (!\U0|cnt_clk [9] & !\U0|cnt_clk [6])))

	.dataa(\U0|cnt_clk [7]),
	.datab(\U0|cnt_clk [8]),
	.datac(\U0|cnt_clk [9]),
	.datad(\U0|cnt_clk [6]),
	.cin(gnd),
	.combout(\U0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|Equal0~5 .lut_mask = 16'h0001;
defparam \U0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \U0|Equal0~6 (
// Equation(s):
// \U0|Equal0~6_combout  = (!\U0|cnt_clk [2] & (!\U0|cnt_clk [5] & (!\U0|cnt_clk [1] & \U0|Equal0~5_combout )))

	.dataa(\U0|cnt_clk [2]),
	.datab(\U0|cnt_clk [5]),
	.datac(\U0|cnt_clk [1]),
	.datad(\U0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\U0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|Equal0~6 .lut_mask = 16'h0100;
defparam \U0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \U0|Add0~20 (
// Equation(s):
// \U0|Add0~20_combout  = (\U0|cnt_clk [10] & (\U0|Add0~19  $ (GND))) # (!\U0|cnt_clk [10] & (!\U0|Add0~19  & VCC))
// \U0|Add0~21  = CARRY((\U0|cnt_clk [10] & !\U0|Add0~19 ))

	.dataa(gnd),
	.datab(\U0|cnt_clk [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~19 ),
	.combout(\U0|Add0~20_combout ),
	.cout(\U0|Add0~21 ));
// synopsys translate_off
defparam \U0|Add0~20 .lut_mask = 16'hC30C;
defparam \U0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \U0|cnt_clk[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[10] .is_wysiwyg = "true";
defparam \U0|cnt_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \U0|Add0~22 (
// Equation(s):
// \U0|Add0~22_combout  = (\U0|cnt_clk [11] & (!\U0|Add0~21 )) # (!\U0|cnt_clk [11] & ((\U0|Add0~21 ) # (GND)))
// \U0|Add0~23  = CARRY((!\U0|Add0~21 ) # (!\U0|cnt_clk [11]))

	.dataa(\U0|cnt_clk [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~21 ),
	.combout(\U0|Add0~22_combout ),
	.cout(\U0|Add0~23 ));
// synopsys translate_off
defparam \U0|Add0~22 .lut_mask = 16'h5A5F;
defparam \U0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \U0|cnt_clk[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[11] .is_wysiwyg = "true";
defparam \U0|cnt_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \U0|Add0~24 (
// Equation(s):
// \U0|Add0~24_combout  = (\U0|cnt_clk [12] & (\U0|Add0~23  $ (GND))) # (!\U0|cnt_clk [12] & (!\U0|Add0~23  & VCC))
// \U0|Add0~25  = CARRY((\U0|cnt_clk [12] & !\U0|Add0~23 ))

	.dataa(gnd),
	.datab(\U0|cnt_clk [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~23 ),
	.combout(\U0|Add0~24_combout ),
	.cout(\U0|Add0~25 ));
// synopsys translate_off
defparam \U0|Add0~24 .lut_mask = 16'hC30C;
defparam \U0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \U0|cnt_clk[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[12] .is_wysiwyg = "true";
defparam \U0|cnt_clk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \U0|Add0~26 (
// Equation(s):
// \U0|Add0~26_combout  = (\U0|cnt_clk [13] & (!\U0|Add0~25 )) # (!\U0|cnt_clk [13] & ((\U0|Add0~25 ) # (GND)))
// \U0|Add0~27  = CARRY((!\U0|Add0~25 ) # (!\U0|cnt_clk [13]))

	.dataa(gnd),
	.datab(\U0|cnt_clk [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~25 ),
	.combout(\U0|Add0~26_combout ),
	.cout(\U0|Add0~27 ));
// synopsys translate_off
defparam \U0|Add0~26 .lut_mask = 16'h3C3F;
defparam \U0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \U0|cnt_clk[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[13] .is_wysiwyg = "true";
defparam \U0|cnt_clk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \U0|Add0~28 (
// Equation(s):
// \U0|Add0~28_combout  = (\U0|cnt_clk [14] & (\U0|Add0~27  $ (GND))) # (!\U0|cnt_clk [14] & (!\U0|Add0~27  & VCC))
// \U0|Add0~29  = CARRY((\U0|cnt_clk [14] & !\U0|Add0~27 ))

	.dataa(gnd),
	.datab(\U0|cnt_clk [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~27 ),
	.combout(\U0|Add0~28_combout ),
	.cout(\U0|Add0~29 ));
// synopsys translate_off
defparam \U0|Add0~28 .lut_mask = 16'hC30C;
defparam \U0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \U0|cnt_clk[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[14] .is_wysiwyg = "true";
defparam \U0|cnt_clk[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \U0|Add0~30 (
// Equation(s):
// \U0|Add0~30_combout  = (\U0|cnt_clk [15] & (!\U0|Add0~29 )) # (!\U0|cnt_clk [15] & ((\U0|Add0~29 ) # (GND)))
// \U0|Add0~31  = CARRY((!\U0|Add0~29 ) # (!\U0|cnt_clk [15]))

	.dataa(\U0|cnt_clk [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~29 ),
	.combout(\U0|Add0~30_combout ),
	.cout(\U0|Add0~31 ));
// synopsys translate_off
defparam \U0|Add0~30 .lut_mask = 16'h5A5F;
defparam \U0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \U0|cnt_clk[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[15] .is_wysiwyg = "true";
defparam \U0|cnt_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \U0|Add0~32 (
// Equation(s):
// \U0|Add0~32_combout  = (\U0|cnt_clk [16] & (\U0|Add0~31  $ (GND))) # (!\U0|cnt_clk [16] & (!\U0|Add0~31  & VCC))
// \U0|Add0~33  = CARRY((\U0|cnt_clk [16] & !\U0|Add0~31 ))

	.dataa(gnd),
	.datab(\U0|cnt_clk [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~31 ),
	.combout(\U0|Add0~32_combout ),
	.cout(\U0|Add0~33 ));
// synopsys translate_off
defparam \U0|Add0~32 .lut_mask = 16'hC30C;
defparam \U0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \U0|cnt_clk[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[16] .is_wysiwyg = "true";
defparam \U0|cnt_clk[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \U0|Add0~34 (
// Equation(s):
// \U0|Add0~34_combout  = (\U0|cnt_clk [17] & (!\U0|Add0~33 )) # (!\U0|cnt_clk [17] & ((\U0|Add0~33 ) # (GND)))
// \U0|Add0~35  = CARRY((!\U0|Add0~33 ) # (!\U0|cnt_clk [17]))

	.dataa(\U0|cnt_clk [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~33 ),
	.combout(\U0|Add0~34_combout ),
	.cout(\U0|Add0~35 ));
// synopsys translate_off
defparam \U0|Add0~34 .lut_mask = 16'h5A5F;
defparam \U0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \U0|cnt_clk[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[17] .is_wysiwyg = "true";
defparam \U0|cnt_clk[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \U0|Add0~36 (
// Equation(s):
// \U0|Add0~36_combout  = (\U0|cnt_clk [18] & (\U0|Add0~35  $ (GND))) # (!\U0|cnt_clk [18] & (!\U0|Add0~35  & VCC))
// \U0|Add0~37  = CARRY((\U0|cnt_clk [18] & !\U0|Add0~35 ))

	.dataa(\U0|cnt_clk [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~35 ),
	.combout(\U0|Add0~36_combout ),
	.cout(\U0|Add0~37 ));
// synopsys translate_off
defparam \U0|Add0~36 .lut_mask = 16'hA50A;
defparam \U0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \U0|cnt_clk[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[18] .is_wysiwyg = "true";
defparam \U0|cnt_clk[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \U0|Add0~38 (
// Equation(s):
// \U0|Add0~38_combout  = (\U0|cnt_clk [19] & (!\U0|Add0~37 )) # (!\U0|cnt_clk [19] & ((\U0|Add0~37 ) # (GND)))
// \U0|Add0~39  = CARRY((!\U0|Add0~37 ) # (!\U0|cnt_clk [19]))

	.dataa(gnd),
	.datab(\U0|cnt_clk [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~37 ),
	.combout(\U0|Add0~38_combout ),
	.cout(\U0|Add0~39 ));
// synopsys translate_off
defparam \U0|Add0~38 .lut_mask = 16'h3C3F;
defparam \U0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \U0|cnt_clk[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[19] .is_wysiwyg = "true";
defparam \U0|cnt_clk[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \U0|Add0~40 (
// Equation(s):
// \U0|Add0~40_combout  = (\U0|cnt_clk [20] & (\U0|Add0~39  $ (GND))) # (!\U0|cnt_clk [20] & (!\U0|Add0~39  & VCC))
// \U0|Add0~41  = CARRY((\U0|cnt_clk [20] & !\U0|Add0~39 ))

	.dataa(gnd),
	.datab(\U0|cnt_clk [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~39 ),
	.combout(\U0|Add0~40_combout ),
	.cout(\U0|Add0~41 ));
// synopsys translate_off
defparam \U0|Add0~40 .lut_mask = 16'hC30C;
defparam \U0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \U0|cnt_clk[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[20] .is_wysiwyg = "true";
defparam \U0|cnt_clk[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \U0|Add0~42 (
// Equation(s):
// \U0|Add0~42_combout  = (\U0|cnt_clk [21] & (!\U0|Add0~41 )) # (!\U0|cnt_clk [21] & ((\U0|Add0~41 ) # (GND)))
// \U0|Add0~43  = CARRY((!\U0|Add0~41 ) # (!\U0|cnt_clk [21]))

	.dataa(gnd),
	.datab(\U0|cnt_clk [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~41 ),
	.combout(\U0|Add0~42_combout ),
	.cout(\U0|Add0~43 ));
// synopsys translate_off
defparam \U0|Add0~42 .lut_mask = 16'h3C3F;
defparam \U0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \U0|cnt_clk[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[21] .is_wysiwyg = "true";
defparam \U0|cnt_clk[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \U0|Equal0~1 (
// Equation(s):
// \U0|Equal0~1_combout  = (!\U0|cnt_clk [18] & (!\U0|cnt_clk [20] & (!\U0|cnt_clk [19] & !\U0|cnt_clk [21])))

	.dataa(\U0|cnt_clk [18]),
	.datab(\U0|cnt_clk [20]),
	.datac(\U0|cnt_clk [19]),
	.datad(\U0|cnt_clk [21]),
	.cin(gnd),
	.combout(\U0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|Equal0~1 .lut_mask = 16'h0001;
defparam \U0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \U0|Equal0~2 (
// Equation(s):
// \U0|Equal0~2_combout  = (!\U0|cnt_clk [15] & (!\U0|cnt_clk [14] & (!\U0|cnt_clk [16] & !\U0|cnt_clk [17])))

	.dataa(\U0|cnt_clk [15]),
	.datab(\U0|cnt_clk [14]),
	.datac(\U0|cnt_clk [16]),
	.datad(\U0|cnt_clk [17]),
	.cin(gnd),
	.combout(\U0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|Equal0~2 .lut_mask = 16'h0001;
defparam \U0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \U0|Add0~44 (
// Equation(s):
// \U0|Add0~44_combout  = (\U0|cnt_clk [22] & (\U0|Add0~43  $ (GND))) # (!\U0|cnt_clk [22] & (!\U0|Add0~43  & VCC))
// \U0|Add0~45  = CARRY((\U0|cnt_clk [22] & !\U0|Add0~43 ))

	.dataa(gnd),
	.datab(\U0|cnt_clk [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~43 ),
	.combout(\U0|Add0~44_combout ),
	.cout(\U0|Add0~45 ));
// synopsys translate_off
defparam \U0|Add0~44 .lut_mask = 16'hC30C;
defparam \U0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \U0|cnt_clk[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[22] .is_wysiwyg = "true";
defparam \U0|cnt_clk[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \U0|Add0~46 (
// Equation(s):
// \U0|Add0~46_combout  = (\U0|cnt_clk [23] & (!\U0|Add0~45 )) # (!\U0|cnt_clk [23] & ((\U0|Add0~45 ) # (GND)))
// \U0|Add0~47  = CARRY((!\U0|Add0~45 ) # (!\U0|cnt_clk [23]))

	.dataa(\U0|cnt_clk [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~45 ),
	.combout(\U0|Add0~46_combout ),
	.cout(\U0|Add0~47 ));
// synopsys translate_off
defparam \U0|Add0~46 .lut_mask = 16'h5A5F;
defparam \U0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \U0|cnt_clk[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[23] .is_wysiwyg = "true";
defparam \U0|cnt_clk[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \U0|Add0~48 (
// Equation(s):
// \U0|Add0~48_combout  = \U0|Add0~47  $ (!\U0|cnt_clk [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U0|cnt_clk [24]),
	.cin(\U0|Add0~47 ),
	.combout(\U0|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \U0|Add0~48 .lut_mask = 16'hF00F;
defparam \U0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \U0|cnt_clk[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[24] .is_wysiwyg = "true";
defparam \U0|cnt_clk[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \U0|Equal0~0 (
// Equation(s):
// \U0|Equal0~0_combout  = (!\U0|cnt_clk [23] & (!\U0|cnt_clk [24] & (!\U0|cnt_clk [0] & !\U0|cnt_clk [22])))

	.dataa(\U0|cnt_clk [23]),
	.datab(\U0|cnt_clk [24]),
	.datac(\U0|cnt_clk [0]),
	.datad(\U0|cnt_clk [22]),
	.cin(gnd),
	.combout(\U0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|Equal0~0 .lut_mask = 16'h0001;
defparam \U0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \U0|Equal0~3 (
// Equation(s):
// \U0|Equal0~3_combout  = (!\U0|cnt_clk [13] & (!\U0|cnt_clk [11] & (!\U0|cnt_clk [12] & !\U0|cnt_clk [10])))

	.dataa(\U0|cnt_clk [13]),
	.datab(\U0|cnt_clk [11]),
	.datac(\U0|cnt_clk [12]),
	.datad(\U0|cnt_clk [10]),
	.cin(gnd),
	.combout(\U0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|Equal0~3 .lut_mask = 16'h0001;
defparam \U0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \U0|Equal0~4 (
// Equation(s):
// \U0|Equal0~4_combout  = (\U0|Equal0~1_combout  & (\U0|Equal0~2_combout  & (\U0|Equal0~0_combout  & \U0|Equal0~3_combout )))

	.dataa(\U0|Equal0~1_combout ),
	.datab(\U0|Equal0~2_combout ),
	.datac(\U0|Equal0~0_combout ),
	.datad(\U0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\U0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|Equal0~4 .lut_mask = 16'h8000;
defparam \U0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \U0|Equal0~7 (
// Equation(s):
// \U0|Equal0~7_combout  = (\U0|cnt_clk [3] & (\U0|cnt_clk [4] & (\U0|Equal0~6_combout  & \U0|Equal0~4_combout )))

	.dataa(\U0|cnt_clk [3]),
	.datab(\U0|cnt_clk [4]),
	.datac(\U0|Equal0~6_combout ),
	.datad(\U0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\U0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|Equal0~7 .lut_mask = 16'h8000;
defparam \U0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \U0|cnt_clk~0 (
// Equation(s):
// \U0|cnt_clk~0_combout  = (\U0|Add0~0_combout  & !\U0|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U0|Add0~0_combout ),
	.datad(\U0|Equal0~7_combout ),
	.cin(gnd),
	.combout(\U0|cnt_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|cnt_clk~0 .lut_mask = 16'h00F0;
defparam \U0|cnt_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \U0|cnt_clk[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|cnt_clk~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[0] .is_wysiwyg = "true";
defparam \U0|cnt_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \U0|Add0~2 (
// Equation(s):
// \U0|Add0~2_combout  = (\U0|cnt_clk [1] & (!\U0|Add0~1 )) # (!\U0|cnt_clk [1] & ((\U0|Add0~1 ) # (GND)))
// \U0|Add0~3  = CARRY((!\U0|Add0~1 ) # (!\U0|cnt_clk [1]))

	.dataa(\U0|cnt_clk [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~1 ),
	.combout(\U0|Add0~2_combout ),
	.cout(\U0|Add0~3 ));
// synopsys translate_off
defparam \U0|Add0~2 .lut_mask = 16'h5A5F;
defparam \U0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \U0|cnt_clk[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[1] .is_wysiwyg = "true";
defparam \U0|cnt_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \U0|Add0~4 (
// Equation(s):
// \U0|Add0~4_combout  = (\U0|cnt_clk [2] & (\U0|Add0~3  $ (GND))) # (!\U0|cnt_clk [2] & (!\U0|Add0~3  & VCC))
// \U0|Add0~5  = CARRY((\U0|cnt_clk [2] & !\U0|Add0~3 ))

	.dataa(\U0|cnt_clk [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U0|Add0~3 ),
	.combout(\U0|Add0~4_combout ),
	.cout(\U0|Add0~5 ));
// synopsys translate_off
defparam \U0|Add0~4 .lut_mask = 16'hA50A;
defparam \U0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \U0|cnt_clk[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[2] .is_wysiwyg = "true";
defparam \U0|cnt_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \U0|cnt_clk~2 (
// Equation(s):
// \U0|cnt_clk~2_combout  = (\U0|Add0~6_combout  & !\U0|Equal0~7_combout )

	.dataa(\U0|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U0|Equal0~7_combout ),
	.cin(gnd),
	.combout(\U0|cnt_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|cnt_clk~2 .lut_mask = 16'h00AA;
defparam \U0|cnt_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \U0|cnt_clk[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|cnt_clk~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|cnt_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|cnt_clk[3] .is_wysiwyg = "true";
defparam \U0|cnt_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \U0|out_clk~0 (
// Equation(s):
// \U0|out_clk~0_combout  = (!\U0|cnt_clk [3] & !\U0|cnt_clk [4])

	.dataa(\U0|cnt_clk [3]),
	.datab(gnd),
	.datac(\U0|cnt_clk [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U0|out_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|out_clk~0 .lut_mask = 16'h0505;
defparam \U0|out_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \U0|out_clk~1 (
// Equation(s):
// \U0|out_clk~1_combout  = \U0|out_clk~q  $ (((\U0|out_clk~0_combout  & (\U0|Equal0~6_combout  & \U0|Equal0~4_combout ))))

	.dataa(\U0|out_clk~0_combout ),
	.datab(\U0|Equal0~6_combout ),
	.datac(\U0|out_clk~q ),
	.datad(\U0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\U0|out_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|out_clk~1 .lut_mask = 16'h78F0;
defparam \U0|out_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \U0|out_clk~feeder (
// Equation(s):
// \U0|out_clk~feeder_combout  = \U0|out_clk~1_combout 

	.dataa(gnd),
	.datab(\U0|out_clk~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U0|out_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U0|out_clk~feeder .lut_mask = 16'hCCCC;
defparam \U0|out_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \U0|out_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U0|out_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U0|out_clk .is_wysiwyg = "true";
defparam \U0|out_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \MIPS|myPC|pc[6] (
	.clk(\U0|out_clk~q ),
	.d(gnd),
	.asdata(\MIPS|newPC[6]~1_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[6] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \MIPS|myAdd1|out[2]~0 (
// Equation(s):
// \MIPS|myAdd1|out[2]~0_combout  = \MIPS|myPC|pc [2] $ (VCC)
// \MIPS|myAdd1|out[2]~1  = CARRY(\MIPS|myPC|pc [2])

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MIPS|myAdd1|out[2]~0_combout ),
	.cout(\MIPS|myAdd1|out[2]~1 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[2]~0 .lut_mask = 16'h33CC;
defparam \MIPS|myAdd1|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \MIPS|myAdd1|out[3]~2 (
// Equation(s):
// \MIPS|myAdd1|out[3]~2_combout  = (\MIPS|myPC|pc [3] & (!\MIPS|myAdd1|out[2]~1 )) # (!\MIPS|myPC|pc [3] & ((\MIPS|myAdd1|out[2]~1 ) # (GND)))
// \MIPS|myAdd1|out[3]~3  = CARRY((!\MIPS|myAdd1|out[2]~1 ) # (!\MIPS|myPC|pc [3]))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[2]~1 ),
	.combout(\MIPS|myAdd1|out[3]~2_combout ),
	.cout(\MIPS|myAdd1|out[3]~3 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[3]~2 .lut_mask = 16'h5A5F;
defparam \MIPS|myAdd1|out[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \MIPS|myAdd1|out[4]~4 (
// Equation(s):
// \MIPS|myAdd1|out[4]~4_combout  = (\MIPS|myPC|pc [4] & (\MIPS|myAdd1|out[3]~3  $ (GND))) # (!\MIPS|myPC|pc [4] & (!\MIPS|myAdd1|out[3]~3  & VCC))
// \MIPS|myAdd1|out[4]~5  = CARRY((\MIPS|myPC|pc [4] & !\MIPS|myAdd1|out[3]~3 ))

	.dataa(\MIPS|myPC|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[3]~3 ),
	.combout(\MIPS|myAdd1|out[4]~4_combout ),
	.cout(\MIPS|myAdd1|out[4]~5 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[4]~4 .lut_mask = 16'hA50A;
defparam \MIPS|myAdd1|out[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \MIPS|myInstmem|Equal2~0 (
// Equation(s):
// \MIPS|myInstmem|Equal2~0_combout  = (!\MIPS|myPC|pc [4] & \MIPS|myPC|pc [3])

	.dataa(\MIPS|myPC|pc [4]),
	.datab(gnd),
	.datac(\MIPS|myPC|pc [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal2~0 .lut_mask = 16'h5050;
defparam \MIPS|myInstmem|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~13 (
// Equation(s):
// \MIPS|myInstmem|Equal0~13_combout  = (!\MIPS|myPC|pc [6] & !\MIPS|myPC|pc [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MIPS|myPC|pc [6]),
	.datad(\MIPS|myPC|pc [5]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~13 .lut_mask = 16'h000F;
defparam \MIPS|myInstmem|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \MIPS|myInstmem|Equal9~0 (
// Equation(s):
// \MIPS|myInstmem|Equal9~0_combout  = (\MIPS|myInstmem|Equal0~8_combout  & (\MIPS|myInstmem|Equal8~0_combout  & (\MIPS|myPC|pc [2] & \MIPS|myInstmem|Equal0~12_combout )))

	.dataa(\MIPS|myInstmem|Equal0~8_combout ),
	.datab(\MIPS|myInstmem|Equal8~0_combout ),
	.datac(\MIPS|myPC|pc [2]),
	.datad(\MIPS|myInstmem|Equal0~12_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal9~0 .lut_mask = 16'h8000;
defparam \MIPS|myInstmem|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \MIPS|myInstmem|inst[7] (
// Equation(s):
// \MIPS|myInstmem|inst [7] = (\MIPS|myInstmem|Equal9~0_combout ) # ((!\MIPS|myPC|pc [4] & (\MIPS|myPC|pc [3] & \MIPS|myInstmem|Equal1~0_combout )))

	.dataa(\MIPS|myPC|pc [4]),
	.datab(\MIPS|myPC|pc [3]),
	.datac(\MIPS|myInstmem|Equal1~0_combout ),
	.datad(\MIPS|myInstmem|Equal9~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|inst [7]),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|inst[7] .lut_mask = 16'hFF40;
defparam \MIPS|myInstmem|inst[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \MIPS|myAdd1|out[6]~8 (
// Equation(s):
// \MIPS|myAdd1|out[6]~8_combout  = (\MIPS|myPC|pc [6] & (\MIPS|myAdd1|out[5]~7  $ (GND))) # (!\MIPS|myPC|pc [6] & (!\MIPS|myAdd1|out[5]~7  & VCC))
// \MIPS|myAdd1|out[6]~9  = CARRY((\MIPS|myPC|pc [6] & !\MIPS|myAdd1|out[5]~7 ))

	.dataa(\MIPS|myPC|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[5]~7 ),
	.combout(\MIPS|myAdd1|out[6]~8_combout ),
	.cout(\MIPS|myAdd1|out[6]~9 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[6]~8 .lut_mask = 16'hA50A;
defparam \MIPS|myAdd1|out[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \MIPS|myAdd1|out[7]~10 (
// Equation(s):
// \MIPS|myAdd1|out[7]~10_combout  = (\MIPS|myPC|pc [7] & (!\MIPS|myAdd1|out[6]~9 )) # (!\MIPS|myPC|pc [7] & ((\MIPS|myAdd1|out[6]~9 ) # (GND)))
// \MIPS|myAdd1|out[7]~11  = CARRY((!\MIPS|myAdd1|out[6]~9 ) # (!\MIPS|myPC|pc [7]))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[6]~9 ),
	.combout(\MIPS|myAdd1|out[7]~10_combout ),
	.cout(\MIPS|myAdd1|out[7]~11 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[7]~10 .lut_mask = 16'h3C3F;
defparam \MIPS|myAdd1|out[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \MIPS|myInstmem|WideOr7 (
// Equation(s):
// \MIPS|myInstmem|WideOr7~combout  = (\MIPS|myInstmem|Equal9~0_combout ) # ((\MIPS|myInstmem|Equal2~1_combout  & (\MIPS|myPC|pc [4] $ (\MIPS|myPC|pc [3]))))

	.dataa(\MIPS|myPC|pc [4]),
	.datab(\MIPS|myInstmem|Equal2~1_combout ),
	.datac(\MIPS|myPC|pc [3]),
	.datad(\MIPS|myInstmem|Equal9~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr7 .lut_mask = 16'hFF48;
defparam \MIPS|myInstmem|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \MIPS|myAdd1|out[5]~6 (
// Equation(s):
// \MIPS|myAdd1|out[5]~6_combout  = (\MIPS|myPC|pc [5] & (!\MIPS|myAdd1|out[4]~5 )) # (!\MIPS|myPC|pc [5] & ((\MIPS|myAdd1|out[4]~5 ) # (GND)))
// \MIPS|myAdd1|out[5]~7  = CARRY((!\MIPS|myAdd1|out[4]~5 ) # (!\MIPS|myPC|pc [5]))

	.dataa(\MIPS|myPC|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[4]~5 ),
	.combout(\MIPS|myAdd1|out[5]~6_combout ),
	.cout(\MIPS|myAdd1|out[5]~7 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[5]~6 .lut_mask = 16'h5A5F;
defparam \MIPS|myAdd1|out[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~15 (
// Equation(s):
// \MIPS|myInstmem|Equal0~15_combout  = (!\MIPS|myPC|pc [6] & (!\MIPS|myPC|pc [5] & (\MIPS|myInstmem|Equal0~8_combout  & \MIPS|myInstmem|Equal0~12_combout )))

	.dataa(\MIPS|myPC|pc [6]),
	.datab(\MIPS|myPC|pc [5]),
	.datac(\MIPS|myInstmem|Equal0~8_combout ),
	.datad(\MIPS|myInstmem|Equal0~12_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~15 .lut_mask = 16'h1000;
defparam \MIPS|myInstmem|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \MIPS|myInstmem|WideOr9~0 (
// Equation(s):
// \MIPS|myInstmem|WideOr9~0_combout  = (!\MIPS|myPC|pc [3] & (\MIPS|myInstmem|Equal0~15_combout  & ((\MIPS|myPC|pc [2]) # (!\MIPS|myPC|pc [4]))))

	.dataa(\MIPS|myPC|pc [4]),
	.datab(\MIPS|myPC|pc [3]),
	.datac(\MIPS|myPC|pc [2]),
	.datad(\MIPS|myInstmem|Equal0~15_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr9~0 .lut_mask = 16'h3100;
defparam \MIPS|myInstmem|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~16 (
// Equation(s):
// \MIPS|myInstmem|Equal0~16_combout  = (!\MIPS|myPC|pc [2] & (!\MIPS|myPC|pc [3] & (!\MIPS|myPC|pc [4] & \MIPS|myInstmem|Equal0~15_combout )))

	.dataa(\MIPS|myPC|pc [2]),
	.datab(\MIPS|myPC|pc [3]),
	.datac(\MIPS|myPC|pc [4]),
	.datad(\MIPS|myInstmem|Equal0~15_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~16 .lut_mask = 16'h0100;
defparam \MIPS|myInstmem|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \MIPS|myInstmem|Equal6~0 (
// Equation(s):
// \MIPS|myInstmem|Equal6~0_combout  = (\MIPS|myPC|pc [3] & (\MIPS|myPC|pc [4] & \MIPS|myInstmem|Equal2~1_combout ))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [4]),
	.datac(gnd),
	.datad(\MIPS|myInstmem|Equal2~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal6~0 .lut_mask = 16'h8800;
defparam \MIPS|myInstmem|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~14 (
// Equation(s):
// \MIPS|myInstmem|Equal0~14_combout  = (!\MIPS|myPC|pc [4] & !\MIPS|myPC|pc [3])

	.dataa(\MIPS|myPC|pc [4]),
	.datab(\MIPS|myPC|pc [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~14 .lut_mask = 16'h1111;
defparam \MIPS|myInstmem|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \MIPS|myInstmem|WideNor0~0 (
// Equation(s):
// \MIPS|myInstmem|WideNor0~0_combout  = (\MIPS|myPC|pc [5] & ((\MIPS|myInstmem|Equal0~14_combout  & (\MIPS|myPC|pc [6] & !\MIPS|myPC|pc [2])) # (!\MIPS|myInstmem|Equal0~14_combout  & (!\MIPS|myPC|pc [6])))) # (!\MIPS|myPC|pc [5] & (((\MIPS|myPC|pc [6]))))

	.dataa(\MIPS|myPC|pc [5]),
	.datab(\MIPS|myInstmem|Equal0~14_combout ),
	.datac(\MIPS|myPC|pc [6]),
	.datad(\MIPS|myPC|pc [2]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideNor0~0 .lut_mask = 16'h52D2;
defparam \MIPS|myInstmem|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \MIPS|myInstmem|WideNor0~1 (
// Equation(s):
// \MIPS|myInstmem|WideNor0~1_combout  = (\MIPS|myInstmem|WideNor0~0_combout  & (\MIPS|myInstmem|Equal0~12_combout  & \MIPS|myInstmem|Equal0~8_combout ))

	.dataa(\MIPS|myInstmem|WideNor0~0_combout ),
	.datab(\MIPS|myInstmem|Equal0~12_combout ),
	.datac(gnd),
	.datad(\MIPS|myInstmem|Equal0~8_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideNor0~1 .lut_mask = 16'h8800;
defparam \MIPS|myInstmem|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \MIPS|myInstmem|WideOr6~0 (
// Equation(s):
// \MIPS|myInstmem|WideOr6~0_combout  = (!\MIPS|myInstmem|Equal9~0_combout  & ((\MIPS|myPC|pc [3]) # ((!\MIPS|myPC|pc [4]) # (!\MIPS|myInstmem|Equal2~1_combout ))))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myInstmem|Equal2~1_combout ),
	.datac(\MIPS|myInstmem|Equal9~0_combout ),
	.datad(\MIPS|myPC|pc [4]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr6~0 .lut_mask = 16'h0B0F;
defparam \MIPS|myInstmem|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \MIPS|myALUcontrol|Selector3~0 (
// Equation(s):
// \MIPS|myALUcontrol|Selector3~0_combout  = ((\MIPS|myPC|pc [2] & (\MIPS|myPC|pc [3] & !\MIPS|myPC|pc [4])) # (!\MIPS|myPC|pc [2] & ((\MIPS|myPC|pc [4])))) # (!\MIPS|myInstmem|Equal0~15_combout )

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [2]),
	.datac(\MIPS|myInstmem|Equal0~15_combout ),
	.datad(\MIPS|myPC|pc [4]),
	.cin(gnd),
	.combout(\MIPS|myALUcontrol|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALUcontrol|Selector3~0 .lut_mask = 16'h3F8F;
defparam \MIPS|myALUcontrol|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \MIPS|myInstmem|WideOr0~4 (
// Equation(s):
// \MIPS|myInstmem|WideOr0~4_combout  = (\MIPS|myPC|pc [2] & ((\MIPS|myPC|pc [5]) # (\MIPS|myPC|pc [6])))

	.dataa(\MIPS|myPC|pc [5]),
	.datab(gnd),
	.datac(\MIPS|myPC|pc [6]),
	.datad(\MIPS|myPC|pc [2]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr0~4 .lut_mask = 16'hFA00;
defparam \MIPS|myInstmem|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \MIPS|myInstmem|WideOr0~2 (
// Equation(s):
// \MIPS|myInstmem|WideOr0~2_combout  = (\MIPS|myPC|pc [2] & ((\MIPS|myPC|pc [4]) # ((!\MIPS|myPC|pc [3])))) # (!\MIPS|myPC|pc [2] & (((!\MIPS|myInstmem|Equal8~0_combout ))))

	.dataa(\MIPS|myPC|pc [4]),
	.datab(\MIPS|myPC|pc [3]),
	.datac(\MIPS|myPC|pc [2]),
	.datad(\MIPS|myInstmem|Equal8~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr0~2 .lut_mask = 16'hB0BF;
defparam \MIPS|myInstmem|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \MIPS|myInstmem|WideOr0~3 (
// Equation(s):
// \MIPS|myInstmem|WideOr0~3_combout  = (\MIPS|myInstmem|WideOr0~4_combout ) # (((\MIPS|myInstmem|WideOr0~2_combout ) # (!\MIPS|myInstmem|Equal0~12_combout )) # (!\MIPS|myInstmem|Equal0~8_combout ))

	.dataa(\MIPS|myInstmem|WideOr0~4_combout ),
	.datab(\MIPS|myInstmem|Equal0~8_combout ),
	.datac(\MIPS|myInstmem|WideOr0~2_combout ),
	.datad(\MIPS|myInstmem|Equal0~12_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr0~3 .lut_mask = 16'hFBFF;
defparam \MIPS|myInstmem|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \MIPS|myInstmem|WideNor0~2 (
// Equation(s):
// \MIPS|myInstmem|WideNor0~2_combout  = (((\MIPS|myInstmem|Equal6~0_combout ) # (!\MIPS|myInstmem|WideOr0~3_combout )) # (!\MIPS|myALUcontrol|Selector3~0_combout )) # (!\MIPS|myInstmem|WideOr6~0_combout )

	.dataa(\MIPS|myInstmem|WideOr6~0_combout ),
	.datab(\MIPS|myALUcontrol|Selector3~0_combout ),
	.datac(\MIPS|myInstmem|WideOr0~3_combout ),
	.datad(\MIPS|myInstmem|Equal6~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideNor0~2 .lut_mask = 16'hFF7F;
defparam \MIPS|myInstmem|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \MIPS|myInstmem|Equal7~0 (
// Equation(s):
// \MIPS|myInstmem|Equal7~0_combout  = (\MIPS|myPC|pc [4] & (\MIPS|myPC|pc [3] & \MIPS|myPC|pc [2]))

	.dataa(\MIPS|myPC|pc [4]),
	.datab(gnd),
	.datac(\MIPS|myPC|pc [3]),
	.datad(\MIPS|myPC|pc [2]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal7~0 .lut_mask = 16'hA000;
defparam \MIPS|myInstmem|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \MIPS|myInstmem|Equal7~1 (
// Equation(s):
// \MIPS|myInstmem|Equal7~1_combout  = (\MIPS|myInstmem|Equal0~13_combout  & (\MIPS|myInstmem|Equal0~8_combout  & (\MIPS|myInstmem|Equal0~12_combout  & \MIPS|myInstmem|Equal7~0_combout )))

	.dataa(\MIPS|myInstmem|Equal0~13_combout ),
	.datab(\MIPS|myInstmem|Equal0~8_combout ),
	.datac(\MIPS|myInstmem|Equal0~12_combout ),
	.datad(\MIPS|myInstmem|Equal7~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal7~1 .lut_mask = 16'h8000;
defparam \MIPS|myInstmem|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \MIPS|myInstmem|WideOr1~0 (
// Equation(s):
// \MIPS|myInstmem|WideOr1~0_combout  = (\MIPS|myInstmem|WideOr0~3_combout  & (!\MIPS|myInstmem|Equal7~1_combout  & \MIPS|myInstmem|WideOr6~0_combout ))

	.dataa(gnd),
	.datab(\MIPS|myInstmem|WideOr0~3_combout ),
	.datac(\MIPS|myInstmem|Equal7~1_combout ),
	.datad(\MIPS|myInstmem|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr1~0 .lut_mask = 16'h0C00;
defparam \MIPS|myInstmem|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \MIPS|myInstmem|WideOr1 (
// Equation(s):
// \MIPS|myInstmem|WideOr1~combout  = (\MIPS|myInstmem|Equal6~0_combout ) # (((!\MIPS|myInstmem|WideNor0~1_combout  & !\MIPS|myInstmem|WideNor0~2_combout )) # (!\MIPS|myInstmem|WideOr1~0_combout ))

	.dataa(\MIPS|myInstmem|WideNor0~1_combout ),
	.datab(\MIPS|myInstmem|Equal6~0_combout ),
	.datac(\MIPS|myInstmem|WideNor0~2_combout ),
	.datad(\MIPS|myInstmem|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr1 .lut_mask = 16'hCDFF;
defparam \MIPS|myInstmem|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \MIPS|myInstmem|Equal5~0 (
// Equation(s):
// \MIPS|myInstmem|Equal5~0_combout  = (!\MIPS|myPC|pc [3] & (\MIPS|myPC|pc [4] & \MIPS|myInstmem|Equal1~0_combout ))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [4]),
	.datac(gnd),
	.datad(\MIPS|myInstmem|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal5~0 .lut_mask = 16'h4400;
defparam \MIPS|myInstmem|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \MIPS|myInstmem|WideOr2 (
// Equation(s):
// \MIPS|myInstmem|WideOr2~combout  = (\MIPS|myInstmem|Equal5~0_combout ) # (((!\MIPS|myInstmem|WideNor0~1_combout  & !\MIPS|myInstmem|WideNor0~2_combout )) # (!\MIPS|myInstmem|WideOr1~0_combout ))

	.dataa(\MIPS|myInstmem|WideNor0~1_combout ),
	.datab(\MIPS|myInstmem|Equal5~0_combout ),
	.datac(\MIPS|myInstmem|WideNor0~2_combout ),
	.datad(\MIPS|myInstmem|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr2 .lut_mask = 16'hCDFF;
defparam \MIPS|myInstmem|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \MIPS|myInstmem|WideNor0~3 (
// Equation(s):
// \MIPS|myInstmem|WideNor0~3_combout  = (\MIPS|myInstmem|WideOr0~3_combout  & (\MIPS|myInstmem|WideOr6~0_combout  & !\MIPS|myInstmem|Equal6~0_combout ))

	.dataa(gnd),
	.datab(\MIPS|myInstmem|WideOr0~3_combout ),
	.datac(\MIPS|myInstmem|WideOr6~0_combout ),
	.datad(\MIPS|myInstmem|Equal6~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideNor0~3 .lut_mask = 16'h00C0;
defparam \MIPS|myInstmem|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \MIPS|myInstmem|WideOr0 (
// Equation(s):
// \MIPS|myInstmem|WideOr0~combout  = (\MIPS|myInstmem|Equal5~0_combout ) # (((!\MIPS|myInstmem|WideNor0~1_combout  & !\MIPS|myInstmem|WideNor0~2_combout )) # (!\MIPS|myInstmem|WideNor0~3_combout ))

	.dataa(\MIPS|myInstmem|WideNor0~1_combout ),
	.datab(\MIPS|myInstmem|Equal5~0_combout ),
	.datac(\MIPS|myInstmem|WideNor0~3_combout ),
	.datad(\MIPS|myInstmem|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr0 .lut_mask = 16'hCFDF;
defparam \MIPS|myInstmem|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \MIPS|myControl|WideOr0~2 (
// Equation(s):
// \MIPS|myControl|WideOr0~2_combout  = (!\MIPS|myInstmem|Equal8~1_combout  & (!\MIPS|myInstmem|WideOr0~combout  & (\MIPS|myInstmem|WideOr1~combout  $ (!\MIPS|myInstmem|WideOr2~combout ))))

	.dataa(\MIPS|myInstmem|WideOr1~combout ),
	.datab(\MIPS|myInstmem|Equal8~1_combout ),
	.datac(\MIPS|myInstmem|WideOr2~combout ),
	.datad(\MIPS|myInstmem|WideOr0~combout ),
	.cin(gnd),
	.combout(\MIPS|myControl|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myControl|WideOr0~2 .lut_mask = 16'h0021;
defparam \MIPS|myControl|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \MIPS|myInstmem|inst[21] (
// Equation(s):
// \MIPS|myInstmem|inst [21] = LCELL(((\MIPS|myPC|pc [3] & ((!\MIPS|myInstmem|Equal1~0_combout ))) # (!\MIPS|myPC|pc [3] & (!\MIPS|myInstmem|Equal2~1_combout ))) # (!\MIPS|myPC|pc [4]))

	.dataa(\MIPS|myInstmem|Equal2~1_combout ),
	.datab(\MIPS|myPC|pc [3]),
	.datac(\MIPS|myPC|pc [4]),
	.datad(\MIPS|myInstmem|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|inst [21]),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|inst[21] .lut_mask = 16'h1FDF;
defparam \MIPS|myInstmem|inst[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \MIPS|myInstmem|inst[21]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MIPS|myInstmem|inst [21]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MIPS|myInstmem|inst[21]~clkctrl_outclk ));
// synopsys translate_off
defparam \MIPS|myInstmem|inst[21]~clkctrl .clock_type = "global clock";
defparam \MIPS|myInstmem|inst[21]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \MIPS|myInstmem|WideOr6 (
// Equation(s):
// \MIPS|myInstmem|WideOr6~combout  = (\MIPS|myInstmem|Equal6~0_combout ) # (((\MIPS|myInstmem|Equal1~0_combout  & \MIPS|myInstmem|Equal0~14_combout )) # (!\MIPS|myInstmem|WideOr6~0_combout ))

	.dataa(\MIPS|myInstmem|Equal1~0_combout ),
	.datab(\MIPS|myInstmem|Equal0~14_combout ),
	.datac(\MIPS|myInstmem|Equal6~0_combout ),
	.datad(\MIPS|myInstmem|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr6 .lut_mask = 16'hF8FF;
defparam \MIPS|myInstmem|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \MIPS|myInstmem|WideOr5 (
// Equation(s):
// \MIPS|myInstmem|WideOr5~combout  = (\MIPS|myPC|pc [3] & (((\MIPS|myInstmem|Equal2~1_combout )))) # (!\MIPS|myPC|pc [3] & (\MIPS|myPC|pc [4] & (\MIPS|myInstmem|Equal1~0_combout )))

	.dataa(\MIPS|myPC|pc [4]),
	.datab(\MIPS|myPC|pc [3]),
	.datac(\MIPS|myInstmem|Equal1~0_combout ),
	.datad(\MIPS|myInstmem|Equal2~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr5 .lut_mask = 16'hEC20;
defparam \MIPS|myInstmem|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \MIPS|myInstmem|WideOr4~0 (
// Equation(s):
// \MIPS|myInstmem|WideOr4~0_combout  = ((!\MIPS|myInstmem|Equal0~8_combout ) # (!\MIPS|myInstmem|Equal8~0_combout )) # (!\MIPS|myInstmem|Equal0~12_combout )

	.dataa(gnd),
	.datab(\MIPS|myInstmem|Equal0~12_combout ),
	.datac(\MIPS|myInstmem|Equal8~0_combout ),
	.datad(\MIPS|myInstmem|Equal0~8_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr4~0 .lut_mask = 16'h3FFF;
defparam \MIPS|myInstmem|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \MIPS|myInstmem|WideOr4 (
// Equation(s):
// \MIPS|myInstmem|WideOr4~combout  = (\MIPS|myInstmem|WideOr4~0_combout  & (!\MIPS|myInstmem|Equal5~0_combout  & ((\MIPS|myInstmem|WideNor0~2_combout ) # (\MIPS|myInstmem|WideNor0~1_combout ))))

	.dataa(\MIPS|myInstmem|WideOr4~0_combout ),
	.datab(\MIPS|myInstmem|WideNor0~2_combout ),
	.datac(\MIPS|myInstmem|Equal5~0_combout ),
	.datad(\MIPS|myInstmem|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr4 .lut_mask = 16'h0A08;
defparam \MIPS|myInstmem|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MIPS|myInstmem|inst[21]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\MIPS|myInstmem|Equal5~0_combout ,\MIPS|myInstmem|WideOr4~combout ,\MIPS|myInstmem|Equal7~1_combout ,\MIPS|myInstmem|WideOr5~combout ,\MIPS|myInstmem|WideOr6~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/top.ram0_registers_6989617c.hdl.mif";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_mips:MIPS|registers:myReg|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ALTSYNCRAM";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \MIPS|ALU_b[30]~0 (
// Equation(s):
// \MIPS|ALU_b[30]~0_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (((\MIPS|myInstmem|inst [15])))) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myInstmem|inst [15]))) # (!\MIPS|myControl|WideOr0~2_combout  & 
// (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a30 ))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myControl|WideOr0~2_combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\MIPS|myInstmem|inst [15]),
	.cin(gnd),
	.combout(\MIPS|ALU_b[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[30]~0 .lut_mask = 16'hFE10;
defparam \MIPS|ALU_b[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \MIPS|ALU_b[31]~28 (
// Equation(s):
// \MIPS|ALU_b[31]~28_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a31 )))))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myInstmem|Equal6~0_combout ),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[31]~28 .lut_mask = 16'hABA8;
defparam \MIPS|ALU_b[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \MIPS|myControl|Decoder0~0 (
// Equation(s):
// \MIPS|myControl|Decoder0~0_combout  = (!\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|WideOr2~combout  & (\MIPS|myInstmem|WideOr0~combout  & !\MIPS|myInstmem|Equal8~1_combout )))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|WideOr2~combout ),
	.datac(\MIPS|myInstmem|WideOr0~combout ),
	.datad(\MIPS|myInstmem|Equal8~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myControl|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myControl|Decoder0~0 .lut_mask = 16'h0040;
defparam \MIPS|myControl|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \MIPS|myALUcontrol|Selector3~1 (
// Equation(s):
// \MIPS|myALUcontrol|Selector3~1_combout  = (\MIPS|myControl|Decoder0~0_combout  & ((\MIPS|myInstmem|WideOr8~combout ) # ((!\MIPS|myALUcontrol|Selector3~0_combout ) # (!\MIPS|myInstmem|WideOr1~combout ))))

	.dataa(\MIPS|myInstmem|WideOr8~combout ),
	.datab(\MIPS|myInstmem|WideOr1~combout ),
	.datac(\MIPS|myALUcontrol|Selector3~0_combout ),
	.datad(\MIPS|myControl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALUcontrol|Selector3~1 .lut_mask = 16'hBF00;
defparam \MIPS|myALUcontrol|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \MIPS|ALU_b[29]~1 (
// Equation(s):
// \MIPS|ALU_b[29]~1_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (((\MIPS|myInstmem|inst [15])))) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myInstmem|inst [15]))) # (!\MIPS|myControl|WideOr0~2_combout  & 
// (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myControl|WideOr0~2_combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\MIPS|myInstmem|inst [15]),
	.cin(gnd),
	.combout(\MIPS|ALU_b[29]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[29]~1 .lut_mask = 16'hFE10;
defparam \MIPS|ALU_b[29]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \MIPS|ALU_b[28]~2 (
// Equation(s):
// \MIPS|ALU_b[28]~2_combout  = (\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a28 )))))

	.dataa(\MIPS|myControl|WideOr0~2_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(\MIPS|myInstmem|Equal6~0_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[28]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[28]~2 .lut_mask = 16'hCDC8;
defparam \MIPS|ALU_b[28]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \MIPS|ALU_b[27]~3 (
// Equation(s):
// \MIPS|ALU_b[27]~3_combout  = (\MIPS|myControl|WideOr0~2_combout  & (((\MIPS|myInstmem|inst [15])))) # (!\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a27 )))))

	.dataa(\MIPS|myControl|WideOr0~2_combout ),
	.datab(\MIPS|myInstmem|Equal6~0_combout ),
	.datac(\MIPS|myInstmem|inst [15]),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[27]~3 .lut_mask = 16'hF1E0;
defparam \MIPS|ALU_b[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \MIPS|ALU_b[26]~4 (
// Equation(s):
// \MIPS|ALU_b[26]~4_combout  = (\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a26 )))))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myControl|WideOr0~2_combout ),
	.datac(\MIPS|myInstmem|Equal6~0_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[26]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[26]~4 .lut_mask = 16'hABA8;
defparam \MIPS|ALU_b[26]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \MIPS|ALU_b[25]~5 (
// Equation(s):
// \MIPS|ALU_b[25]~5_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a25 )))))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myInstmem|Equal6~0_combout ),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[25]~5 .lut_mask = 16'hABA8;
defparam \MIPS|ALU_b[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \MIPS|ALU_b[24]~6 (
// Equation(s):
// \MIPS|ALU_b[24]~6_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a24 )))))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\MIPS|myInstmem|Equal6~0_combout ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[24]~6 .lut_mask = 16'hAAAC;
defparam \MIPS|ALU_b[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \MIPS|ALU_b[23]~7 (
// Equation(s):
// \MIPS|ALU_b[23]~7_combout  = (\MIPS|myControl|WideOr0~2_combout  & (((\MIPS|myInstmem|inst [15])))) # (!\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myInstmem|inst [15]))) # (!\MIPS|myInstmem|Equal6~0_combout  & 
// (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\MIPS|myControl|WideOr0~2_combout ),
	.datab(\MIPS|myInstmem|Equal6~0_combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\MIPS|myInstmem|inst [15]),
	.cin(gnd),
	.combout(\MIPS|ALU_b[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[23]~7 .lut_mask = 16'hFE10;
defparam \MIPS|ALU_b[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \MIPS|ALU_b[22]~8 (
// Equation(s):
// \MIPS|ALU_b[22]~8_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a22 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[22]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[22]~8 .lut_mask = 16'hCDC8;
defparam \MIPS|ALU_b[22]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \MIPS|ALU_b[21]~9 (
// Equation(s):
// \MIPS|ALU_b[21]~9_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a21 )))))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myInstmem|Equal6~0_combout ),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[21]~9 .lut_mask = 16'hABA8;
defparam \MIPS|ALU_b[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \MIPS|ALU_b[20]~10 (
// Equation(s):
// \MIPS|ALU_b[20]~10_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a20 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[20]~10 .lut_mask = 16'hCDC8;
defparam \MIPS|ALU_b[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \MIPS|ALU_b[19]~11 (
// Equation(s):
// \MIPS|ALU_b[19]~11_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a19 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[19]~11 .lut_mask = 16'hCDC8;
defparam \MIPS|ALU_b[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \MIPS|ALU_b[18]~12 (
// Equation(s):
// \MIPS|ALU_b[18]~12_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a18 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[18]~12 .lut_mask = 16'hCDC8;
defparam \MIPS|ALU_b[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \MIPS|ALU_b[17]~13 (
// Equation(s):
// \MIPS|ALU_b[17]~13_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a17 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[17]~13 .lut_mask = 16'hCDC8;
defparam \MIPS|ALU_b[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \MIPS|ALU_b[16]~14 (
// Equation(s):
// \MIPS|ALU_b[16]~14_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a16 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[16]~14 .lut_mask = 16'hCDC8;
defparam \MIPS|ALU_b[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \MIPS|ALU_b[15]~15 (
// Equation(s):
// \MIPS|ALU_b[15]~15_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [15])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a15 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[15]~15 .lut_mask = 16'hCDC8;
defparam \MIPS|ALU_b[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \MIPS|myControl|WideOr0~3 (
// Equation(s):
// \MIPS|myControl|WideOr0~3_combout  = (\MIPS|myControl|WideOr0~2_combout ) # ((\MIPS|myPC|pc [4] & (\MIPS|myInstmem|Equal2~1_combout  & \MIPS|myPC|pc [3])))

	.dataa(\MIPS|myPC|pc [4]),
	.datab(\MIPS|myInstmem|Equal2~1_combout ),
	.datac(\MIPS|myPC|pc [3]),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|myControl|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myControl|WideOr0~3 .lut_mask = 16'hFF80;
defparam \MIPS|myControl|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \MIPS|ALU_b[12]~16 (
// Equation(s):
// \MIPS|ALU_b[12]~16_combout  = (\MIPS|myControl|WideOr0~2_combout  & (((!\MIPS|myInstmem|WideOr6~0_combout )))) # (!\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myInstmem|Equal6~0_combout  & ((!\MIPS|myInstmem|WideOr6~0_combout ))) # 
// (!\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\MIPS|myInstmem|WideOr6~0_combout ),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myInstmem|Equal6~0_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[12]~16 .lut_mask = 16'h333A;
defparam \MIPS|ALU_b[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \MIPS|ALU_b[11]~17 (
// Equation(s):
// \MIPS|ALU_b[11]~17_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|inst [7])) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|inst [7])) # (!\MIPS|myControl|WideOr0~2_combout  & 
// ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a11 )))))

	.dataa(\MIPS|myInstmem|inst [7]),
	.datab(\MIPS|myInstmem|Equal6~0_combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[11]~17 .lut_mask = 16'hAAB8;
defparam \MIPS|ALU_b[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \MIPS|ALU_b[10]~18 (
// Equation(s):
// \MIPS|ALU_b[10]~18_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (((\MIPS|myInstmem|Equal9~0_combout )))) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myInstmem|Equal9~0_combout ))) # 
// (!\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a10 ))))

	.dataa(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\MIPS|myInstmem|Equal9~0_combout ),
	.datac(\MIPS|myInstmem|Equal6~0_combout ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[10]~18 .lut_mask = 16'hCCCA;
defparam \MIPS|ALU_b[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \MIPS|ALU_b[9]~19 (
// Equation(s):
// \MIPS|ALU_b[9]~19_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (((\MIPS|myInstmem|Equal9~0_combout )))) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myInstmem|Equal9~0_combout ))) # 
// (!\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\MIPS|myInstmem|Equal9~0_combout ),
	.datac(\MIPS|myInstmem|Equal6~0_combout ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[9]~19 .lut_mask = 16'hCCCA;
defparam \MIPS|ALU_b[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \MIPS|ALU_b[7]~20 (
// Equation(s):
// \MIPS|ALU_b[7]~20_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (((\MIPS|myInstmem|inst [7])))) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myInstmem|inst [7]))) # (!\MIPS|myControl|WideOr0~2_combout  & 
// (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\MIPS|myInstmem|inst [7]),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[7]~20 .lut_mask = 16'hF0E4;
defparam \MIPS|ALU_b[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \MIPS|ALU_b[6]~21 (
// Equation(s):
// \MIPS|ALU_b[6]~21_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|Equal9~0_combout )) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|Equal9~0_combout )) # 
// (!\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a6 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|Equal9~0_combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[6]~21 .lut_mask = 16'hCCD8;
defparam \MIPS|ALU_b[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \MIPS|ALU_b[5]~22 (
// Equation(s):
// \MIPS|ALU_b[5]~22_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|WideOr7~combout )) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|WideOr7~combout )) # (!\MIPS|myControl|WideOr0~2_combout  
// & ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a5 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|WideOr7~combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[5]~22 .lut_mask = 16'hCCD8;
defparam \MIPS|ALU_b[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \MIPS|ALU_b[4]~23 (
// Equation(s):
// \MIPS|ALU_b[4]~23_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|WideOr8~combout )) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|WideOr8~combout )) # (!\MIPS|myControl|WideOr0~2_combout  
// & ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a4 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|WideOr8~combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[4]~23 .lut_mask = 16'hCCD8;
defparam \MIPS|ALU_b[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \MIPS|ALU_b[3]~24 (
// Equation(s):
// \MIPS|ALU_b[3]~24_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|WideOr9~0_combout )) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|WideOr9~0_combout )) # 
// (!\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a3 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|WideOr9~0_combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[3]~24 .lut_mask = 16'hCCD8;
defparam \MIPS|ALU_b[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \MIPS|ALU_b[2]~25 (
// Equation(s):
// \MIPS|ALU_b[2]~25_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (!\MIPS|myInstmem|WideOr5~0_combout )) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (!\MIPS|myInstmem|WideOr5~0_combout )) # 
// (!\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|WideOr5~0_combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[2]~25 .lut_mask = 16'h3372;
defparam \MIPS|ALU_b[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \MIPS|ALU_b[1]~26 (
// Equation(s):
// \MIPS|ALU_b[1]~26_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (\MIPS|myInstmem|Equal0~16_combout )) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myInstmem|Equal0~16_combout )) # 
// (!\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a1 )))))

	.dataa(\MIPS|myInstmem|Equal0~16_combout ),
	.datab(\MIPS|myInstmem|Equal6~0_combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[1]~26 .lut_mask = 16'hAAB8;
defparam \MIPS|ALU_b[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \MIPS|myInstmem|WideOr10~0 (
// Equation(s):
// \MIPS|myInstmem|WideOr10~0_combout  = ((\MIPS|myPC|pc [2] & ((!\MIPS|myPC|pc [4]) # (!\MIPS|myPC|pc [3]))) # (!\MIPS|myPC|pc [2] & ((\MIPS|myPC|pc [4])))) # (!\MIPS|myInstmem|Equal0~15_combout )

	.dataa(\MIPS|myPC|pc [2]),
	.datab(\MIPS|myPC|pc [3]),
	.datac(\MIPS|myPC|pc [4]),
	.datad(\MIPS|myInstmem|Equal0~15_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr10~0 .lut_mask = 16'h7AFF;
defparam \MIPS|myInstmem|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \MIPS|ALU_b[0]~27 (
// Equation(s):
// \MIPS|ALU_b[0]~27_combout  = (\MIPS|myInstmem|Equal6~0_combout  & (!\MIPS|myInstmem|WideOr10~0_combout )) # (!\MIPS|myInstmem|Equal6~0_combout  & ((\MIPS|myControl|WideOr0~2_combout  & (!\MIPS|myInstmem|WideOr10~0_combout )) # 
// (!\MIPS|myControl|WideOr0~2_combout  & ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\MIPS|myInstmem|Equal6~0_combout ),
	.datab(\MIPS|myInstmem|WideOr10~0_combout ),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\MIPS|myControl|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[0]~27 .lut_mask = 16'h3372;
defparam \MIPS|ALU_b[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \MIPS|myALU|Add1~1 (
// Equation(s):
// \MIPS|myALU|Add1~1_cout  = CARRY(!\MIPS|ALU_b[0]~27_combout )

	.dataa(gnd),
	.datab(\MIPS|ALU_b[0]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MIPS|myALU|Add1~1_cout ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~1 .lut_mask = 16'h0033;
defparam \MIPS|myALU|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \MIPS|myALU|Add1~2 (
// Equation(s):
// \MIPS|myALU|Add1~2_combout  = (\MIPS|ALU_b[1]~26_combout  & ((\MIPS|myALU|Add1~1_cout ) # (GND))) # (!\MIPS|ALU_b[1]~26_combout  & (!\MIPS|myALU|Add1~1_cout ))
// \MIPS|myALU|Add1~3  = CARRY((\MIPS|ALU_b[1]~26_combout ) # (!\MIPS|myALU|Add1~1_cout ))

	.dataa(\MIPS|ALU_b[1]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~1_cout ),
	.combout(\MIPS|myALU|Add1~2_combout ),
	.cout(\MIPS|myALU|Add1~3 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~2 .lut_mask = 16'hA5AF;
defparam \MIPS|myALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \MIPS|myALU|Add1~4 (
// Equation(s):
// \MIPS|myALU|Add1~4_combout  = (\MIPS|ALU_b[2]~25_combout  & (!\MIPS|myALU|Add1~3  & VCC)) # (!\MIPS|ALU_b[2]~25_combout  & (\MIPS|myALU|Add1~3  $ (GND)))
// \MIPS|myALU|Add1~5  = CARRY((!\MIPS|ALU_b[2]~25_combout  & !\MIPS|myALU|Add1~3 ))

	.dataa(\MIPS|ALU_b[2]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~3 ),
	.combout(\MIPS|myALU|Add1~4_combout ),
	.cout(\MIPS|myALU|Add1~5 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~4 .lut_mask = 16'h5A05;
defparam \MIPS|myALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \MIPS|myALU|Add1~6 (
// Equation(s):
// \MIPS|myALU|Add1~6_combout  = (\MIPS|ALU_b[3]~24_combout  & ((\MIPS|myALU|Add1~5 ) # (GND))) # (!\MIPS|ALU_b[3]~24_combout  & (!\MIPS|myALU|Add1~5 ))
// \MIPS|myALU|Add1~7  = CARRY((\MIPS|ALU_b[3]~24_combout ) # (!\MIPS|myALU|Add1~5 ))

	.dataa(\MIPS|ALU_b[3]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~5 ),
	.combout(\MIPS|myALU|Add1~6_combout ),
	.cout(\MIPS|myALU|Add1~7 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~6 .lut_mask = 16'hA5AF;
defparam \MIPS|myALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \MIPS|myALU|Add1~8 (
// Equation(s):
// \MIPS|myALU|Add1~8_combout  = (\MIPS|ALU_b[4]~23_combout  & (!\MIPS|myALU|Add1~7  & VCC)) # (!\MIPS|ALU_b[4]~23_combout  & (\MIPS|myALU|Add1~7  $ (GND)))
// \MIPS|myALU|Add1~9  = CARRY((!\MIPS|ALU_b[4]~23_combout  & !\MIPS|myALU|Add1~7 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[4]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~7 ),
	.combout(\MIPS|myALU|Add1~8_combout ),
	.cout(\MIPS|myALU|Add1~9 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~8 .lut_mask = 16'h3C03;
defparam \MIPS|myALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \MIPS|myALU|Add1~10 (
// Equation(s):
// \MIPS|myALU|Add1~10_combout  = (\MIPS|ALU_b[5]~22_combout  & ((\MIPS|myALU|Add1~9 ) # (GND))) # (!\MIPS|ALU_b[5]~22_combout  & (!\MIPS|myALU|Add1~9 ))
// \MIPS|myALU|Add1~11  = CARRY((\MIPS|ALU_b[5]~22_combout ) # (!\MIPS|myALU|Add1~9 ))

	.dataa(\MIPS|ALU_b[5]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~9 ),
	.combout(\MIPS|myALU|Add1~10_combout ),
	.cout(\MIPS|myALU|Add1~11 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~10 .lut_mask = 16'hA5AF;
defparam \MIPS|myALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \MIPS|myALU|Add1~12 (
// Equation(s):
// \MIPS|myALU|Add1~12_combout  = (\MIPS|ALU_b[6]~21_combout  & (!\MIPS|myALU|Add1~11  & VCC)) # (!\MIPS|ALU_b[6]~21_combout  & (\MIPS|myALU|Add1~11  $ (GND)))
// \MIPS|myALU|Add1~13  = CARRY((!\MIPS|ALU_b[6]~21_combout  & !\MIPS|myALU|Add1~11 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[6]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~11 ),
	.combout(\MIPS|myALU|Add1~12_combout ),
	.cout(\MIPS|myALU|Add1~13 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~12 .lut_mask = 16'h3C03;
defparam \MIPS|myALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \MIPS|myALU|Add1~14 (
// Equation(s):
// \MIPS|myALU|Add1~14_combout  = (\MIPS|ALU_b[7]~20_combout  & ((\MIPS|myALU|Add1~13 ) # (GND))) # (!\MIPS|ALU_b[7]~20_combout  & (!\MIPS|myALU|Add1~13 ))
// \MIPS|myALU|Add1~15  = CARRY((\MIPS|ALU_b[7]~20_combout ) # (!\MIPS|myALU|Add1~13 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[7]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~13 ),
	.combout(\MIPS|myALU|Add1~14_combout ),
	.cout(\MIPS|myALU|Add1~15 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~14 .lut_mask = 16'hC3CF;
defparam \MIPS|myALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \MIPS|myALU|Add1~16 (
// Equation(s):
// \MIPS|myALU|Add1~16_combout  = (\MIPS|myALU|Add1~15  & (((\MIPS|myControl|WideOr0~3_combout ) # (!\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a8 )))) # (!\MIPS|myALU|Add1~15  & ((((\MIPS|myControl|WideOr0~3_combout ) # 
// (!\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a8 )))))
// \MIPS|myALU|Add1~17  = CARRY((!\MIPS|myALU|Add1~15  & ((\MIPS|myControl|WideOr0~3_combout ) # (!\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\MIPS|myControl|WideOr0~3_combout ),
	.datab(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~15 ),
	.combout(\MIPS|myALU|Add1~16_combout ),
	.cout(\MIPS|myALU|Add1~17 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~16 .lut_mask = 16'hB40B;
defparam \MIPS|myALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \MIPS|myALU|Add1~18 (
// Equation(s):
// \MIPS|myALU|Add1~18_combout  = (\MIPS|ALU_b[9]~19_combout  & ((\MIPS|myALU|Add1~17 ) # (GND))) # (!\MIPS|ALU_b[9]~19_combout  & (!\MIPS|myALU|Add1~17 ))
// \MIPS|myALU|Add1~19  = CARRY((\MIPS|ALU_b[9]~19_combout ) # (!\MIPS|myALU|Add1~17 ))

	.dataa(\MIPS|ALU_b[9]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~17 ),
	.combout(\MIPS|myALU|Add1~18_combout ),
	.cout(\MIPS|myALU|Add1~19 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~18 .lut_mask = 16'hA5AF;
defparam \MIPS|myALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \MIPS|myALU|Add1~20 (
// Equation(s):
// \MIPS|myALU|Add1~20_combout  = (\MIPS|ALU_b[10]~18_combout  & (!\MIPS|myALU|Add1~19  & VCC)) # (!\MIPS|ALU_b[10]~18_combout  & (\MIPS|myALU|Add1~19  $ (GND)))
// \MIPS|myALU|Add1~21  = CARRY((!\MIPS|ALU_b[10]~18_combout  & !\MIPS|myALU|Add1~19 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[10]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~19 ),
	.combout(\MIPS|myALU|Add1~20_combout ),
	.cout(\MIPS|myALU|Add1~21 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~20 .lut_mask = 16'h3C03;
defparam \MIPS|myALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \MIPS|myALU|Add1~22 (
// Equation(s):
// \MIPS|myALU|Add1~22_combout  = (\MIPS|ALU_b[11]~17_combout  & ((\MIPS|myALU|Add1~21 ) # (GND))) # (!\MIPS|ALU_b[11]~17_combout  & (!\MIPS|myALU|Add1~21 ))
// \MIPS|myALU|Add1~23  = CARRY((\MIPS|ALU_b[11]~17_combout ) # (!\MIPS|myALU|Add1~21 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[11]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~21 ),
	.combout(\MIPS|myALU|Add1~22_combout ),
	.cout(\MIPS|myALU|Add1~23 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~22 .lut_mask = 16'hC3CF;
defparam \MIPS|myALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \MIPS|myALU|Add1~24 (
// Equation(s):
// \MIPS|myALU|Add1~24_combout  = (\MIPS|ALU_b[12]~16_combout  & (!\MIPS|myALU|Add1~23  & VCC)) # (!\MIPS|ALU_b[12]~16_combout  & (\MIPS|myALU|Add1~23  $ (GND)))
// \MIPS|myALU|Add1~25  = CARRY((!\MIPS|ALU_b[12]~16_combout  & !\MIPS|myALU|Add1~23 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[12]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~23 ),
	.combout(\MIPS|myALU|Add1~24_combout ),
	.cout(\MIPS|myALU|Add1~25 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~24 .lut_mask = 16'h3C03;
defparam \MIPS|myALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \MIPS|myALU|Add1~26 (
// Equation(s):
// \MIPS|myALU|Add1~26_combout  = (\MIPS|myControl|WideOr0~3_combout  & (((!\MIPS|myALU|Add1~25 )))) # (!\MIPS|myControl|WideOr0~3_combout  & ((\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a13  & ((\MIPS|myALU|Add1~25 ) # (GND))) # 
// (!\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a13  & (!\MIPS|myALU|Add1~25 ))))
// \MIPS|myALU|Add1~27  = CARRY(((!\MIPS|myControl|WideOr0~3_combout  & \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a13 )) # (!\MIPS|myALU|Add1~25 ))

	.dataa(\MIPS|myControl|WideOr0~3_combout ),
	.datab(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~25 ),
	.combout(\MIPS|myALU|Add1~26_combout ),
	.cout(\MIPS|myALU|Add1~27 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~26 .lut_mask = 16'h4B4F;
defparam \MIPS|myALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \MIPS|myALU|Add1~28 (
// Equation(s):
// \MIPS|myALU|Add1~28_combout  = (\MIPS|myALU|Add1~27  & (((\MIPS|myControl|WideOr0~3_combout ) # (!\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a14 )))) # (!\MIPS|myALU|Add1~27  & ((((\MIPS|myControl|WideOr0~3_combout ) # 
// (!\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a14 )))))
// \MIPS|myALU|Add1~29  = CARRY((!\MIPS|myALU|Add1~27  & ((\MIPS|myControl|WideOr0~3_combout ) # (!\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\MIPS|myControl|WideOr0~3_combout ),
	.datab(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~27 ),
	.combout(\MIPS|myALU|Add1~28_combout ),
	.cout(\MIPS|myALU|Add1~29 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~28 .lut_mask = 16'hB40B;
defparam \MIPS|myALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \MIPS|myALU|Add1~30 (
// Equation(s):
// \MIPS|myALU|Add1~30_combout  = (\MIPS|ALU_b[15]~15_combout  & ((\MIPS|myALU|Add1~29 ) # (GND))) # (!\MIPS|ALU_b[15]~15_combout  & (!\MIPS|myALU|Add1~29 ))
// \MIPS|myALU|Add1~31  = CARRY((\MIPS|ALU_b[15]~15_combout ) # (!\MIPS|myALU|Add1~29 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[15]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~29 ),
	.combout(\MIPS|myALU|Add1~30_combout ),
	.cout(\MIPS|myALU|Add1~31 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~30 .lut_mask = 16'hC3CF;
defparam \MIPS|myALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \MIPS|myALU|Add1~32 (
// Equation(s):
// \MIPS|myALU|Add1~32_combout  = (\MIPS|ALU_b[16]~14_combout  & (!\MIPS|myALU|Add1~31  & VCC)) # (!\MIPS|ALU_b[16]~14_combout  & (\MIPS|myALU|Add1~31  $ (GND)))
// \MIPS|myALU|Add1~33  = CARRY((!\MIPS|ALU_b[16]~14_combout  & !\MIPS|myALU|Add1~31 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[16]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~31 ),
	.combout(\MIPS|myALU|Add1~32_combout ),
	.cout(\MIPS|myALU|Add1~33 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~32 .lut_mask = 16'h3C03;
defparam \MIPS|myALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \MIPS|myALU|Add1~34 (
// Equation(s):
// \MIPS|myALU|Add1~34_combout  = (\MIPS|ALU_b[17]~13_combout  & ((\MIPS|myALU|Add1~33 ) # (GND))) # (!\MIPS|ALU_b[17]~13_combout  & (!\MIPS|myALU|Add1~33 ))
// \MIPS|myALU|Add1~35  = CARRY((\MIPS|ALU_b[17]~13_combout ) # (!\MIPS|myALU|Add1~33 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[17]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~33 ),
	.combout(\MIPS|myALU|Add1~34_combout ),
	.cout(\MIPS|myALU|Add1~35 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~34 .lut_mask = 16'hC3CF;
defparam \MIPS|myALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \MIPS|myALU|Add1~36 (
// Equation(s):
// \MIPS|myALU|Add1~36_combout  = (\MIPS|ALU_b[18]~12_combout  & (!\MIPS|myALU|Add1~35  & VCC)) # (!\MIPS|ALU_b[18]~12_combout  & (\MIPS|myALU|Add1~35  $ (GND)))
// \MIPS|myALU|Add1~37  = CARRY((!\MIPS|ALU_b[18]~12_combout  & !\MIPS|myALU|Add1~35 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[18]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~35 ),
	.combout(\MIPS|myALU|Add1~36_combout ),
	.cout(\MIPS|myALU|Add1~37 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~36 .lut_mask = 16'h3C03;
defparam \MIPS|myALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \MIPS|myALU|Add1~38 (
// Equation(s):
// \MIPS|myALU|Add1~38_combout  = (\MIPS|ALU_b[19]~11_combout  & ((\MIPS|myALU|Add1~37 ) # (GND))) # (!\MIPS|ALU_b[19]~11_combout  & (!\MIPS|myALU|Add1~37 ))
// \MIPS|myALU|Add1~39  = CARRY((\MIPS|ALU_b[19]~11_combout ) # (!\MIPS|myALU|Add1~37 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[19]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~37 ),
	.combout(\MIPS|myALU|Add1~38_combout ),
	.cout(\MIPS|myALU|Add1~39 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~38 .lut_mask = 16'hC3CF;
defparam \MIPS|myALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \MIPS|myALU|Add1~40 (
// Equation(s):
// \MIPS|myALU|Add1~40_combout  = (\MIPS|ALU_b[20]~10_combout  & (!\MIPS|myALU|Add1~39  & VCC)) # (!\MIPS|ALU_b[20]~10_combout  & (\MIPS|myALU|Add1~39  $ (GND)))
// \MIPS|myALU|Add1~41  = CARRY((!\MIPS|ALU_b[20]~10_combout  & !\MIPS|myALU|Add1~39 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[20]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~39 ),
	.combout(\MIPS|myALU|Add1~40_combout ),
	.cout(\MIPS|myALU|Add1~41 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~40 .lut_mask = 16'h3C03;
defparam \MIPS|myALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \MIPS|myALU|Add1~42 (
// Equation(s):
// \MIPS|myALU|Add1~42_combout  = (\MIPS|ALU_b[21]~9_combout  & ((\MIPS|myALU|Add1~41 ) # (GND))) # (!\MIPS|ALU_b[21]~9_combout  & (!\MIPS|myALU|Add1~41 ))
// \MIPS|myALU|Add1~43  = CARRY((\MIPS|ALU_b[21]~9_combout ) # (!\MIPS|myALU|Add1~41 ))

	.dataa(\MIPS|ALU_b[21]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~41 ),
	.combout(\MIPS|myALU|Add1~42_combout ),
	.cout(\MIPS|myALU|Add1~43 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~42 .lut_mask = 16'hA5AF;
defparam \MIPS|myALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \MIPS|myALU|Add1~44 (
// Equation(s):
// \MIPS|myALU|Add1~44_combout  = (\MIPS|ALU_b[22]~8_combout  & (!\MIPS|myALU|Add1~43  & VCC)) # (!\MIPS|ALU_b[22]~8_combout  & (\MIPS|myALU|Add1~43  $ (GND)))
// \MIPS|myALU|Add1~45  = CARRY((!\MIPS|ALU_b[22]~8_combout  & !\MIPS|myALU|Add1~43 ))

	.dataa(\MIPS|ALU_b[22]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~43 ),
	.combout(\MIPS|myALU|Add1~44_combout ),
	.cout(\MIPS|myALU|Add1~45 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~44 .lut_mask = 16'h5A05;
defparam \MIPS|myALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \MIPS|myALU|Add1~46 (
// Equation(s):
// \MIPS|myALU|Add1~46_combout  = (\MIPS|ALU_b[23]~7_combout  & ((\MIPS|myALU|Add1~45 ) # (GND))) # (!\MIPS|ALU_b[23]~7_combout  & (!\MIPS|myALU|Add1~45 ))
// \MIPS|myALU|Add1~47  = CARRY((\MIPS|ALU_b[23]~7_combout ) # (!\MIPS|myALU|Add1~45 ))

	.dataa(\MIPS|ALU_b[23]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~45 ),
	.combout(\MIPS|myALU|Add1~46_combout ),
	.cout(\MIPS|myALU|Add1~47 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~46 .lut_mask = 16'hA5AF;
defparam \MIPS|myALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \MIPS|myALU|Add1~48 (
// Equation(s):
// \MIPS|myALU|Add1~48_combout  = (\MIPS|ALU_b[24]~6_combout  & (!\MIPS|myALU|Add1~47  & VCC)) # (!\MIPS|ALU_b[24]~6_combout  & (\MIPS|myALU|Add1~47  $ (GND)))
// \MIPS|myALU|Add1~49  = CARRY((!\MIPS|ALU_b[24]~6_combout  & !\MIPS|myALU|Add1~47 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[24]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~47 ),
	.combout(\MIPS|myALU|Add1~48_combout ),
	.cout(\MIPS|myALU|Add1~49 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~48 .lut_mask = 16'h3C03;
defparam \MIPS|myALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \MIPS|myALU|Add1~50 (
// Equation(s):
// \MIPS|myALU|Add1~50_combout  = (\MIPS|ALU_b[25]~5_combout  & ((\MIPS|myALU|Add1~49 ) # (GND))) # (!\MIPS|ALU_b[25]~5_combout  & (!\MIPS|myALU|Add1~49 ))
// \MIPS|myALU|Add1~51  = CARRY((\MIPS|ALU_b[25]~5_combout ) # (!\MIPS|myALU|Add1~49 ))

	.dataa(\MIPS|ALU_b[25]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~49 ),
	.combout(\MIPS|myALU|Add1~50_combout ),
	.cout(\MIPS|myALU|Add1~51 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~50 .lut_mask = 16'hA5AF;
defparam \MIPS|myALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \MIPS|myALU|Add1~52 (
// Equation(s):
// \MIPS|myALU|Add1~52_combout  = (\MIPS|ALU_b[26]~4_combout  & (!\MIPS|myALU|Add1~51  & VCC)) # (!\MIPS|ALU_b[26]~4_combout  & (\MIPS|myALU|Add1~51  $ (GND)))
// \MIPS|myALU|Add1~53  = CARRY((!\MIPS|ALU_b[26]~4_combout  & !\MIPS|myALU|Add1~51 ))

	.dataa(\MIPS|ALU_b[26]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~51 ),
	.combout(\MIPS|myALU|Add1~52_combout ),
	.cout(\MIPS|myALU|Add1~53 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~52 .lut_mask = 16'h5A05;
defparam \MIPS|myALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \MIPS|myALU|Add1~54 (
// Equation(s):
// \MIPS|myALU|Add1~54_combout  = (\MIPS|ALU_b[27]~3_combout  & ((\MIPS|myALU|Add1~53 ) # (GND))) # (!\MIPS|ALU_b[27]~3_combout  & (!\MIPS|myALU|Add1~53 ))
// \MIPS|myALU|Add1~55  = CARRY((\MIPS|ALU_b[27]~3_combout ) # (!\MIPS|myALU|Add1~53 ))

	.dataa(\MIPS|ALU_b[27]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~53 ),
	.combout(\MIPS|myALU|Add1~54_combout ),
	.cout(\MIPS|myALU|Add1~55 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~54 .lut_mask = 16'hA5AF;
defparam \MIPS|myALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \MIPS|myALU|Add1~56 (
// Equation(s):
// \MIPS|myALU|Add1~56_combout  = (\MIPS|ALU_b[28]~2_combout  & (!\MIPS|myALU|Add1~55  & VCC)) # (!\MIPS|ALU_b[28]~2_combout  & (\MIPS|myALU|Add1~55  $ (GND)))
// \MIPS|myALU|Add1~57  = CARRY((!\MIPS|ALU_b[28]~2_combout  & !\MIPS|myALU|Add1~55 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[28]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~55 ),
	.combout(\MIPS|myALU|Add1~56_combout ),
	.cout(\MIPS|myALU|Add1~57 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~56 .lut_mask = 16'h3C03;
defparam \MIPS|myALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \MIPS|myALU|Add1~58 (
// Equation(s):
// \MIPS|myALU|Add1~58_combout  = (\MIPS|ALU_b[29]~1_combout  & ((\MIPS|myALU|Add1~57 ) # (GND))) # (!\MIPS|ALU_b[29]~1_combout  & (!\MIPS|myALU|Add1~57 ))
// \MIPS|myALU|Add1~59  = CARRY((\MIPS|ALU_b[29]~1_combout ) # (!\MIPS|myALU|Add1~57 ))

	.dataa(gnd),
	.datab(\MIPS|ALU_b[29]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~57 ),
	.combout(\MIPS|myALU|Add1~58_combout ),
	.cout(\MIPS|myALU|Add1~59 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~58 .lut_mask = 16'hC3CF;
defparam \MIPS|myALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \MIPS|myALU|Add1~60 (
// Equation(s):
// \MIPS|myALU|Add1~60_combout  = (\MIPS|ALU_b[30]~0_combout  & (!\MIPS|myALU|Add1~59  & VCC)) # (!\MIPS|ALU_b[30]~0_combout  & (\MIPS|myALU|Add1~59  $ (GND)))
// \MIPS|myALU|Add1~61  = CARRY((!\MIPS|ALU_b[30]~0_combout  & !\MIPS|myALU|Add1~59 ))

	.dataa(\MIPS|ALU_b[30]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myALU|Add1~59 ),
	.combout(\MIPS|myALU|Add1~60_combout ),
	.cout(\MIPS|myALU|Add1~61 ));
// synopsys translate_off
defparam \MIPS|myALU|Add1~60 .lut_mask = 16'h5A05;
defparam \MIPS|myALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \MIPS|myALU|Add1~62 (
// Equation(s):
// \MIPS|myALU|Add1~62_combout  = \MIPS|myALU|Add1~61  $ (!\MIPS|ALU_b[31]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MIPS|ALU_b[31]~28_combout ),
	.cin(\MIPS|myALU|Add1~61 ),
	.combout(\MIPS|myALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Add1~62 .lut_mask = 16'hF00F;
defparam \MIPS|myALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \MIPS|branch_cond~0 (
// Equation(s):
// \MIPS|branch_cond~0_combout  = (\MIPS|myALUcontrol|Selector3~1_combout  & (!\MIPS|myALU|Add1~60_combout  & !\MIPS|myALU|Add1~62_combout ))

	.dataa(gnd),
	.datab(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datac(\MIPS|myALU|Add1~60_combout ),
	.datad(\MIPS|myALU|Add1~62_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~0 .lut_mask = 16'h000C;
defparam \MIPS|branch_cond~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \MIPS|branch_cond~1 (
// Equation(s):
// \MIPS|branch_cond~1_combout  = (\MIPS|branch_cond~0_combout ) # ((!\MIPS|ALU_b[30]~0_combout  & (!\MIPS|ALU_b[31]~28_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )))

	.dataa(\MIPS|ALU_b[30]~0_combout ),
	.datab(\MIPS|ALU_b[31]~28_combout ),
	.datac(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datad(\MIPS|branch_cond~0_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~1 .lut_mask = 16'hFF01;
defparam \MIPS|branch_cond~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \MIPS|myAdd2|out[0]~0 (
// Equation(s):
// \MIPS|myAdd2|out[0]~0_combout  = (\MIPS|myInstmem|WideOr10~0_combout  & (\MIPS|myPC|pc [0] & VCC)) # (!\MIPS|myInstmem|WideOr10~0_combout  & (\MIPS|myPC|pc [0] $ (VCC)))
// \MIPS|myAdd2|out[0]~1  = CARRY((!\MIPS|myInstmem|WideOr10~0_combout  & \MIPS|myPC|pc [0]))

	.dataa(\MIPS|myInstmem|WideOr10~0_combout ),
	.datab(\MIPS|myPC|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MIPS|myAdd2|out[0]~0_combout ),
	.cout(\MIPS|myAdd2|out[0]~1 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[0]~0 .lut_mask = 16'h9944;
defparam \MIPS|myAdd2|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \MIPS|branch_cond~2 (
// Equation(s):
// \MIPS|branch_cond~2_combout  = (!\MIPS|myInstmem|WideOr1~combout  & \MIPS|myControl|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MIPS|myInstmem|WideOr1~combout ),
	.datad(\MIPS|myControl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~2 .lut_mask = 16'h0F00;
defparam \MIPS|branch_cond~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \MIPS|myALUcontrol|alucontrol[0]~0 (
// Equation(s):
// \MIPS|myALUcontrol|alucontrol[0]~0_combout  = (\MIPS|myInstmem|WideOr1~combout  & (\MIPS|myControl|Decoder0~0_combout  & ((\MIPS|myInstmem|WideOr8~combout ) # (!\MIPS|myInstmem|WideOr7~combout ))))

	.dataa(\MIPS|myInstmem|WideOr8~combout ),
	.datab(\MIPS|myInstmem|WideOr1~combout ),
	.datac(\MIPS|myInstmem|WideOr7~combout ),
	.datad(\MIPS|myControl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALUcontrol|alucontrol[0]~0 .lut_mask = 16'h8C00;
defparam \MIPS|myALUcontrol|alucontrol[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \MIPS|myALU|Mux29~0 (
// Equation(s):
// \MIPS|myALU|Mux29~0_combout  = (\MIPS|myInstmem|WideOr1~combout  & ((\MIPS|myInstmem|WideOr8~combout ) # (!\MIPS|myInstmem|WideOr7~combout )))

	.dataa(\MIPS|myInstmem|WideOr8~combout ),
	.datab(\MIPS|myInstmem|WideOr7~combout ),
	.datac(\MIPS|myInstmem|WideOr1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux29~0 .lut_mask = 16'hB0B0;
defparam \MIPS|myALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \MIPS|myALU|Mux25~0 (
// Equation(s):
// \MIPS|myALU|Mux25~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[4]~23_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myALU|Mux29~0_combout ),
	.datab(\MIPS|myControl|Decoder0~0_combout ),
	.datac(\MIPS|ALU_b[4]~23_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux25~0 .lut_mask = 16'h7780;
defparam \MIPS|myALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \MIPS|myALU|Mux25~1 (
// Equation(s):
// \MIPS|myALU|Mux25~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (\MIPS|myALU|Mux25~0_combout )) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux25~0_combout  & (\MIPS|myALU|Add1~12_combout )) # 
// (!\MIPS|myALU|Mux25~0_combout  & ((\MIPS|ALU_b[6]~21_combout )))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|myALU|Mux25~0_combout ),
	.datac(\MIPS|myALU|Add1~12_combout ),
	.datad(\MIPS|ALU_b[6]~21_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux25~1 .lut_mask = 16'hD9C8;
defparam \MIPS|myALU|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \MIPS|ALU_b[8]~31 (
// Equation(s):
// \MIPS|ALU_b[8]~31_combout  = (!\MIPS|myControl|WideOr0~2_combout  & (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a8  & !\MIPS|myInstmem|Equal6~0_combout ))

	.dataa(\MIPS|myControl|WideOr0~2_combout ),
	.datab(gnd),
	.datac(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\MIPS|myInstmem|Equal6~0_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[8]~31 .lut_mask = 16'h0050;
defparam \MIPS|ALU_b[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \MIPS|myALU|Mux23~0 (
// Equation(s):
// \MIPS|myALU|Mux23~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[6]~21_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|ALU_b[6]~21_combout ),
	.datab(\MIPS|myALU|Mux29~0_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux23~0 .lut_mask = 16'h3F80;
defparam \MIPS|myALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \MIPS|myALU|Mux23~1 (
// Equation(s):
// \MIPS|myALU|Mux23~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux23~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux23~0_combout  & ((\MIPS|myALU|Add1~16_combout ))) # 
// (!\MIPS|myALU|Mux23~0_combout  & (\MIPS|ALU_b[8]~31_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[8]~31_combout ),
	.datac(\MIPS|myALU|Mux23~0_combout ),
	.datad(\MIPS|myALU|Add1~16_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux23~1 .lut_mask = 16'hF4A4;
defparam \MIPS|myALU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \MIPS|myALU|Mux3~0 (
// Equation(s):
// \MIPS|myALU|Mux3~0_combout  = (\MIPS|myALUcontrol|Selector3~1_combout  & (((!\MIPS|myALU|Mux29~0_combout ) # (!\MIPS|myControl|Decoder0~0_combout )))) # (!\MIPS|myALUcontrol|Selector3~1_combout  & (\MIPS|ALU_b[26]~4_combout  & 
// (\MIPS|myControl|Decoder0~0_combout  & \MIPS|myALU|Mux29~0_combout )))

	.dataa(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datab(\MIPS|ALU_b[26]~4_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|myALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux3~0 .lut_mask = 16'h4AAA;
defparam \MIPS|myALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \MIPS|myALU|Mux3~1 (
// Equation(s):
// \MIPS|myALU|Mux3~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (\MIPS|myALU|Mux3~0_combout )) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux3~0_combout  & ((\MIPS|myALU|Add1~56_combout ))) # (!\MIPS|myALU|Mux3~0_combout  
// & (\MIPS|ALU_b[28]~2_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|myALU|Mux3~0_combout ),
	.datac(\MIPS|ALU_b[28]~2_combout ),
	.datad(\MIPS|myALU|Add1~56_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux3~1 .lut_mask = 16'hDC98;
defparam \MIPS|myALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \MIPS|myALU|Mux14~0 (
// Equation(s):
// \MIPS|myALU|Mux14~0_combout  = (\MIPS|myControl|Decoder0~0_combout  & ((\MIPS|myALU|Mux29~0_combout  & (\MIPS|ALU_b[15]~15_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myALUcontrol|Selector3~1_combout 
// ))))) # (!\MIPS|myControl|Decoder0~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|ALU_b[15]~15_combout ),
	.datab(\MIPS|myControl|Decoder0~0_combout ),
	.datac(\MIPS|myALU|Mux29~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux14~0 .lut_mask = 16'h3F80;
defparam \MIPS|myALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \MIPS|myALU|Mux14~1 (
// Equation(s):
// \MIPS|myALU|Mux14~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux14~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux14~0_combout  & ((\MIPS|myALU|Add1~34_combout ))) # 
// (!\MIPS|myALU|Mux14~0_combout  & (\MIPS|ALU_b[17]~13_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[17]~13_combout ),
	.datac(\MIPS|myALU|Mux14~0_combout ),
	.datad(\MIPS|myALU|Add1~34_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux14~1 .lut_mask = 16'hF4A4;
defparam \MIPS|myALU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \MIPS|branch_cond~16 (
// Equation(s):
// \MIPS|branch_cond~16_combout  = (!\MIPS|myALU|Mux25~1_combout  & (!\MIPS|myALU|Mux23~1_combout  & (!\MIPS|myALU|Mux3~1_combout  & !\MIPS|myALU|Mux14~1_combout )))

	.dataa(\MIPS|myALU|Mux25~1_combout ),
	.datab(\MIPS|myALU|Mux23~1_combout ),
	.datac(\MIPS|myALU|Mux3~1_combout ),
	.datad(\MIPS|myALU|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~16_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~16 .lut_mask = 16'h0001;
defparam \MIPS|branch_cond~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \MIPS|myALU|Mux19~0 (
// Equation(s):
// \MIPS|myALU|Mux19~0_combout  = (\MIPS|myControl|Decoder0~0_combout  & ((\MIPS|myALU|Mux29~0_combout  & (\MIPS|ALU_b[10]~18_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myALUcontrol|Selector3~1_combout 
// ))))) # (!\MIPS|myControl|Decoder0~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|ALU_b[10]~18_combout ),
	.datab(\MIPS|myControl|Decoder0~0_combout ),
	.datac(\MIPS|myALU|Mux29~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux19~0 .lut_mask = 16'h3F80;
defparam \MIPS|myALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \MIPS|myALU|Mux19~1 (
// Equation(s):
// \MIPS|myALU|Mux19~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux19~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux19~0_combout  & ((\MIPS|myALU|Add1~24_combout ))) # 
// (!\MIPS|myALU|Mux19~0_combout  & (\MIPS|ALU_b[12]~16_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[12]~16_combout ),
	.datac(\MIPS|myALU|Mux19~0_combout ),
	.datad(\MIPS|myALU|Add1~24_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux19~1 .lut_mask = 16'hF4A4;
defparam \MIPS|myALU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \MIPS|myALU|Mux9~0 (
// Equation(s):
// \MIPS|myALU|Mux9~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[20]~10_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myALU|Mux29~0_combout ),
	.datab(\MIPS|myControl|Decoder0~0_combout ),
	.datac(\MIPS|ALU_b[20]~10_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux9~0 .lut_mask = 16'h7780;
defparam \MIPS|myALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \MIPS|myALU|Mux9~1 (
// Equation(s):
// \MIPS|myALU|Mux9~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux9~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux9~0_combout  & ((\MIPS|myALU|Add1~44_combout ))) # 
// (!\MIPS|myALU|Mux9~0_combout  & (\MIPS|ALU_b[22]~8_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[22]~8_combout ),
	.datac(\MIPS|myALU|Add1~44_combout ),
	.datad(\MIPS|myALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux9~1 .lut_mask = 16'hFA44;
defparam \MIPS|myALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \MIPS|myALU|Mux17~0 (
// Equation(s):
// \MIPS|myALU|Mux17~0_combout  = (\MIPS|myControl|Decoder0~0_combout  & ((\MIPS|myALU|Mux29~0_combout  & (\MIPS|ALU_b[12]~16_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myALUcontrol|Selector3~1_combout 
// ))))) # (!\MIPS|myControl|Decoder0~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|ALU_b[12]~16_combout ),
	.datab(\MIPS|myControl|Decoder0~0_combout ),
	.datac(\MIPS|myALU|Mux29~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux17~0 .lut_mask = 16'h3F80;
defparam \MIPS|myALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \MIPS|ALU_b[14]~30 (
// Equation(s):
// \MIPS|ALU_b[14]~30_combout  = (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a14  & (!\MIPS|myControl|WideOr0~2_combout  & !\MIPS|myInstmem|Equal6~0_combout ))

	.dataa(gnd),
	.datab(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\MIPS|myControl|WideOr0~2_combout ),
	.datad(\MIPS|myInstmem|Equal6~0_combout ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[14]~30 .lut_mask = 16'h000C;
defparam \MIPS|ALU_b[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \MIPS|myALU|Mux17~1 (
// Equation(s):
// \MIPS|myALU|Mux17~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (\MIPS|myALU|Mux17~0_combout )) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux17~0_combout  & ((\MIPS|myALU|Add1~28_combout ))) # 
// (!\MIPS|myALU|Mux17~0_combout  & (\MIPS|ALU_b[14]~30_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|myALU|Mux17~0_combout ),
	.datac(\MIPS|ALU_b[14]~30_combout ),
	.datad(\MIPS|myALU|Add1~28_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux17~1 .lut_mask = 16'hDC98;
defparam \MIPS|myALU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \MIPS|myALU|Mux15~0 (
// Equation(s):
// \MIPS|myALU|Mux15~0_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (!\MIPS|myControl|WideOr0~3_combout  & (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a14  & !\MIPS|myALUcontrol|Selector3~1_combout ))) # 
// (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myControl|WideOr0~3_combout ),
	.datab(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux15~0 .lut_mask = 16'h0F40;
defparam \MIPS|myALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \MIPS|myALU|Mux15~1 (
// Equation(s):
// \MIPS|myALU|Mux15~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux15~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux15~0_combout  & ((\MIPS|myALU|Add1~32_combout ))) # 
// (!\MIPS|myALU|Mux15~0_combout  & (\MIPS|ALU_b[16]~14_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[16]~14_combout ),
	.datac(\MIPS|myALU|Mux15~0_combout ),
	.datad(\MIPS|myALU|Add1~32_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux15~1 .lut_mask = 16'hF4A4;
defparam \MIPS|myALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \MIPS|branch_cond~15 (
// Equation(s):
// \MIPS|branch_cond~15_combout  = (!\MIPS|myALU|Mux19~1_combout  & (!\MIPS|myALU|Mux9~1_combout  & (!\MIPS|myALU|Mux17~1_combout  & !\MIPS|myALU|Mux15~1_combout )))

	.dataa(\MIPS|myALU|Mux19~1_combout ),
	.datab(\MIPS|myALU|Mux9~1_combout ),
	.datac(\MIPS|myALU|Mux17~1_combout ),
	.datad(\MIPS|myALU|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~15_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~15 .lut_mask = 16'h0001;
defparam \MIPS|branch_cond~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \MIPS|myALU|Mux13~0 (
// Equation(s):
// \MIPS|myALU|Mux13~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[16]~14_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myALU|Mux29~0_combout ),
	.datab(\MIPS|myControl|Decoder0~0_combout ),
	.datac(\MIPS|ALU_b[16]~14_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux13~0 .lut_mask = 16'h7780;
defparam \MIPS|myALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \MIPS|myALU|Mux13~1 (
// Equation(s):
// \MIPS|myALU|Mux13~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux13~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux13~0_combout  & ((\MIPS|myALU|Add1~36_combout ))) # 
// (!\MIPS|myALU|Mux13~0_combout  & (\MIPS|ALU_b[18]~12_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[18]~12_combout ),
	.datac(\MIPS|myALU|Mux13~0_combout ),
	.datad(\MIPS|myALU|Add1~36_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux13~1 .lut_mask = 16'hF4A4;
defparam \MIPS|myALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \MIPS|myALU|Mux27~0 (
// Equation(s):
// \MIPS|myALU|Mux27~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myALUcontrol|Selector3~1_combout  & (!\MIPS|myControl|Decoder0~0_combout )) # (!\MIPS|myALUcontrol|Selector3~1_combout  & (\MIPS|myControl|Decoder0~0_combout  & 
// \MIPS|ALU_b[2]~25_combout )))) # (!\MIPS|myALU|Mux29~0_combout  & (\MIPS|myALUcontrol|Selector3~1_combout ))

	.dataa(\MIPS|myALU|Mux29~0_combout ),
	.datab(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|ALU_b[2]~25_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux27~0 .lut_mask = 16'h6C4C;
defparam \MIPS|myALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \MIPS|myALU|Mux27~1 (
// Equation(s):
// \MIPS|myALU|Mux27~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux27~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux27~0_combout  & ((\MIPS|myALU|Add1~8_combout ))) # 
// (!\MIPS|myALU|Mux27~0_combout  & (\MIPS|ALU_b[4]~23_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[4]~23_combout ),
	.datac(\MIPS|myALU|Add1~8_combout ),
	.datad(\MIPS|myALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux27~1 .lut_mask = 16'hFA44;
defparam \MIPS|myALU|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \MIPS|myALU|Mux11~0 (
// Equation(s):
// \MIPS|myALU|Mux11~0_combout  = (\MIPS|myALUcontrol|Selector3~1_combout  & (((!\MIPS|myALU|Mux29~0_combout )) # (!\MIPS|myControl|Decoder0~0_combout ))) # (!\MIPS|myALUcontrol|Selector3~1_combout  & (\MIPS|myControl|Decoder0~0_combout  & 
// (\MIPS|myALU|Mux29~0_combout  & \MIPS|ALU_b[18]~12_combout )))

	.dataa(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datab(\MIPS|myControl|Decoder0~0_combout ),
	.datac(\MIPS|myALU|Mux29~0_combout ),
	.datad(\MIPS|ALU_b[18]~12_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux11~0 .lut_mask = 16'h6A2A;
defparam \MIPS|myALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \MIPS|myALU|Mux11~1 (
// Equation(s):
// \MIPS|myALU|Mux11~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux11~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux11~0_combout  & ((\MIPS|myALU|Add1~40_combout ))) # 
// (!\MIPS|myALU|Mux11~0_combout  & (\MIPS|ALU_b[20]~10_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[20]~10_combout ),
	.datac(\MIPS|myALU|Add1~40_combout ),
	.datad(\MIPS|myALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux11~1 .lut_mask = 16'hFA44;
defparam \MIPS|myALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \MIPS|myALU|Mux5~0 (
// Equation(s):
// \MIPS|myALU|Mux5~0_combout  = (\MIPS|myALUcontrol|Selector3~1_combout  & (((!\MIPS|myALU|Mux29~0_combout )) # (!\MIPS|myControl|Decoder0~0_combout ))) # (!\MIPS|myALUcontrol|Selector3~1_combout  & (\MIPS|myControl|Decoder0~0_combout  & 
// (\MIPS|ALU_b[24]~6_combout  & \MIPS|myALU|Mux29~0_combout )))

	.dataa(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datab(\MIPS|myControl|Decoder0~0_combout ),
	.datac(\MIPS|ALU_b[24]~6_combout ),
	.datad(\MIPS|myALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux5~0 .lut_mask = 16'h62AA;
defparam \MIPS|myALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \MIPS|myALU|Mux5~1 (
// Equation(s):
// \MIPS|myALU|Mux5~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux5~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux5~0_combout  & ((\MIPS|myALU|Add1~52_combout ))) # 
// (!\MIPS|myALU|Mux5~0_combout  & (\MIPS|ALU_b[26]~4_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[26]~4_combout ),
	.datac(\MIPS|myALU|Mux5~0_combout ),
	.datad(\MIPS|myALU|Add1~52_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux5~1 .lut_mask = 16'hF4A4;
defparam \MIPS|myALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \MIPS|branch_cond~17 (
// Equation(s):
// \MIPS|branch_cond~17_combout  = (!\MIPS|myALU|Mux13~1_combout  & (!\MIPS|myALU|Mux27~1_combout  & (!\MIPS|myALU|Mux11~1_combout  & !\MIPS|myALU|Mux5~1_combout )))

	.dataa(\MIPS|myALU|Mux13~1_combout ),
	.datab(\MIPS|myALU|Mux27~1_combout ),
	.datac(\MIPS|myALU|Mux11~1_combout ),
	.datad(\MIPS|myALU|Mux5~1_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~17_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~17 .lut_mask = 16'h0001;
defparam \MIPS|branch_cond~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \MIPS|branch_cond~18 (
// Equation(s):
// \MIPS|branch_cond~18_combout  = (\MIPS|branch_cond~16_combout  & (\MIPS|branch_cond~15_combout  & (!\MIPS|myALU|Add1~2_combout  & \MIPS|branch_cond~17_combout )))

	.dataa(\MIPS|branch_cond~16_combout ),
	.datab(\MIPS|branch_cond~15_combout ),
	.datac(\MIPS|myALU|Add1~2_combout ),
	.datad(\MIPS|branch_cond~17_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~18_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~18 .lut_mask = 16'h0800;
defparam \MIPS|branch_cond~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \MIPS|ALU_b[13]~29 (
// Equation(s):
// \MIPS|ALU_b[13]~29_combout  = (!\MIPS|myControl|WideOr0~2_combout  & (!\MIPS|myInstmem|Equal6~0_combout  & \MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(gnd),
	.datab(\MIPS|myControl|WideOr0~2_combout ),
	.datac(\MIPS|myInstmem|Equal6~0_combout ),
	.datad(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\MIPS|ALU_b[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|ALU_b[13]~29 .lut_mask = 16'h0300;
defparam \MIPS|ALU_b[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \MIPS|myALU|Mux18~0 (
// Equation(s):
// \MIPS|myALU|Mux18~0_combout  = (\MIPS|myControl|Decoder0~0_combout  & ((\MIPS|myALUcontrol|Selector3~1_combout  & ((!\MIPS|myALU|Mux29~0_combout ))) # (!\MIPS|myALUcontrol|Selector3~1_combout  & (\MIPS|ALU_b[11]~17_combout  & \MIPS|myALU|Mux29~0_combout 
// )))) # (!\MIPS|myControl|Decoder0~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|ALU_b[11]~17_combout ),
	.datab(\MIPS|myControl|Decoder0~0_combout ),
	.datac(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datad(\MIPS|myALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux18~0 .lut_mask = 16'h38F0;
defparam \MIPS|myALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \MIPS|myALU|Mux18~1 (
// Equation(s):
// \MIPS|myALU|Mux18~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux18~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux18~0_combout  & ((\MIPS|myALU|Add1~26_combout ))) # 
// (!\MIPS|myALU|Mux18~0_combout  & (\MIPS|ALU_b[13]~29_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[13]~29_combout ),
	.datac(\MIPS|myALU|Add1~26_combout ),
	.datad(\MIPS|myALU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux18~1 .lut_mask = 16'hFA44;
defparam \MIPS|myALU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \MIPS|myALU|Mux22~0 (
// Equation(s):
// \MIPS|myALU|Mux22~0_combout  = (\MIPS|myControl|Decoder0~0_combout  & ((\MIPS|myALU|Mux29~0_combout  & (!\MIPS|myALUcontrol|Selector3~1_combout  & \MIPS|ALU_b[7]~20_combout )) # (!\MIPS|myALU|Mux29~0_combout  & (\MIPS|myALUcontrol|Selector3~1_combout )))) 
// # (!\MIPS|myControl|Decoder0~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myControl|Decoder0~0_combout ),
	.datab(\MIPS|myALU|Mux29~0_combout ),
	.datac(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datad(\MIPS|ALU_b[7]~20_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux22~0 .lut_mask = 16'h7870;
defparam \MIPS|myALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \MIPS|myALU|Mux22~1 (
// Equation(s):
// \MIPS|myALU|Mux22~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux22~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux22~0_combout  & ((\MIPS|myALU|Add1~18_combout ))) # 
// (!\MIPS|myALU|Mux22~0_combout  & (\MIPS|ALU_b[9]~19_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[9]~19_combout ),
	.datac(\MIPS|myALU|Add1~18_combout ),
	.datad(\MIPS|myALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux22~1 .lut_mask = 16'hFA44;
defparam \MIPS|myALU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \MIPS|myALU|Mux20~0 (
// Equation(s):
// \MIPS|myALU|Mux20~0_combout  = (\MIPS|myControl|Decoder0~0_combout  & ((\MIPS|myALUcontrol|Selector3~1_combout  & ((!\MIPS|myALU|Mux29~0_combout ))) # (!\MIPS|myALUcontrol|Selector3~1_combout  & (\MIPS|ALU_b[9]~19_combout  & \MIPS|myALU|Mux29~0_combout 
// )))) # (!\MIPS|myControl|Decoder0~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myControl|Decoder0~0_combout ),
	.datab(\MIPS|ALU_b[9]~19_combout ),
	.datac(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datad(\MIPS|myALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux20~0 .lut_mask = 16'h58F0;
defparam \MIPS|myALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \MIPS|myALU|Mux20~1 (
// Equation(s):
// \MIPS|myALU|Mux20~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux20~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux20~0_combout  & ((\MIPS|myALU|Add1~22_combout ))) # 
// (!\MIPS|myALU|Mux20~0_combout  & (\MIPS|ALU_b[11]~17_combout ))))

	.dataa(\MIPS|ALU_b[11]~17_combout ),
	.datab(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datac(\MIPS|myALU|Mux20~0_combout ),
	.datad(\MIPS|myALU|Add1~22_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux20~1 .lut_mask = 16'hF2C2;
defparam \MIPS|myALU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \MIPS|myALU|Mux24~0 (
// Equation(s):
// \MIPS|myALU|Mux24~0_combout  = (\MIPS|myControl|Decoder0~0_combout  & ((\MIPS|myALU|Mux29~0_combout  & (!\MIPS|myALUcontrol|Selector3~1_combout  & \MIPS|ALU_b[5]~22_combout )) # (!\MIPS|myALU|Mux29~0_combout  & (\MIPS|myALUcontrol|Selector3~1_combout )))) 
// # (!\MIPS|myControl|Decoder0~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myControl|Decoder0~0_combout ),
	.datab(\MIPS|myALU|Mux29~0_combout ),
	.datac(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datad(\MIPS|ALU_b[5]~22_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux24~0 .lut_mask = 16'h7870;
defparam \MIPS|myALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \MIPS|myALU|Mux24~1 (
// Equation(s):
// \MIPS|myALU|Mux24~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux24~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux24~0_combout  & ((\MIPS|myALU|Add1~14_combout ))) # 
// (!\MIPS|myALU|Mux24~0_combout  & (\MIPS|ALU_b[7]~20_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|ALU_b[7]~20_combout ),
	.datac(\MIPS|myALU|Mux24~0_combout ),
	.datad(\MIPS|myALU|Add1~14_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux24~1 .lut_mask = 16'hF4A4;
defparam \MIPS|myALU|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \MIPS|branch_cond~4 (
// Equation(s):
// \MIPS|branch_cond~4_combout  = (!\MIPS|myALU|Mux18~1_combout  & (!\MIPS|myALU|Mux22~1_combout  & (!\MIPS|myALU|Mux20~1_combout  & !\MIPS|myALU|Mux24~1_combout )))

	.dataa(\MIPS|myALU|Mux18~1_combout ),
	.datab(\MIPS|myALU|Mux22~1_combout ),
	.datac(\MIPS|myALU|Mux20~1_combout ),
	.datad(\MIPS|myALU|Mux24~1_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~4 .lut_mask = 16'h0001;
defparam \MIPS|branch_cond~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \MIPS|myALU|Mux26~0 (
// Equation(s):
// \MIPS|myALU|Mux26~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[3]~24_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|ALU_b[3]~24_combout ),
	.datab(\MIPS|myALU|Mux29~0_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux26~0 .lut_mask = 16'h3F80;
defparam \MIPS|myALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \MIPS|myALU|Mux26~1 (
// Equation(s):
// \MIPS|myALU|Mux26~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (\MIPS|myALU|Mux26~0_combout )) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux26~0_combout  & ((\MIPS|myALU|Add1~10_combout ))) # 
// (!\MIPS|myALU|Mux26~0_combout  & (\MIPS|ALU_b[5]~22_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|myALU|Mux26~0_combout ),
	.datac(\MIPS|ALU_b[5]~22_combout ),
	.datad(\MIPS|myALU|Add1~10_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux26~1 .lut_mask = 16'hDC98;
defparam \MIPS|myALU|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \MIPS|myALU|Mux28~0 (
// Equation(s):
// \MIPS|myALU|Mux28~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[1]~26_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myALU|Mux29~0_combout ),
	.datab(\MIPS|ALU_b[1]~26_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux28~0 .lut_mask = 16'h5F80;
defparam \MIPS|myALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \MIPS|myALU|Mux28~1 (
// Equation(s):
// \MIPS|myALU|Mux28~1_combout  = (\MIPS|myALU|Mux28~0_combout  & (((\MIPS|myALU|Add1~6_combout ) # (\MIPS|myALUcontrol|alucontrol[0]~0_combout )))) # (!\MIPS|myALU|Mux28~0_combout  & (\MIPS|ALU_b[3]~24_combout  & 
// ((!\MIPS|myALUcontrol|alucontrol[0]~0_combout ))))

	.dataa(\MIPS|ALU_b[3]~24_combout ),
	.datab(\MIPS|myALU|Mux28~0_combout ),
	.datac(\MIPS|myALU|Add1~6_combout ),
	.datad(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux28~1 .lut_mask = 16'hCCE2;
defparam \MIPS|myALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \MIPS|myALU|Mux29~1 (
// Equation(s):
// \MIPS|myALU|Mux29~1_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[0]~27_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|ALU_b[0]~27_combout ),
	.datab(\MIPS|myALU|Mux29~0_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux29~1 .lut_mask = 16'h3F80;
defparam \MIPS|myALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \MIPS|myALU|Mux29~2 (
// Equation(s):
// \MIPS|myALU|Mux29~2_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux29~1_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux29~1_combout  & ((\MIPS|myALU|Add1~4_combout ))) # 
// (!\MIPS|myALU|Mux29~1_combout  & (\MIPS|ALU_b[2]~25_combout ))))

	.dataa(\MIPS|ALU_b[2]~25_combout ),
	.datab(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datac(\MIPS|myALU|Add1~4_combout ),
	.datad(\MIPS|myALU|Mux29~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux29~2 .lut_mask = 16'hFC22;
defparam \MIPS|myALU|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \MIPS|myALU|Mux7~0 (
// Equation(s):
// \MIPS|myALU|Mux7~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[22]~8_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|ALU_b[22]~8_combout ),
	.datab(\MIPS|myALU|Mux29~0_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux7~0 .lut_mask = 16'h3F80;
defparam \MIPS|myALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \MIPS|myALU|Mux7~1 (
// Equation(s):
// \MIPS|myALU|Mux7~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALU|Mux7~0_combout )))) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux7~0_combout  & ((\MIPS|myALU|Add1~48_combout ))) # 
// (!\MIPS|myALU|Mux7~0_combout  & (\MIPS|ALU_b[24]~6_combout ))))

	.dataa(\MIPS|ALU_b[24]~6_combout ),
	.datab(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datac(\MIPS|myALU|Mux7~0_combout ),
	.datad(\MIPS|myALU|Add1~48_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux7~1 .lut_mask = 16'hF2C2;
defparam \MIPS|myALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \MIPS|branch_cond~3 (
// Equation(s):
// \MIPS|branch_cond~3_combout  = (!\MIPS|myALU|Mux26~1_combout  & (!\MIPS|myALU|Mux28~1_combout  & (!\MIPS|myALU|Mux29~2_combout  & !\MIPS|myALU|Mux7~1_combout )))

	.dataa(\MIPS|myALU|Mux26~1_combout ),
	.datab(\MIPS|myALU|Mux28~1_combout ),
	.datac(\MIPS|myALU|Mux29~2_combout ),
	.datad(\MIPS|myALU|Mux7~1_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~3 .lut_mask = 16'h0001;
defparam \MIPS|branch_cond~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \MIPS|myALU|Mux10~0 (
// Equation(s):
// \MIPS|myALU|Mux10~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[19]~11_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myALU|Mux29~0_combout ),
	.datab(\MIPS|ALU_b[19]~11_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux10~0 .lut_mask = 16'h5F80;
defparam \MIPS|myALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \MIPS|myALU|Mux10~1 (
// Equation(s):
// \MIPS|myALU|Mux10~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (\MIPS|myALU|Mux10~0_combout )) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux10~0_combout  & ((\MIPS|myALU|Add1~42_combout ))) # 
// (!\MIPS|myALU|Mux10~0_combout  & (\MIPS|ALU_b[21]~9_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|myALU|Mux10~0_combout ),
	.datac(\MIPS|ALU_b[21]~9_combout ),
	.datad(\MIPS|myALU|Add1~42_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux10~1 .lut_mask = 16'hDC98;
defparam \MIPS|myALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \MIPS|myALU|Mux8~0 (
// Equation(s):
// \MIPS|myALU|Mux8~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[21]~9_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myALU|Mux29~0_combout ),
	.datab(\MIPS|ALU_b[21]~9_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux8~0 .lut_mask = 16'h5F80;
defparam \MIPS|myALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \MIPS|myALU|Mux8~1 (
// Equation(s):
// \MIPS|myALU|Mux8~1_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (\MIPS|myALU|Mux8~0_combout )) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & ((\MIPS|myALU|Mux8~0_combout  & ((\MIPS|myALU|Add1~46_combout ))) # (!\MIPS|myALU|Mux8~0_combout  
// & (\MIPS|ALU_b[23]~7_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|myALU|Mux8~0_combout ),
	.datac(\MIPS|ALU_b[23]~7_combout ),
	.datad(\MIPS|myALU|Add1~46_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux8~1 .lut_mask = 16'hDC98;
defparam \MIPS|myALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \MIPS|myALU|Mux6~0 (
// Equation(s):
// \MIPS|myALU|Mux6~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myControl|Decoder0~0_combout  & (\MIPS|ALU_b[23]~7_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myControl|Decoder0~0_combout  & 
// ((\MIPS|myALUcontrol|Selector3~1_combout ))))) # (!\MIPS|myALU|Mux29~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myALU|Mux29~0_combout ),
	.datab(\MIPS|ALU_b[23]~7_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux6~0 .lut_mask = 16'h5F80;
defparam \MIPS|myALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \MIPS|myALU|Mux6~1 (
// Equation(s):
// \MIPS|myALU|Mux6~1_combout  = (\MIPS|myALU|Mux6~0_combout  & (((\MIPS|myALUcontrol|alucontrol[0]~0_combout ) # (\MIPS|myALU|Add1~50_combout )))) # (!\MIPS|myALU|Mux6~0_combout  & (\MIPS|ALU_b[25]~5_combout  & (!\MIPS|myALUcontrol|alucontrol[0]~0_combout 
// )))

	.dataa(\MIPS|ALU_b[25]~5_combout ),
	.datab(\MIPS|myALU|Mux6~0_combout ),
	.datac(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datad(\MIPS|myALU|Add1~50_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux6~1 .lut_mask = 16'hCEC2;
defparam \MIPS|myALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \MIPS|myALU|Mux4~0 (
// Equation(s):
// \MIPS|myALU|Mux4~0_combout  = (\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myALUcontrol|Selector3~1_combout  & (!\MIPS|myControl|Decoder0~0_combout )) # (!\MIPS|myALUcontrol|Selector3~1_combout  & (\MIPS|myControl|Decoder0~0_combout  & 
// \MIPS|ALU_b[25]~5_combout )))) # (!\MIPS|myALU|Mux29~0_combout  & (\MIPS|myALUcontrol|Selector3~1_combout ))

	.dataa(\MIPS|myALU|Mux29~0_combout ),
	.datab(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datac(\MIPS|myControl|Decoder0~0_combout ),
	.datad(\MIPS|ALU_b[25]~5_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux4~0 .lut_mask = 16'h6C4C;
defparam \MIPS|myALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \MIPS|myALU|Mux4~1 (
// Equation(s):
// \MIPS|myALU|Mux4~1_combout  = (\MIPS|myALU|Mux4~0_combout  & (((\MIPS|myALU|Add1~54_combout ) # (\MIPS|myALUcontrol|alucontrol[0]~0_combout )))) # (!\MIPS|myALU|Mux4~0_combout  & (\MIPS|ALU_b[27]~3_combout  & ((!\MIPS|myALUcontrol|alucontrol[0]~0_combout 
// ))))

	.dataa(\MIPS|myALU|Mux4~0_combout ),
	.datab(\MIPS|ALU_b[27]~3_combout ),
	.datac(\MIPS|myALU|Add1~54_combout ),
	.datad(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux4~1 .lut_mask = 16'hAAE4;
defparam \MIPS|myALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \MIPS|branch_cond~13 (
// Equation(s):
// \MIPS|branch_cond~13_combout  = (!\MIPS|myALU|Mux10~1_combout  & (!\MIPS|myALU|Mux8~1_combout  & (!\MIPS|myALU|Mux6~1_combout  & !\MIPS|myALU|Mux4~1_combout )))

	.dataa(\MIPS|myALU|Mux10~1_combout ),
	.datab(\MIPS|myALU|Mux8~1_combout ),
	.datac(\MIPS|myALU|Mux6~1_combout ),
	.datad(\MIPS|myALU|Mux4~1_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~13_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~13 .lut_mask = 16'h0001;
defparam \MIPS|branch_cond~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \MIPS|myALU|Mux2~0 (
// Equation(s):
// \MIPS|myALU|Mux2~0_combout  = (\MIPS|myALUcontrol|Selector3~1_combout  & (((!\MIPS|myALU|Mux29~0_combout )) # (!\MIPS|myControl|Decoder0~0_combout ))) # (!\MIPS|myALUcontrol|Selector3~1_combout  & (\MIPS|myControl|Decoder0~0_combout  & 
// (\MIPS|myALU|Mux29~0_combout  & \MIPS|ALU_b[27]~3_combout )))

	.dataa(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datab(\MIPS|myControl|Decoder0~0_combout ),
	.datac(\MIPS|myALU|Mux29~0_combout ),
	.datad(\MIPS|ALU_b[27]~3_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux2~0 .lut_mask = 16'h6A2A;
defparam \MIPS|myALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \MIPS|myALU|Mux12~0 (
// Equation(s):
// \MIPS|myALU|Mux12~0_combout  = (\MIPS|myControl|Decoder0~0_combout  & ((\MIPS|myALU|Mux29~0_combout  & (\MIPS|ALU_b[17]~13_combout  & !\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myALU|Mux29~0_combout  & ((\MIPS|myALUcontrol|Selector3~1_combout 
// ))))) # (!\MIPS|myControl|Decoder0~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myControl|Decoder0~0_combout ),
	.datab(\MIPS|myALU|Mux29~0_combout ),
	.datac(\MIPS|ALU_b[17]~13_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux12~0 .lut_mask = 16'h7780;
defparam \MIPS|myALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \MIPS|branch_cond~9 (
// Equation(s):
// \MIPS|branch_cond~9_combout  = (!\MIPS|myALU|Mux12~0_combout  & (((\MIPS|myControl|WideOr0~3_combout ) # (\MIPS|myALUcontrol|Selector3~1_combout )) # (!\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(\MIPS|myALU|Mux12~0_combout ),
	.datab(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\MIPS|myControl|WideOr0~3_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~9_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~9 .lut_mask = 16'h5551;
defparam \MIPS|branch_cond~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \MIPS|myALU|Mux21~0 (
// Equation(s):
// \MIPS|myALU|Mux21~0_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a8  & (!\MIPS|myControl|WideOr0~3_combout  & !\MIPS|myALUcontrol|Selector3~1_combout ))) # 
// (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|myALUcontrol|Selector3~1_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|myReg|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\MIPS|myControl|WideOr0~3_combout ),
	.datad(\MIPS|myALUcontrol|Selector3~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myALU|Mux21~0 .lut_mask = 16'h5508;
defparam \MIPS|myALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \MIPS|branch_cond~10 (
// Equation(s):
// \MIPS|branch_cond~10_combout  = (!\MIPS|myALU|Mux2~0_combout  & (\MIPS|branch_cond~9_combout  & !\MIPS|myALU|Mux21~0_combout ))

	.dataa(gnd),
	.datab(\MIPS|myALU|Mux2~0_combout ),
	.datac(\MIPS|branch_cond~9_combout ),
	.datad(\MIPS|myALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~10_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~10 .lut_mask = 16'h0030;
defparam \MIPS|branch_cond~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \MIPS|branch_cond~5 (
// Equation(s):
// \MIPS|branch_cond~5_combout  = (\MIPS|myALU|Mux21~0_combout  & ((!\MIPS|myALU|Add1~20_combout ))) # (!\MIPS|myALU|Mux21~0_combout  & (!\MIPS|ALU_b[10]~18_combout ))

	.dataa(gnd),
	.datab(\MIPS|myALU|Mux21~0_combout ),
	.datac(\MIPS|ALU_b[10]~18_combout ),
	.datad(\MIPS|myALU|Add1~20_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~5_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~5 .lut_mask = 16'h03CF;
defparam \MIPS|branch_cond~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \MIPS|branch_cond~6 (
// Equation(s):
// \MIPS|branch_cond~6_combout  = (\MIPS|myALUcontrol|Selector3~1_combout  & (!\MIPS|myALU|Add1~30_combout  & ((\MIPS|myALU|Mux2~0_combout ) # (!\MIPS|ALU_b[29]~1_combout )))) # (!\MIPS|myALUcontrol|Selector3~1_combout  & ((\MIPS|myALU|Mux2~0_combout ) # 
// ((!\MIPS|ALU_b[29]~1_combout ))))

	.dataa(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datab(\MIPS|myALU|Mux2~0_combout ),
	.datac(\MIPS|ALU_b[29]~1_combout ),
	.datad(\MIPS|myALU|Add1~30_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~6_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~6 .lut_mask = 16'h45CF;
defparam \MIPS|branch_cond~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \MIPS|branch_cond~7 (
// Equation(s):
// \MIPS|branch_cond~7_combout  = (\MIPS|myALUcontrol|Selector3~1_combout  & (((!\MIPS|myALU|Add1~38_combout ) # (!\MIPS|myALU|Mux12~0_combout )))) # (!\MIPS|myALUcontrol|Selector3~1_combout  & (!\MIPS|ALU_b[15]~15_combout  & ((!\MIPS|myALU|Add1~38_combout ) 
// # (!\MIPS|myALU|Mux12~0_combout ))))

	.dataa(\MIPS|myALUcontrol|Selector3~1_combout ),
	.datab(\MIPS|ALU_b[15]~15_combout ),
	.datac(\MIPS|myALU|Mux12~0_combout ),
	.datad(\MIPS|myALU|Add1~38_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~7_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~7 .lut_mask = 16'h0BBB;
defparam \MIPS|branch_cond~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \MIPS|branch_cond~8 (
// Equation(s):
// \MIPS|branch_cond~8_combout  = (\MIPS|branch_cond~6_combout  & (\MIPS|branch_cond~7_combout  & ((\MIPS|myALU|Mux12~0_combout ) # (!\MIPS|ALU_b[19]~11_combout ))))

	.dataa(\MIPS|myALU|Mux12~0_combout ),
	.datab(\MIPS|ALU_b[19]~11_combout ),
	.datac(\MIPS|branch_cond~6_combout ),
	.datad(\MIPS|branch_cond~7_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~8_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~8 .lut_mask = 16'hB000;
defparam \MIPS|branch_cond~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \MIPS|branch_cond~11 (
// Equation(s):
// \MIPS|branch_cond~11_combout  = (\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (\MIPS|branch_cond~10_combout )) # (!\MIPS|myALUcontrol|alucontrol[0]~0_combout  & (((\MIPS|branch_cond~5_combout  & \MIPS|branch_cond~8_combout ))))

	.dataa(\MIPS|myALUcontrol|alucontrol[0]~0_combout ),
	.datab(\MIPS|branch_cond~10_combout ),
	.datac(\MIPS|branch_cond~5_combout ),
	.datad(\MIPS|branch_cond~8_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~11_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~11 .lut_mask = 16'hD888;
defparam \MIPS|branch_cond~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \MIPS|branch_cond~12 (
// Equation(s):
// \MIPS|branch_cond~12_combout  = (\MIPS|branch_cond~11_combout  & ((!\MIPS|myALU|Add1~58_combout ) # (!\MIPS|myALU|Mux2~0_combout )))

	.dataa(gnd),
	.datab(\MIPS|myALU|Mux2~0_combout ),
	.datac(\MIPS|myALU|Add1~58_combout ),
	.datad(\MIPS|branch_cond~11_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~12_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~12 .lut_mask = 16'h3F00;
defparam \MIPS|branch_cond~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \MIPS|branch_cond~14 (
// Equation(s):
// \MIPS|branch_cond~14_combout  = (\MIPS|branch_cond~4_combout  & (\MIPS|branch_cond~3_combout  & (\MIPS|branch_cond~13_combout  & \MIPS|branch_cond~12_combout )))

	.dataa(\MIPS|branch_cond~4_combout ),
	.datab(\MIPS|branch_cond~3_combout ),
	.datac(\MIPS|branch_cond~13_combout ),
	.datad(\MIPS|branch_cond~12_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~14_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~14 .lut_mask = 16'h8000;
defparam \MIPS|branch_cond~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \MIPS|branch_cond~19 (
// Equation(s):
// \MIPS|branch_cond~19_combout  = (!\MIPS|ALU_b[0]~27_combout  & (\MIPS|branch_cond~2_combout  & (\MIPS|branch_cond~18_combout  & \MIPS|branch_cond~14_combout )))

	.dataa(\MIPS|ALU_b[0]~27_combout ),
	.datab(\MIPS|branch_cond~2_combout ),
	.datac(\MIPS|branch_cond~18_combout ),
	.datad(\MIPS|branch_cond~14_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~19_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~19 .lut_mask = 16'h4000;
defparam \MIPS|branch_cond~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \MIPS|myAdd2|Add0~2 (
// Equation(s):
// \MIPS|myAdd2|Add0~2_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[0]~0_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myPC|pc [0])))) # (!\MIPS|branch_cond~1_combout  & (\MIPS|myPC|pc [0]))

	.dataa(\MIPS|myPC|pc [0]),
	.datab(\MIPS|myAdd2|out[0]~0_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~2 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \MIPS|myPC|pc[0] (
	.clk(\U0|out_clk~q ),
	.d(gnd),
	.asdata(\MIPS|myAdd2|Add0~2_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[0] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \MIPS|myAdd2|out[1]~2 (
// Equation(s):
// \MIPS|myAdd2|out[1]~2_combout  = (\MIPS|myInstmem|Equal0~16_combout  & ((\MIPS|myPC|pc [1] & (\MIPS|myAdd2|out[0]~1  & VCC)) # (!\MIPS|myPC|pc [1] & (!\MIPS|myAdd2|out[0]~1 )))) # (!\MIPS|myInstmem|Equal0~16_combout  & ((\MIPS|myPC|pc [1] & 
// (!\MIPS|myAdd2|out[0]~1 )) # (!\MIPS|myPC|pc [1] & ((\MIPS|myAdd2|out[0]~1 ) # (GND)))))
// \MIPS|myAdd2|out[1]~3  = CARRY((\MIPS|myInstmem|Equal0~16_combout  & (!\MIPS|myPC|pc [1] & !\MIPS|myAdd2|out[0]~1 )) # (!\MIPS|myInstmem|Equal0~16_combout  & ((!\MIPS|myAdd2|out[0]~1 ) # (!\MIPS|myPC|pc [1]))))

	.dataa(\MIPS|myInstmem|Equal0~16_combout ),
	.datab(\MIPS|myPC|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[0]~1 ),
	.combout(\MIPS|myAdd2|out[1]~2_combout ),
	.cout(\MIPS|myAdd2|out[1]~3 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[1]~2 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \MIPS|myAdd2|Add0~3 (
// Equation(s):
// \MIPS|myAdd2|Add0~3_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[1]~2_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myPC|pc [1]))))) # (!\MIPS|branch_cond~1_combout  & (((\MIPS|myPC|pc [1]))))

	.dataa(\MIPS|branch_cond~1_combout ),
	.datab(\MIPS|myAdd2|out[1]~2_combout ),
	.datac(\MIPS|myPC|pc [1]),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~3 .lut_mask = 16'hD8F0;
defparam \MIPS|myAdd2|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \MIPS|myPC|pc[1] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[1] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \MIPS|myAdd2|out[2]~4 (
// Equation(s):
// \MIPS|myAdd2|out[2]~4_combout  = ((\MIPS|myAdd1|out[2]~0_combout  $ (\MIPS|myInstmem|WideOr5~0_combout  $ (\MIPS|myAdd2|out[1]~3 )))) # (GND)
// \MIPS|myAdd2|out[2]~5  = CARRY((\MIPS|myAdd1|out[2]~0_combout  & ((!\MIPS|myAdd2|out[1]~3 ) # (!\MIPS|myInstmem|WideOr5~0_combout ))) # (!\MIPS|myAdd1|out[2]~0_combout  & (!\MIPS|myInstmem|WideOr5~0_combout  & !\MIPS|myAdd2|out[1]~3 )))

	.dataa(\MIPS|myAdd1|out[2]~0_combout ),
	.datab(\MIPS|myInstmem|WideOr5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[1]~3 ),
	.combout(\MIPS|myAdd2|out[2]~4_combout ),
	.cout(\MIPS|myAdd2|out[2]~5 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[2]~4 .lut_mask = 16'h962B;
defparam \MIPS|myAdd2|out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \MIPS|myAdd2|out[3]~6 (
// Equation(s):
// \MIPS|myAdd2|out[3]~6_combout  = (\MIPS|myAdd1|out[3]~2_combout  & ((\MIPS|myInstmem|WideOr9~0_combout  & (\MIPS|myAdd2|out[2]~5  & VCC)) # (!\MIPS|myInstmem|WideOr9~0_combout  & (!\MIPS|myAdd2|out[2]~5 )))) # (!\MIPS|myAdd1|out[3]~2_combout  & 
// ((\MIPS|myInstmem|WideOr9~0_combout  & (!\MIPS|myAdd2|out[2]~5 )) # (!\MIPS|myInstmem|WideOr9~0_combout  & ((\MIPS|myAdd2|out[2]~5 ) # (GND)))))
// \MIPS|myAdd2|out[3]~7  = CARRY((\MIPS|myAdd1|out[3]~2_combout  & (!\MIPS|myInstmem|WideOr9~0_combout  & !\MIPS|myAdd2|out[2]~5 )) # (!\MIPS|myAdd1|out[3]~2_combout  & ((!\MIPS|myAdd2|out[2]~5 ) # (!\MIPS|myInstmem|WideOr9~0_combout ))))

	.dataa(\MIPS|myAdd1|out[3]~2_combout ),
	.datab(\MIPS|myInstmem|WideOr9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[2]~5 ),
	.combout(\MIPS|myAdd2|out[3]~6_combout ),
	.cout(\MIPS|myAdd2|out[3]~7 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[3]~6 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \MIPS|myAdd2|out[4]~8 (
// Equation(s):
// \MIPS|myAdd2|out[4]~8_combout  = ((\MIPS|myAdd1|out[4]~4_combout  $ (\MIPS|myInstmem|WideOr8~combout  $ (!\MIPS|myAdd2|out[3]~7 )))) # (GND)
// \MIPS|myAdd2|out[4]~9  = CARRY((\MIPS|myAdd1|out[4]~4_combout  & ((\MIPS|myInstmem|WideOr8~combout ) # (!\MIPS|myAdd2|out[3]~7 ))) # (!\MIPS|myAdd1|out[4]~4_combout  & (\MIPS|myInstmem|WideOr8~combout  & !\MIPS|myAdd2|out[3]~7 )))

	.dataa(\MIPS|myAdd1|out[4]~4_combout ),
	.datab(\MIPS|myInstmem|WideOr8~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[3]~7 ),
	.combout(\MIPS|myAdd2|out[4]~8_combout ),
	.cout(\MIPS|myAdd2|out[4]~9 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[4]~8 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \MIPS|myAdd2|out[5]~10 (
// Equation(s):
// \MIPS|myAdd2|out[5]~10_combout  = (\MIPS|myInstmem|WideOr7~combout  & ((\MIPS|myAdd1|out[5]~6_combout  & (\MIPS|myAdd2|out[4]~9  & VCC)) # (!\MIPS|myAdd1|out[5]~6_combout  & (!\MIPS|myAdd2|out[4]~9 )))) # (!\MIPS|myInstmem|WideOr7~combout  & 
// ((\MIPS|myAdd1|out[5]~6_combout  & (!\MIPS|myAdd2|out[4]~9 )) # (!\MIPS|myAdd1|out[5]~6_combout  & ((\MIPS|myAdd2|out[4]~9 ) # (GND)))))
// \MIPS|myAdd2|out[5]~11  = CARRY((\MIPS|myInstmem|WideOr7~combout  & (!\MIPS|myAdd1|out[5]~6_combout  & !\MIPS|myAdd2|out[4]~9 )) # (!\MIPS|myInstmem|WideOr7~combout  & ((!\MIPS|myAdd2|out[4]~9 ) # (!\MIPS|myAdd1|out[5]~6_combout ))))

	.dataa(\MIPS|myInstmem|WideOr7~combout ),
	.datab(\MIPS|myAdd1|out[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[4]~9 ),
	.combout(\MIPS|myAdd2|out[5]~10_combout ),
	.cout(\MIPS|myAdd2|out[5]~11 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[5]~10 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \MIPS|myAdd2|out[6]~12 (
// Equation(s):
// \MIPS|myAdd2|out[6]~12_combout  = ((\MIPS|myAdd1|out[6]~8_combout  $ (\MIPS|myInstmem|Equal9~0_combout  $ (!\MIPS|myAdd2|out[5]~11 )))) # (GND)
// \MIPS|myAdd2|out[6]~13  = CARRY((\MIPS|myAdd1|out[6]~8_combout  & ((\MIPS|myInstmem|Equal9~0_combout ) # (!\MIPS|myAdd2|out[5]~11 ))) # (!\MIPS|myAdd1|out[6]~8_combout  & (\MIPS|myInstmem|Equal9~0_combout  & !\MIPS|myAdd2|out[5]~11 )))

	.dataa(\MIPS|myAdd1|out[6]~8_combout ),
	.datab(\MIPS|myInstmem|Equal9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[5]~11 ),
	.combout(\MIPS|myAdd2|out[6]~12_combout ),
	.cout(\MIPS|myAdd2|out[6]~13 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[6]~12 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \MIPS|myAdd2|out[7]~14 (
// Equation(s):
// \MIPS|myAdd2|out[7]~14_combout  = (\MIPS|myInstmem|inst [7] & ((\MIPS|myAdd1|out[7]~10_combout  & (\MIPS|myAdd2|out[6]~13  & VCC)) # (!\MIPS|myAdd1|out[7]~10_combout  & (!\MIPS|myAdd2|out[6]~13 )))) # (!\MIPS|myInstmem|inst [7] & 
// ((\MIPS|myAdd1|out[7]~10_combout  & (!\MIPS|myAdd2|out[6]~13 )) # (!\MIPS|myAdd1|out[7]~10_combout  & ((\MIPS|myAdd2|out[6]~13 ) # (GND)))))
// \MIPS|myAdd2|out[7]~15  = CARRY((\MIPS|myInstmem|inst [7] & (!\MIPS|myAdd1|out[7]~10_combout  & !\MIPS|myAdd2|out[6]~13 )) # (!\MIPS|myInstmem|inst [7] & ((!\MIPS|myAdd2|out[6]~13 ) # (!\MIPS|myAdd1|out[7]~10_combout ))))

	.dataa(\MIPS|myInstmem|inst [7]),
	.datab(\MIPS|myAdd1|out[7]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[6]~13 ),
	.combout(\MIPS|myAdd2|out[7]~14_combout ),
	.cout(\MIPS|myAdd2|out[7]~15 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[7]~14 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \MIPS|myAdd2|Add0~1 (
// Equation(s):
// \MIPS|myAdd2|Add0~1_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[7]~14_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[7]~10_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[7]~10_combout ))))

	.dataa(\MIPS|myAdd2|out[7]~14_combout ),
	.datab(\MIPS|myAdd1|out[7]~10_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~1 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \MIPS|myPC|pc[7] (
	.clk(\U0|out_clk~q ),
	.d(gnd),
	.asdata(\MIPS|myAdd2|Add0~1_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[7] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \MIPS|myAdd1|out[8]~12 (
// Equation(s):
// \MIPS|myAdd1|out[8]~12_combout  = (\MIPS|myPC|pc [8] & (\MIPS|myAdd1|out[7]~11  $ (GND))) # (!\MIPS|myPC|pc [8] & (!\MIPS|myAdd1|out[7]~11  & VCC))
// \MIPS|myAdd1|out[8]~13  = CARRY((\MIPS|myPC|pc [8] & !\MIPS|myAdd1|out[7]~11 ))

	.dataa(\MIPS|myPC|pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[7]~11 ),
	.combout(\MIPS|myAdd1|out[8]~12_combout ),
	.cout(\MIPS|myAdd1|out[8]~13 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[8]~12 .lut_mask = 16'hA50A;
defparam \MIPS|myAdd1|out[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \MIPS|myAdd2|out[8]~16 (
// Equation(s):
// \MIPS|myAdd2|out[8]~16_combout  = (\MIPS|myAdd1|out[8]~12_combout  & (\MIPS|myAdd2|out[7]~15  $ (GND))) # (!\MIPS|myAdd1|out[8]~12_combout  & (!\MIPS|myAdd2|out[7]~15  & VCC))
// \MIPS|myAdd2|out[8]~17  = CARRY((\MIPS|myAdd1|out[8]~12_combout  & !\MIPS|myAdd2|out[7]~15 ))

	.dataa(\MIPS|myAdd1|out[8]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[7]~15 ),
	.combout(\MIPS|myAdd2|out[8]~16_combout ),
	.cout(\MIPS|myAdd2|out[8]~17 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[8]~16 .lut_mask = 16'hA50A;
defparam \MIPS|myAdd2|out[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \MIPS|myAdd2|Add0~27 (
// Equation(s):
// \MIPS|myAdd2|Add0~27_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[8]~16_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[8]~12_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[8]~12_combout ))))

	.dataa(\MIPS|myAdd2|out[8]~16_combout ),
	.datab(\MIPS|myAdd1|out[8]~12_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~27 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \MIPS|myPC|pc[8] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~27_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[8] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \MIPS|myAdd1|out[9]~14 (
// Equation(s):
// \MIPS|myAdd1|out[9]~14_combout  = (\MIPS|myPC|pc [9] & (!\MIPS|myAdd1|out[8]~13 )) # (!\MIPS|myPC|pc [9] & ((\MIPS|myAdd1|out[8]~13 ) # (GND)))
// \MIPS|myAdd1|out[9]~15  = CARRY((!\MIPS|myAdd1|out[8]~13 ) # (!\MIPS|myPC|pc [9]))

	.dataa(\MIPS|myPC|pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[8]~13 ),
	.combout(\MIPS|myAdd1|out[9]~14_combout ),
	.cout(\MIPS|myAdd1|out[9]~15 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[9]~14 .lut_mask = 16'h5A5F;
defparam \MIPS|myAdd1|out[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \MIPS|myAdd2|out[9]~18 (
// Equation(s):
// \MIPS|myAdd2|out[9]~18_combout  = (\MIPS|myAdd1|out[9]~14_combout  & ((\MIPS|myInstmem|Equal9~0_combout  & (\MIPS|myAdd2|out[8]~17  & VCC)) # (!\MIPS|myInstmem|Equal9~0_combout  & (!\MIPS|myAdd2|out[8]~17 )))) # (!\MIPS|myAdd1|out[9]~14_combout  & 
// ((\MIPS|myInstmem|Equal9~0_combout  & (!\MIPS|myAdd2|out[8]~17 )) # (!\MIPS|myInstmem|Equal9~0_combout  & ((\MIPS|myAdd2|out[8]~17 ) # (GND)))))
// \MIPS|myAdd2|out[9]~19  = CARRY((\MIPS|myAdd1|out[9]~14_combout  & (!\MIPS|myInstmem|Equal9~0_combout  & !\MIPS|myAdd2|out[8]~17 )) # (!\MIPS|myAdd1|out[9]~14_combout  & ((!\MIPS|myAdd2|out[8]~17 ) # (!\MIPS|myInstmem|Equal9~0_combout ))))

	.dataa(\MIPS|myAdd1|out[9]~14_combout ),
	.datab(\MIPS|myInstmem|Equal9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[8]~17 ),
	.combout(\MIPS|myAdd2|out[9]~18_combout ),
	.cout(\MIPS|myAdd2|out[9]~19 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[9]~18 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \MIPS|myAdd2|Add0~26 (
// Equation(s):
// \MIPS|myAdd2|Add0~26_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[9]~18_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[9]~14_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[9]~14_combout ))

	.dataa(\MIPS|myAdd1|out[9]~14_combout ),
	.datab(\MIPS|myAdd2|out[9]~18_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~26 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \MIPS|myPC|pc[9] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[9] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \MIPS|myAdd1|out[10]~16 (
// Equation(s):
// \MIPS|myAdd1|out[10]~16_combout  = (\MIPS|myPC|pc [10] & (\MIPS|myAdd1|out[9]~15  $ (GND))) # (!\MIPS|myPC|pc [10] & (!\MIPS|myAdd1|out[9]~15  & VCC))
// \MIPS|myAdd1|out[10]~17  = CARRY((\MIPS|myPC|pc [10] & !\MIPS|myAdd1|out[9]~15 ))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[9]~15 ),
	.combout(\MIPS|myAdd1|out[10]~16_combout ),
	.cout(\MIPS|myAdd1|out[10]~17 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[10]~16 .lut_mask = 16'hC30C;
defparam \MIPS|myAdd1|out[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \MIPS|myAdd2|out[10]~20 (
// Equation(s):
// \MIPS|myAdd2|out[10]~20_combout  = ((\MIPS|myAdd1|out[10]~16_combout  $ (\MIPS|myInstmem|Equal9~0_combout  $ (!\MIPS|myAdd2|out[9]~19 )))) # (GND)
// \MIPS|myAdd2|out[10]~21  = CARRY((\MIPS|myAdd1|out[10]~16_combout  & ((\MIPS|myInstmem|Equal9~0_combout ) # (!\MIPS|myAdd2|out[9]~19 ))) # (!\MIPS|myAdd1|out[10]~16_combout  & (\MIPS|myInstmem|Equal9~0_combout  & !\MIPS|myAdd2|out[9]~19 )))

	.dataa(\MIPS|myAdd1|out[10]~16_combout ),
	.datab(\MIPS|myInstmem|Equal9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[9]~19 ),
	.combout(\MIPS|myAdd2|out[10]~20_combout ),
	.cout(\MIPS|myAdd2|out[10]~21 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[10]~20 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \MIPS|myAdd2|Add0~25 (
// Equation(s):
// \MIPS|myAdd2|Add0~25_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[10]~20_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[10]~16_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[10]~16_combout ))

	.dataa(\MIPS|myAdd1|out[10]~16_combout ),
	.datab(\MIPS|myAdd2|out[10]~20_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~25 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \MIPS|myPC|pc[10] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~25_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[10] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \MIPS|myAdd1|out[11]~18 (
// Equation(s):
// \MIPS|myAdd1|out[11]~18_combout  = (\MIPS|myPC|pc [11] & (!\MIPS|myAdd1|out[10]~17 )) # (!\MIPS|myPC|pc [11] & ((\MIPS|myAdd1|out[10]~17 ) # (GND)))
// \MIPS|myAdd1|out[11]~19  = CARRY((!\MIPS|myAdd1|out[10]~17 ) # (!\MIPS|myPC|pc [11]))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[10]~17 ),
	.combout(\MIPS|myAdd1|out[11]~18_combout ),
	.cout(\MIPS|myAdd1|out[11]~19 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[11]~18 .lut_mask = 16'h3C3F;
defparam \MIPS|myAdd1|out[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \MIPS|myAdd2|out[11]~22 (
// Equation(s):
// \MIPS|myAdd2|out[11]~22_combout  = (\MIPS|myInstmem|inst [7] & ((\MIPS|myAdd1|out[11]~18_combout  & (\MIPS|myAdd2|out[10]~21  & VCC)) # (!\MIPS|myAdd1|out[11]~18_combout  & (!\MIPS|myAdd2|out[10]~21 )))) # (!\MIPS|myInstmem|inst [7] & 
// ((\MIPS|myAdd1|out[11]~18_combout  & (!\MIPS|myAdd2|out[10]~21 )) # (!\MIPS|myAdd1|out[11]~18_combout  & ((\MIPS|myAdd2|out[10]~21 ) # (GND)))))
// \MIPS|myAdd2|out[11]~23  = CARRY((\MIPS|myInstmem|inst [7] & (!\MIPS|myAdd1|out[11]~18_combout  & !\MIPS|myAdd2|out[10]~21 )) # (!\MIPS|myInstmem|inst [7] & ((!\MIPS|myAdd2|out[10]~21 ) # (!\MIPS|myAdd1|out[11]~18_combout ))))

	.dataa(\MIPS|myInstmem|inst [7]),
	.datab(\MIPS|myAdd1|out[11]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[10]~21 ),
	.combout(\MIPS|myAdd2|out[11]~22_combout ),
	.cout(\MIPS|myAdd2|out[11]~23 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[11]~22 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \MIPS|myAdd2|Add0~24 (
// Equation(s):
// \MIPS|myAdd2|Add0~24_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[11]~22_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[11]~18_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[11]~18_combout ))

	.dataa(\MIPS|myAdd1|out[11]~18_combout ),
	.datab(\MIPS|myAdd2|out[11]~22_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~24 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \MIPS|myPC|pc[11] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[11] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \MIPS|myAdd1|out[12]~20 (
// Equation(s):
// \MIPS|myAdd1|out[12]~20_combout  = (\MIPS|myPC|pc [12] & (\MIPS|myAdd1|out[11]~19  $ (GND))) # (!\MIPS|myPC|pc [12] & (!\MIPS|myAdd1|out[11]~19  & VCC))
// \MIPS|myAdd1|out[12]~21  = CARRY((\MIPS|myPC|pc [12] & !\MIPS|myAdd1|out[11]~19 ))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[11]~19 ),
	.combout(\MIPS|myAdd1|out[12]~20_combout ),
	.cout(\MIPS|myAdd1|out[12]~21 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[12]~20 .lut_mask = 16'hC30C;
defparam \MIPS|myAdd1|out[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \MIPS|myAdd2|out[12]~24 (
// Equation(s):
// \MIPS|myAdd2|out[12]~24_combout  = ((\MIPS|myInstmem|WideOr6~0_combout  $ (\MIPS|myAdd1|out[12]~20_combout  $ (\MIPS|myAdd2|out[11]~23 )))) # (GND)
// \MIPS|myAdd2|out[12]~25  = CARRY((\MIPS|myInstmem|WideOr6~0_combout  & (\MIPS|myAdd1|out[12]~20_combout  & !\MIPS|myAdd2|out[11]~23 )) # (!\MIPS|myInstmem|WideOr6~0_combout  & ((\MIPS|myAdd1|out[12]~20_combout ) # (!\MIPS|myAdd2|out[11]~23 ))))

	.dataa(\MIPS|myInstmem|WideOr6~0_combout ),
	.datab(\MIPS|myAdd1|out[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[11]~23 ),
	.combout(\MIPS|myAdd2|out[12]~24_combout ),
	.cout(\MIPS|myAdd2|out[12]~25 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[12]~24 .lut_mask = 16'h964D;
defparam \MIPS|myAdd2|out[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \MIPS|myAdd2|Add0~23 (
// Equation(s):
// \MIPS|myAdd2|Add0~23_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[12]~24_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[12]~20_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[12]~20_combout ))

	.dataa(\MIPS|myAdd1|out[12]~20_combout ),
	.datab(\MIPS|myAdd2|out[12]~24_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~23 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \MIPS|myPC|pc[12] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~23_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[12] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \MIPS|myAdd1|out[13]~22 (
// Equation(s):
// \MIPS|myAdd1|out[13]~22_combout  = (\MIPS|myPC|pc [13] & (!\MIPS|myAdd1|out[12]~21 )) # (!\MIPS|myPC|pc [13] & ((\MIPS|myAdd1|out[12]~21 ) # (GND)))
// \MIPS|myAdd1|out[13]~23  = CARRY((!\MIPS|myAdd1|out[12]~21 ) # (!\MIPS|myPC|pc [13]))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[12]~21 ),
	.combout(\MIPS|myAdd1|out[13]~22_combout ),
	.cout(\MIPS|myAdd1|out[13]~23 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[13]~22 .lut_mask = 16'h3C3F;
defparam \MIPS|myAdd1|out[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \MIPS|myAdd2|out[13]~26 (
// Equation(s):
// \MIPS|myAdd2|out[13]~26_combout  = (\MIPS|myAdd1|out[13]~22_combout  & (!\MIPS|myAdd2|out[12]~25 )) # (!\MIPS|myAdd1|out[13]~22_combout  & ((\MIPS|myAdd2|out[12]~25 ) # (GND)))
// \MIPS|myAdd2|out[13]~27  = CARRY((!\MIPS|myAdd2|out[12]~25 ) # (!\MIPS|myAdd1|out[13]~22_combout ))

	.dataa(gnd),
	.datab(\MIPS|myAdd1|out[13]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[12]~25 ),
	.combout(\MIPS|myAdd2|out[13]~26_combout ),
	.cout(\MIPS|myAdd2|out[13]~27 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[13]~26 .lut_mask = 16'h3C3F;
defparam \MIPS|myAdd2|out[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \MIPS|myAdd2|Add0~22 (
// Equation(s):
// \MIPS|myAdd2|Add0~22_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[13]~26_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[13]~22_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[13]~22_combout ))))

	.dataa(\MIPS|myAdd2|out[13]~26_combout ),
	.datab(\MIPS|myAdd1|out[13]~22_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~22 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \MIPS|myPC|pc[13] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[13] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \MIPS|myAdd1|out[14]~24 (
// Equation(s):
// \MIPS|myAdd1|out[14]~24_combout  = (\MIPS|myPC|pc [14] & (\MIPS|myAdd1|out[13]~23  $ (GND))) # (!\MIPS|myPC|pc [14] & (!\MIPS|myAdd1|out[13]~23  & VCC))
// \MIPS|myAdd1|out[14]~25  = CARRY((\MIPS|myPC|pc [14] & !\MIPS|myAdd1|out[13]~23 ))

	.dataa(\MIPS|myPC|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[13]~23 ),
	.combout(\MIPS|myAdd1|out[14]~24_combout ),
	.cout(\MIPS|myAdd1|out[14]~25 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[14]~24 .lut_mask = 16'hA50A;
defparam \MIPS|myAdd1|out[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \MIPS|myAdd2|out[14]~28 (
// Equation(s):
// \MIPS|myAdd2|out[14]~28_combout  = (\MIPS|myAdd1|out[14]~24_combout  & (\MIPS|myAdd2|out[13]~27  $ (GND))) # (!\MIPS|myAdd1|out[14]~24_combout  & (!\MIPS|myAdd2|out[13]~27  & VCC))
// \MIPS|myAdd2|out[14]~29  = CARRY((\MIPS|myAdd1|out[14]~24_combout  & !\MIPS|myAdd2|out[13]~27 ))

	.dataa(gnd),
	.datab(\MIPS|myAdd1|out[14]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[13]~27 ),
	.combout(\MIPS|myAdd2|out[14]~28_combout ),
	.cout(\MIPS|myAdd2|out[14]~29 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[14]~28 .lut_mask = 16'hC30C;
defparam \MIPS|myAdd2|out[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \MIPS|myAdd2|Add0~21 (
// Equation(s):
// \MIPS|myAdd2|Add0~21_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[14]~28_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[14]~24_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[14]~24_combout ))))

	.dataa(\MIPS|myAdd2|out[14]~28_combout ),
	.datab(\MIPS|myAdd1|out[14]~24_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~21 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \MIPS|myPC|pc[14] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~21_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[14] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \MIPS|myAdd1|out[15]~26 (
// Equation(s):
// \MIPS|myAdd1|out[15]~26_combout  = (\MIPS|myPC|pc [15] & (!\MIPS|myAdd1|out[14]~25 )) # (!\MIPS|myPC|pc [15] & ((\MIPS|myAdd1|out[14]~25 ) # (GND)))
// \MIPS|myAdd1|out[15]~27  = CARRY((!\MIPS|myAdd1|out[14]~25 ) # (!\MIPS|myPC|pc [15]))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[14]~25 ),
	.combout(\MIPS|myAdd1|out[15]~26_combout ),
	.cout(\MIPS|myAdd1|out[15]~27 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[15]~26 .lut_mask = 16'h3C3F;
defparam \MIPS|myAdd1|out[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \MIPS|myAdd2|out[15]~30 (
// Equation(s):
// \MIPS|myAdd2|out[15]~30_combout  = (\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd1|out[15]~26_combout  & (\MIPS|myAdd2|out[14]~29  & VCC)) # (!\MIPS|myAdd1|out[15]~26_combout  & (!\MIPS|myAdd2|out[14]~29 )))) # (!\MIPS|myInstmem|inst [15] & 
// ((\MIPS|myAdd1|out[15]~26_combout  & (!\MIPS|myAdd2|out[14]~29 )) # (!\MIPS|myAdd1|out[15]~26_combout  & ((\MIPS|myAdd2|out[14]~29 ) # (GND)))))
// \MIPS|myAdd2|out[15]~31  = CARRY((\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd1|out[15]~26_combout  & !\MIPS|myAdd2|out[14]~29 )) # (!\MIPS|myInstmem|inst [15] & ((!\MIPS|myAdd2|out[14]~29 ) # (!\MIPS|myAdd1|out[15]~26_combout ))))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myAdd1|out[15]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[14]~29 ),
	.combout(\MIPS|myAdd2|out[15]~30_combout ),
	.cout(\MIPS|myAdd2|out[15]~31 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[15]~30 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \MIPS|myAdd2|Add0~20 (
// Equation(s):
// \MIPS|myAdd2|Add0~20_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[15]~30_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[15]~26_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[15]~26_combout ))))

	.dataa(\MIPS|myAdd2|out[15]~30_combout ),
	.datab(\MIPS|myAdd1|out[15]~26_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~20 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \MIPS|myPC|pc[15] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[15] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \MIPS|myAdd1|out[16]~28 (
// Equation(s):
// \MIPS|myAdd1|out[16]~28_combout  = (\MIPS|myPC|pc [16] & (\MIPS|myAdd1|out[15]~27  $ (GND))) # (!\MIPS|myPC|pc [16] & (!\MIPS|myAdd1|out[15]~27  & VCC))
// \MIPS|myAdd1|out[16]~29  = CARRY((\MIPS|myPC|pc [16] & !\MIPS|myAdd1|out[15]~27 ))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[15]~27 ),
	.combout(\MIPS|myAdd1|out[16]~28_combout ),
	.cout(\MIPS|myAdd1|out[16]~29 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[16]~28 .lut_mask = 16'hC30C;
defparam \MIPS|myAdd1|out[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \MIPS|myAdd2|out[16]~32 (
// Equation(s):
// \MIPS|myAdd2|out[16]~32_combout  = ((\MIPS|myAdd1|out[16]~28_combout  $ (\MIPS|myInstmem|inst [15] $ (!\MIPS|myAdd2|out[15]~31 )))) # (GND)
// \MIPS|myAdd2|out[16]~33  = CARRY((\MIPS|myAdd1|out[16]~28_combout  & ((\MIPS|myInstmem|inst [15]) # (!\MIPS|myAdd2|out[15]~31 ))) # (!\MIPS|myAdd1|out[16]~28_combout  & (\MIPS|myInstmem|inst [15] & !\MIPS|myAdd2|out[15]~31 )))

	.dataa(\MIPS|myAdd1|out[16]~28_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[15]~31 ),
	.combout(\MIPS|myAdd2|out[16]~32_combout ),
	.cout(\MIPS|myAdd2|out[16]~33 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[16]~32 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \MIPS|myAdd2|Add0~19 (
// Equation(s):
// \MIPS|myAdd2|Add0~19_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[16]~32_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[16]~28_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[16]~28_combout ))))

	.dataa(\MIPS|myAdd2|out[16]~32_combout ),
	.datab(\MIPS|myAdd1|out[16]~28_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~19 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \MIPS|myPC|pc[16] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~19_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[16] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~9 (
// Equation(s):
// \MIPS|myInstmem|Equal0~9_combout  = (!\MIPS|myPC|pc [15] & (!\MIPS|myPC|pc [16] & (!\MIPS|myPC|pc [13] & !\MIPS|myPC|pc [14])))

	.dataa(\MIPS|myPC|pc [15]),
	.datab(\MIPS|myPC|pc [16]),
	.datac(\MIPS|myPC|pc [13]),
	.datad(\MIPS|myPC|pc [14]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~9 .lut_mask = 16'h0001;
defparam \MIPS|myInstmem|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~10 (
// Equation(s):
// \MIPS|myInstmem|Equal0~10_combout  = (!\MIPS|myPC|pc [10] & (!\MIPS|myPC|pc [9] & (!\MIPS|myPC|pc [12] & !\MIPS|myPC|pc [11])))

	.dataa(\MIPS|myPC|pc [10]),
	.datab(\MIPS|myPC|pc [9]),
	.datac(\MIPS|myPC|pc [12]),
	.datad(\MIPS|myPC|pc [11]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~10 .lut_mask = 16'h0001;
defparam \MIPS|myInstmem|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~11 (
// Equation(s):
// \MIPS|myInstmem|Equal0~11_combout  = (!\MIPS|myPC|pc [7] & (!\MIPS|myPC|pc [1] & !\MIPS|myPC|pc [8]))

	.dataa(\MIPS|myPC|pc [7]),
	.datab(gnd),
	.datac(\MIPS|myPC|pc [1]),
	.datad(\MIPS|myPC|pc [8]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~11 .lut_mask = 16'h0005;
defparam \MIPS|myInstmem|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~12 (
// Equation(s):
// \MIPS|myInstmem|Equal0~12_combout  = (\MIPS|myInstmem|Equal0~9_combout  & (\MIPS|myInstmem|Equal0~10_combout  & \MIPS|myInstmem|Equal0~11_combout ))

	.dataa(\MIPS|myInstmem|Equal0~9_combout ),
	.datab(gnd),
	.datac(\MIPS|myInstmem|Equal0~10_combout ),
	.datad(\MIPS|myInstmem|Equal0~11_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~12 .lut_mask = 16'hA000;
defparam \MIPS|myInstmem|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \MIPS|myInstmem|Equal1~0 (
// Equation(s):
// \MIPS|myInstmem|Equal1~0_combout  = (\MIPS|myInstmem|Equal0~13_combout  & (\MIPS|myPC|pc [2] & (\MIPS|myInstmem|Equal0~8_combout  & \MIPS|myInstmem|Equal0~12_combout )))

	.dataa(\MIPS|myInstmem|Equal0~13_combout ),
	.datab(\MIPS|myPC|pc [2]),
	.datac(\MIPS|myInstmem|Equal0~8_combout ),
	.datad(\MIPS|myInstmem|Equal0~12_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal1~0 .lut_mask = 16'h8000;
defparam \MIPS|myInstmem|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \MIPS|myInstmem|inst[15] (
// Equation(s):
// \MIPS|myInstmem|inst [15] = (\MIPS|myPC|pc [3] & (!\MIPS|myPC|pc [4] & (\MIPS|myInstmem|Equal1~0_combout ))) # (!\MIPS|myPC|pc [3] & (\MIPS|myPC|pc [4] & ((\MIPS|myInstmem|Equal2~1_combout ))))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [4]),
	.datac(\MIPS|myInstmem|Equal1~0_combout ),
	.datad(\MIPS|myInstmem|Equal2~1_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|inst [15]),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|inst[15] .lut_mask = 16'h6420;
defparam \MIPS|myInstmem|inst[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \MIPS|myAdd1|out[17]~30 (
// Equation(s):
// \MIPS|myAdd1|out[17]~30_combout  = (\MIPS|myPC|pc [17] & (!\MIPS|myAdd1|out[16]~29 )) # (!\MIPS|myPC|pc [17] & ((\MIPS|myAdd1|out[16]~29 ) # (GND)))
// \MIPS|myAdd1|out[17]~31  = CARRY((!\MIPS|myAdd1|out[16]~29 ) # (!\MIPS|myPC|pc [17]))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[16]~29 ),
	.combout(\MIPS|myAdd1|out[17]~30_combout ),
	.cout(\MIPS|myAdd1|out[17]~31 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[17]~30 .lut_mask = 16'h3C3F;
defparam \MIPS|myAdd1|out[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \MIPS|myAdd2|out[17]~34 (
// Equation(s):
// \MIPS|myAdd2|out[17]~34_combout  = (\MIPS|myAdd1|out[17]~30_combout  & ((\MIPS|myInstmem|inst [15] & (\MIPS|myAdd2|out[16]~33  & VCC)) # (!\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd2|out[16]~33 )))) # (!\MIPS|myAdd1|out[17]~30_combout  & 
// ((\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd2|out[16]~33 )) # (!\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd2|out[16]~33 ) # (GND)))))
// \MIPS|myAdd2|out[17]~35  = CARRY((\MIPS|myAdd1|out[17]~30_combout  & (!\MIPS|myInstmem|inst [15] & !\MIPS|myAdd2|out[16]~33 )) # (!\MIPS|myAdd1|out[17]~30_combout  & ((!\MIPS|myAdd2|out[16]~33 ) # (!\MIPS|myInstmem|inst [15]))))

	.dataa(\MIPS|myAdd1|out[17]~30_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[16]~33 ),
	.combout(\MIPS|myAdd2|out[17]~34_combout ),
	.cout(\MIPS|myAdd2|out[17]~35 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[17]~34 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \MIPS|myAdd2|Add0~18 (
// Equation(s):
// \MIPS|myAdd2|Add0~18_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[17]~34_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[17]~30_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[17]~30_combout ))

	.dataa(\MIPS|myAdd1|out[17]~30_combout ),
	.datab(\MIPS|myAdd2|out[17]~34_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~18 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \MIPS|myPC|pc[17] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[17] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \MIPS|myAdd1|out[18]~32 (
// Equation(s):
// \MIPS|myAdd1|out[18]~32_combout  = (\MIPS|myPC|pc [18] & (\MIPS|myAdd1|out[17]~31  $ (GND))) # (!\MIPS|myPC|pc [18] & (!\MIPS|myAdd1|out[17]~31  & VCC))
// \MIPS|myAdd1|out[18]~33  = CARRY((\MIPS|myPC|pc [18] & !\MIPS|myAdd1|out[17]~31 ))

	.dataa(\MIPS|myPC|pc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[17]~31 ),
	.combout(\MIPS|myAdd1|out[18]~32_combout ),
	.cout(\MIPS|myAdd1|out[18]~33 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[18]~32 .lut_mask = 16'hA50A;
defparam \MIPS|myAdd1|out[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \MIPS|myAdd2|out[18]~36 (
// Equation(s):
// \MIPS|myAdd2|out[18]~36_combout  = ((\MIPS|myAdd1|out[18]~32_combout  $ (\MIPS|myInstmem|inst [15] $ (!\MIPS|myAdd2|out[17]~35 )))) # (GND)
// \MIPS|myAdd2|out[18]~37  = CARRY((\MIPS|myAdd1|out[18]~32_combout  & ((\MIPS|myInstmem|inst [15]) # (!\MIPS|myAdd2|out[17]~35 ))) # (!\MIPS|myAdd1|out[18]~32_combout  & (\MIPS|myInstmem|inst [15] & !\MIPS|myAdd2|out[17]~35 )))

	.dataa(\MIPS|myAdd1|out[18]~32_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[17]~35 ),
	.combout(\MIPS|myAdd2|out[18]~36_combout ),
	.cout(\MIPS|myAdd2|out[18]~37 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[18]~36 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \MIPS|myAdd2|Add0~17 (
// Equation(s):
// \MIPS|myAdd2|Add0~17_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[18]~36_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[18]~32_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[18]~32_combout ))))

	.dataa(\MIPS|myAdd2|out[18]~36_combout ),
	.datab(\MIPS|myAdd1|out[18]~32_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~17 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \MIPS|myPC|pc[18] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[18] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \MIPS|myAdd1|out[19]~34 (
// Equation(s):
// \MIPS|myAdd1|out[19]~34_combout  = (\MIPS|myPC|pc [19] & (!\MIPS|myAdd1|out[18]~33 )) # (!\MIPS|myPC|pc [19] & ((\MIPS|myAdd1|out[18]~33 ) # (GND)))
// \MIPS|myAdd1|out[19]~35  = CARRY((!\MIPS|myAdd1|out[18]~33 ) # (!\MIPS|myPC|pc [19]))

	.dataa(\MIPS|myPC|pc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[18]~33 ),
	.combout(\MIPS|myAdd1|out[19]~34_combout ),
	.cout(\MIPS|myAdd1|out[19]~35 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[19]~34 .lut_mask = 16'h5A5F;
defparam \MIPS|myAdd1|out[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \MIPS|myAdd2|out[19]~38 (
// Equation(s):
// \MIPS|myAdd2|out[19]~38_combout  = (\MIPS|myAdd1|out[19]~34_combout  & ((\MIPS|myInstmem|inst [15] & (\MIPS|myAdd2|out[18]~37  & VCC)) # (!\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd2|out[18]~37 )))) # (!\MIPS|myAdd1|out[19]~34_combout  & 
// ((\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd2|out[18]~37 )) # (!\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd2|out[18]~37 ) # (GND)))))
// \MIPS|myAdd2|out[19]~39  = CARRY((\MIPS|myAdd1|out[19]~34_combout  & (!\MIPS|myInstmem|inst [15] & !\MIPS|myAdd2|out[18]~37 )) # (!\MIPS|myAdd1|out[19]~34_combout  & ((!\MIPS|myAdd2|out[18]~37 ) # (!\MIPS|myInstmem|inst [15]))))

	.dataa(\MIPS|myAdd1|out[19]~34_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[18]~37 ),
	.combout(\MIPS|myAdd2|out[19]~38_combout ),
	.cout(\MIPS|myAdd2|out[19]~39 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[19]~38 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \MIPS|myAdd2|Add0~16 (
// Equation(s):
// \MIPS|myAdd2|Add0~16_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[19]~38_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[19]~34_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[19]~34_combout ))))

	.dataa(\MIPS|myAdd2|out[19]~38_combout ),
	.datab(\MIPS|myAdd1|out[19]~34_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~16 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \MIPS|myPC|pc[19] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[19] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \MIPS|myAdd1|out[20]~36 (
// Equation(s):
// \MIPS|myAdd1|out[20]~36_combout  = (\MIPS|myPC|pc [20] & (\MIPS|myAdd1|out[19]~35  $ (GND))) # (!\MIPS|myPC|pc [20] & (!\MIPS|myAdd1|out[19]~35  & VCC))
// \MIPS|myAdd1|out[20]~37  = CARRY((\MIPS|myPC|pc [20] & !\MIPS|myAdd1|out[19]~35 ))

	.dataa(\MIPS|myPC|pc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[19]~35 ),
	.combout(\MIPS|myAdd1|out[20]~36_combout ),
	.cout(\MIPS|myAdd1|out[20]~37 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[20]~36 .lut_mask = 16'hA50A;
defparam \MIPS|myAdd1|out[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \MIPS|myAdd2|out[20]~40 (
// Equation(s):
// \MIPS|myAdd2|out[20]~40_combout  = ((\MIPS|myAdd1|out[20]~36_combout  $ (\MIPS|myInstmem|inst [15] $ (!\MIPS|myAdd2|out[19]~39 )))) # (GND)
// \MIPS|myAdd2|out[20]~41  = CARRY((\MIPS|myAdd1|out[20]~36_combout  & ((\MIPS|myInstmem|inst [15]) # (!\MIPS|myAdd2|out[19]~39 ))) # (!\MIPS|myAdd1|out[20]~36_combout  & (\MIPS|myInstmem|inst [15] & !\MIPS|myAdd2|out[19]~39 )))

	.dataa(\MIPS|myAdd1|out[20]~36_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[19]~39 ),
	.combout(\MIPS|myAdd2|out[20]~40_combout ),
	.cout(\MIPS|myAdd2|out[20]~41 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[20]~40 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \MIPS|myAdd2|Add0~15 (
// Equation(s):
// \MIPS|myAdd2|Add0~15_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[20]~40_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[20]~36_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[20]~36_combout ))

	.dataa(\MIPS|myAdd1|out[20]~36_combout ),
	.datab(\MIPS|myAdd2|out[20]~40_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~15 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \MIPS|myPC|pc[20] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[20] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \MIPS|myAdd1|out[21]~38 (
// Equation(s):
// \MIPS|myAdd1|out[21]~38_combout  = (\MIPS|myPC|pc [21] & (!\MIPS|myAdd1|out[20]~37 )) # (!\MIPS|myPC|pc [21] & ((\MIPS|myAdd1|out[20]~37 ) # (GND)))
// \MIPS|myAdd1|out[21]~39  = CARRY((!\MIPS|myAdd1|out[20]~37 ) # (!\MIPS|myPC|pc [21]))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[20]~37 ),
	.combout(\MIPS|myAdd1|out[21]~38_combout ),
	.cout(\MIPS|myAdd1|out[21]~39 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[21]~38 .lut_mask = 16'h3C3F;
defparam \MIPS|myAdd1|out[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \MIPS|myAdd2|out[21]~42 (
// Equation(s):
// \MIPS|myAdd2|out[21]~42_combout  = (\MIPS|myAdd1|out[21]~38_combout  & ((\MIPS|myInstmem|inst [15] & (\MIPS|myAdd2|out[20]~41  & VCC)) # (!\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd2|out[20]~41 )))) # (!\MIPS|myAdd1|out[21]~38_combout  & 
// ((\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd2|out[20]~41 )) # (!\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd2|out[20]~41 ) # (GND)))))
// \MIPS|myAdd2|out[21]~43  = CARRY((\MIPS|myAdd1|out[21]~38_combout  & (!\MIPS|myInstmem|inst [15] & !\MIPS|myAdd2|out[20]~41 )) # (!\MIPS|myAdd1|out[21]~38_combout  & ((!\MIPS|myAdd2|out[20]~41 ) # (!\MIPS|myInstmem|inst [15]))))

	.dataa(\MIPS|myAdd1|out[21]~38_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[20]~41 ),
	.combout(\MIPS|myAdd2|out[21]~42_combout ),
	.cout(\MIPS|myAdd2|out[21]~43 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[21]~42 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \MIPS|myAdd2|Add0~14 (
// Equation(s):
// \MIPS|myAdd2|Add0~14_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[21]~42_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[21]~38_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[21]~38_combout ))))

	.dataa(\MIPS|myAdd2|out[21]~42_combout ),
	.datab(\MIPS|myAdd1|out[21]~38_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~14 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \MIPS|myPC|pc[21] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[21] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \MIPS|myAdd1|out[22]~40 (
// Equation(s):
// \MIPS|myAdd1|out[22]~40_combout  = (\MIPS|myPC|pc [22] & (\MIPS|myAdd1|out[21]~39  $ (GND))) # (!\MIPS|myPC|pc [22] & (!\MIPS|myAdd1|out[21]~39  & VCC))
// \MIPS|myAdd1|out[22]~41  = CARRY((\MIPS|myPC|pc [22] & !\MIPS|myAdd1|out[21]~39 ))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[21]~39 ),
	.combout(\MIPS|myAdd1|out[22]~40_combout ),
	.cout(\MIPS|myAdd1|out[22]~41 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[22]~40 .lut_mask = 16'hC30C;
defparam \MIPS|myAdd1|out[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \MIPS|myAdd2|out[22]~44 (
// Equation(s):
// \MIPS|myAdd2|out[22]~44_combout  = ((\MIPS|myAdd1|out[22]~40_combout  $ (\MIPS|myInstmem|inst [15] $ (!\MIPS|myAdd2|out[21]~43 )))) # (GND)
// \MIPS|myAdd2|out[22]~45  = CARRY((\MIPS|myAdd1|out[22]~40_combout  & ((\MIPS|myInstmem|inst [15]) # (!\MIPS|myAdd2|out[21]~43 ))) # (!\MIPS|myAdd1|out[22]~40_combout  & (\MIPS|myInstmem|inst [15] & !\MIPS|myAdd2|out[21]~43 )))

	.dataa(\MIPS|myAdd1|out[22]~40_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[21]~43 ),
	.combout(\MIPS|myAdd2|out[22]~44_combout ),
	.cout(\MIPS|myAdd2|out[22]~45 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[22]~44 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \MIPS|myAdd2|Add0~13 (
// Equation(s):
// \MIPS|myAdd2|Add0~13_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[22]~44_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[22]~40_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[22]~40_combout ))))

	.dataa(\MIPS|myAdd2|out[22]~44_combout ),
	.datab(\MIPS|myAdd1|out[22]~40_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~13 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \MIPS|myPC|pc[22] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[22] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \MIPS|myAdd1|out[23]~42 (
// Equation(s):
// \MIPS|myAdd1|out[23]~42_combout  = (\MIPS|myPC|pc [23] & (!\MIPS|myAdd1|out[22]~41 )) # (!\MIPS|myPC|pc [23] & ((\MIPS|myAdd1|out[22]~41 ) # (GND)))
// \MIPS|myAdd1|out[23]~43  = CARRY((!\MIPS|myAdd1|out[22]~41 ) # (!\MIPS|myPC|pc [23]))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[22]~41 ),
	.combout(\MIPS|myAdd1|out[23]~42_combout ),
	.cout(\MIPS|myAdd1|out[23]~43 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[23]~42 .lut_mask = 16'h3C3F;
defparam \MIPS|myAdd1|out[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \MIPS|myAdd2|out[23]~46 (
// Equation(s):
// \MIPS|myAdd2|out[23]~46_combout  = (\MIPS|myAdd1|out[23]~42_combout  & ((\MIPS|myInstmem|inst [15] & (\MIPS|myAdd2|out[22]~45  & VCC)) # (!\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd2|out[22]~45 )))) # (!\MIPS|myAdd1|out[23]~42_combout  & 
// ((\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd2|out[22]~45 )) # (!\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd2|out[22]~45 ) # (GND)))))
// \MIPS|myAdd2|out[23]~47  = CARRY((\MIPS|myAdd1|out[23]~42_combout  & (!\MIPS|myInstmem|inst [15] & !\MIPS|myAdd2|out[22]~45 )) # (!\MIPS|myAdd1|out[23]~42_combout  & ((!\MIPS|myAdd2|out[22]~45 ) # (!\MIPS|myInstmem|inst [15]))))

	.dataa(\MIPS|myAdd1|out[23]~42_combout ),
	.datab(\MIPS|myInstmem|inst [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[22]~45 ),
	.combout(\MIPS|myAdd2|out[23]~46_combout ),
	.cout(\MIPS|myAdd2|out[23]~47 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[23]~46 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \MIPS|newPC[23]~3 (
// Equation(s):
// \MIPS|newPC[23]~3_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[23]~46_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[23]~42_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[23]~42_combout ))

	.dataa(\MIPS|myAdd1|out[23]~42_combout ),
	.datab(\MIPS|myAdd2|out[23]~46_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|newPC[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|newPC[23]~3 .lut_mask = 16'hCAAA;
defparam \MIPS|newPC[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \MIPS|newPC[23]~4 (
// Equation(s):
// \MIPS|newPC[23]~4_combout  = (\MIPS|myControl|Decoder0~1_combout  & (!\MIPS|myInstmem|inst [21])) # (!\MIPS|myControl|Decoder0~1_combout  & ((\MIPS|newPC[23]~3_combout )))

	.dataa(\MIPS|myInstmem|inst [21]),
	.datab(gnd),
	.datac(\MIPS|myControl|Decoder0~1_combout ),
	.datad(\MIPS|newPC[23]~3_combout ),
	.cin(gnd),
	.combout(\MIPS|newPC[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|newPC[23]~4 .lut_mask = 16'h5F50;
defparam \MIPS|newPC[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \MIPS|myPC|pc[23] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|newPC[23]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[23] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \MIPS|myAdd1|out[24]~44 (
// Equation(s):
// \MIPS|myAdd1|out[24]~44_combout  = (\MIPS|myPC|pc [24] & (\MIPS|myAdd1|out[23]~43  $ (GND))) # (!\MIPS|myPC|pc [24] & (!\MIPS|myAdd1|out[23]~43  & VCC))
// \MIPS|myAdd1|out[24]~45  = CARRY((\MIPS|myPC|pc [24] & !\MIPS|myAdd1|out[23]~43 ))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[23]~43 ),
	.combout(\MIPS|myAdd1|out[24]~44_combout ),
	.cout(\MIPS|myAdd1|out[24]~45 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[24]~44 .lut_mask = 16'hC30C;
defparam \MIPS|myAdd1|out[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \MIPS|myAdd2|out[24]~48 (
// Equation(s):
// \MIPS|myAdd2|out[24]~48_combout  = ((\MIPS|myInstmem|inst [15] $ (\MIPS|myAdd1|out[24]~44_combout  $ (!\MIPS|myAdd2|out[23]~47 )))) # (GND)
// \MIPS|myAdd2|out[24]~49  = CARRY((\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd1|out[24]~44_combout ) # (!\MIPS|myAdd2|out[23]~47 ))) # (!\MIPS|myInstmem|inst [15] & (\MIPS|myAdd1|out[24]~44_combout  & !\MIPS|myAdd2|out[23]~47 )))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myAdd1|out[24]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[23]~47 ),
	.combout(\MIPS|myAdd2|out[24]~48_combout ),
	.cout(\MIPS|myAdd2|out[24]~49 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[24]~48 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \MIPS|myAdd2|Add0~12 (
// Equation(s):
// \MIPS|myAdd2|Add0~12_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[24]~48_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[24]~44_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[24]~44_combout ))))

	.dataa(\MIPS|myAdd2|out[24]~48_combout ),
	.datab(\MIPS|myAdd1|out[24]~44_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~12 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \MIPS|myPC|pc[24] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[24] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \MIPS|myAdd1|out[25]~46 (
// Equation(s):
// \MIPS|myAdd1|out[25]~46_combout  = (\MIPS|myPC|pc [25] & (!\MIPS|myAdd1|out[24]~45 )) # (!\MIPS|myPC|pc [25] & ((\MIPS|myAdd1|out[24]~45 ) # (GND)))
// \MIPS|myAdd1|out[25]~47  = CARRY((!\MIPS|myAdd1|out[24]~45 ) # (!\MIPS|myPC|pc [25]))

	.dataa(\MIPS|myPC|pc [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[24]~45 ),
	.combout(\MIPS|myAdd1|out[25]~46_combout ),
	.cout(\MIPS|myAdd1|out[25]~47 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[25]~46 .lut_mask = 16'h5A5F;
defparam \MIPS|myAdd1|out[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \MIPS|myAdd2|out[25]~50 (
// Equation(s):
// \MIPS|myAdd2|out[25]~50_combout  = (\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd1|out[25]~46_combout  & (\MIPS|myAdd2|out[24]~49  & VCC)) # (!\MIPS|myAdd1|out[25]~46_combout  & (!\MIPS|myAdd2|out[24]~49 )))) # (!\MIPS|myInstmem|inst [15] & 
// ((\MIPS|myAdd1|out[25]~46_combout  & (!\MIPS|myAdd2|out[24]~49 )) # (!\MIPS|myAdd1|out[25]~46_combout  & ((\MIPS|myAdd2|out[24]~49 ) # (GND)))))
// \MIPS|myAdd2|out[25]~51  = CARRY((\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd1|out[25]~46_combout  & !\MIPS|myAdd2|out[24]~49 )) # (!\MIPS|myInstmem|inst [15] & ((!\MIPS|myAdd2|out[24]~49 ) # (!\MIPS|myAdd1|out[25]~46_combout ))))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myAdd1|out[25]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[24]~49 ),
	.combout(\MIPS|myAdd2|out[25]~50_combout ),
	.cout(\MIPS|myAdd2|out[25]~51 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[25]~50 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \MIPS|myAdd2|Add0~11 (
// Equation(s):
// \MIPS|myAdd2|Add0~11_combout  = (\MIPS|branch_cond~19_combout  & ((\MIPS|branch_cond~1_combout  & ((\MIPS|myAdd2|out[25]~50_combout ))) # (!\MIPS|branch_cond~1_combout  & (\MIPS|myAdd1|out[25]~46_combout )))) # (!\MIPS|branch_cond~19_combout  & 
// (\MIPS|myAdd1|out[25]~46_combout ))

	.dataa(\MIPS|branch_cond~19_combout ),
	.datab(\MIPS|myAdd1|out[25]~46_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|myAdd2|out[25]~50_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~11 .lut_mask = 16'hEC4C;
defparam \MIPS|myAdd2|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \MIPS|myPC|pc[25] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[25] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \MIPS|myAdd1|out[26]~48 (
// Equation(s):
// \MIPS|myAdd1|out[26]~48_combout  = (\MIPS|myPC|pc [26] & (\MIPS|myAdd1|out[25]~47  $ (GND))) # (!\MIPS|myPC|pc [26] & (!\MIPS|myAdd1|out[25]~47  & VCC))
// \MIPS|myAdd1|out[26]~49  = CARRY((\MIPS|myPC|pc [26] & !\MIPS|myAdd1|out[25]~47 ))

	.dataa(\MIPS|myPC|pc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[25]~47 ),
	.combout(\MIPS|myAdd1|out[26]~48_combout ),
	.cout(\MIPS|myAdd1|out[26]~49 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[26]~48 .lut_mask = 16'hA50A;
defparam \MIPS|myAdd1|out[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \MIPS|myAdd2|out[26]~52 (
// Equation(s):
// \MIPS|myAdd2|out[26]~52_combout  = ((\MIPS|myInstmem|inst [15] $ (\MIPS|myAdd1|out[26]~48_combout  $ (!\MIPS|myAdd2|out[25]~51 )))) # (GND)
// \MIPS|myAdd2|out[26]~53  = CARRY((\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd1|out[26]~48_combout ) # (!\MIPS|myAdd2|out[25]~51 ))) # (!\MIPS|myInstmem|inst [15] & (\MIPS|myAdd1|out[26]~48_combout  & !\MIPS|myAdd2|out[25]~51 )))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myAdd1|out[26]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[25]~51 ),
	.combout(\MIPS|myAdd2|out[26]~52_combout ),
	.cout(\MIPS|myAdd2|out[26]~53 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[26]~52 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \MIPS|myAdd2|Add0~10 (
// Equation(s):
// \MIPS|myAdd2|Add0~10_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[26]~52_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[26]~48_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[26]~48_combout ))))

	.dataa(\MIPS|myAdd2|out[26]~52_combout ),
	.datab(\MIPS|myAdd1|out[26]~48_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~10 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \MIPS|myPC|pc[26] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[26] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \MIPS|myAdd1|out[27]~50 (
// Equation(s):
// \MIPS|myAdd1|out[27]~50_combout  = (\MIPS|myPC|pc [27] & (!\MIPS|myAdd1|out[26]~49 )) # (!\MIPS|myPC|pc [27] & ((\MIPS|myAdd1|out[26]~49 ) # (GND)))
// \MIPS|myAdd1|out[27]~51  = CARRY((!\MIPS|myAdd1|out[26]~49 ) # (!\MIPS|myPC|pc [27]))

	.dataa(\MIPS|myPC|pc [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[26]~49 ),
	.combout(\MIPS|myAdd1|out[27]~50_combout ),
	.cout(\MIPS|myAdd1|out[27]~51 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[27]~50 .lut_mask = 16'h5A5F;
defparam \MIPS|myAdd1|out[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \MIPS|myAdd2|out[27]~54 (
// Equation(s):
// \MIPS|myAdd2|out[27]~54_combout  = (\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd1|out[27]~50_combout  & (\MIPS|myAdd2|out[26]~53  & VCC)) # (!\MIPS|myAdd1|out[27]~50_combout  & (!\MIPS|myAdd2|out[26]~53 )))) # (!\MIPS|myInstmem|inst [15] & 
// ((\MIPS|myAdd1|out[27]~50_combout  & (!\MIPS|myAdd2|out[26]~53 )) # (!\MIPS|myAdd1|out[27]~50_combout  & ((\MIPS|myAdd2|out[26]~53 ) # (GND)))))
// \MIPS|myAdd2|out[27]~55  = CARRY((\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd1|out[27]~50_combout  & !\MIPS|myAdd2|out[26]~53 )) # (!\MIPS|myInstmem|inst [15] & ((!\MIPS|myAdd2|out[26]~53 ) # (!\MIPS|myAdd1|out[27]~50_combout ))))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myAdd1|out[27]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[26]~53 ),
	.combout(\MIPS|myAdd2|out[27]~54_combout ),
	.cout(\MIPS|myAdd2|out[27]~55 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[27]~54 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \MIPS|myAdd2|Add0~9 (
// Equation(s):
// \MIPS|myAdd2|Add0~9_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[27]~54_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[27]~50_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[27]~50_combout ))

	.dataa(\MIPS|myAdd1|out[27]~50_combout ),
	.datab(\MIPS|myAdd2|out[27]~54_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~9 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \MIPS|myPC|pc[27] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[27] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \MIPS|myAdd1|out[28]~52 (
// Equation(s):
// \MIPS|myAdd1|out[28]~52_combout  = (\MIPS|myPC|pc [28] & (\MIPS|myAdd1|out[27]~51  $ (GND))) # (!\MIPS|myPC|pc [28] & (!\MIPS|myAdd1|out[27]~51  & VCC))
// \MIPS|myAdd1|out[28]~53  = CARRY((\MIPS|myPC|pc [28] & !\MIPS|myAdd1|out[27]~51 ))

	.dataa(\MIPS|myPC|pc [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[27]~51 ),
	.combout(\MIPS|myAdd1|out[28]~52_combout ),
	.cout(\MIPS|myAdd1|out[28]~53 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[28]~52 .lut_mask = 16'hA50A;
defparam \MIPS|myAdd1|out[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \MIPS|myAdd2|out[28]~56 (
// Equation(s):
// \MIPS|myAdd2|out[28]~56_combout  = ((\MIPS|myInstmem|inst [15] $ (\MIPS|myAdd1|out[28]~52_combout  $ (!\MIPS|myAdd2|out[27]~55 )))) # (GND)
// \MIPS|myAdd2|out[28]~57  = CARRY((\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd1|out[28]~52_combout ) # (!\MIPS|myAdd2|out[27]~55 ))) # (!\MIPS|myInstmem|inst [15] & (\MIPS|myAdd1|out[28]~52_combout  & !\MIPS|myAdd2|out[27]~55 )))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myAdd1|out[28]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[27]~55 ),
	.combout(\MIPS|myAdd2|out[28]~56_combout ),
	.cout(\MIPS|myAdd2|out[28]~57 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[28]~56 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \MIPS|myAdd2|Add0~8 (
// Equation(s):
// \MIPS|myAdd2|Add0~8_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[28]~56_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[28]~52_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[28]~52_combout ))))

	.dataa(\MIPS|myAdd2|out[28]~56_combout ),
	.datab(\MIPS|myAdd1|out[28]~52_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~8 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \MIPS|myPC|pc[28] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[28] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~5 (
// Equation(s):
// \MIPS|myInstmem|Equal0~5_combout  = (!\MIPS|myPC|pc [26] & (!\MIPS|myPC|pc [28] & (!\MIPS|myPC|pc [25] & !\MIPS|myPC|pc [27])))

	.dataa(\MIPS|myPC|pc [26]),
	.datab(\MIPS|myPC|pc [28]),
	.datac(\MIPS|myPC|pc [25]),
	.datad(\MIPS|myPC|pc [27]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~5 .lut_mask = 16'h0001;
defparam \MIPS|myInstmem|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~7 (
// Equation(s):
// \MIPS|myInstmem|Equal0~7_combout  = (!\MIPS|myPC|pc [20] & (!\MIPS|myPC|pc [19] & (!\MIPS|myPC|pc [17] & !\MIPS|myPC|pc [18])))

	.dataa(\MIPS|myPC|pc [20]),
	.datab(\MIPS|myPC|pc [19]),
	.datac(\MIPS|myPC|pc [17]),
	.datad(\MIPS|myPC|pc [18]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~7 .lut_mask = 16'h0001;
defparam \MIPS|myInstmem|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~6 (
// Equation(s):
// \MIPS|myInstmem|Equal0~6_combout  = (!\MIPS|myPC|pc [21] & (!\MIPS|myPC|pc [23] & (!\MIPS|myPC|pc [24] & !\MIPS|myPC|pc [22])))

	.dataa(\MIPS|myPC|pc [21]),
	.datab(\MIPS|myPC|pc [23]),
	.datac(\MIPS|myPC|pc [24]),
	.datad(\MIPS|myPC|pc [22]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~6 .lut_mask = 16'h0001;
defparam \MIPS|myInstmem|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \MIPS|myAdd1|out[29]~54 (
// Equation(s):
// \MIPS|myAdd1|out[29]~54_combout  = (\MIPS|myPC|pc [29] & (!\MIPS|myAdd1|out[28]~53 )) # (!\MIPS|myPC|pc [29] & ((\MIPS|myAdd1|out[28]~53 ) # (GND)))
// \MIPS|myAdd1|out[29]~55  = CARRY((!\MIPS|myAdd1|out[28]~53 ) # (!\MIPS|myPC|pc [29]))

	.dataa(\MIPS|myPC|pc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[28]~53 ),
	.combout(\MIPS|myAdd1|out[29]~54_combout ),
	.cout(\MIPS|myAdd1|out[29]~55 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[29]~54 .lut_mask = 16'h5A5F;
defparam \MIPS|myAdd1|out[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \MIPS|myAdd2|out[29]~58 (
// Equation(s):
// \MIPS|myAdd2|out[29]~58_combout  = (\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd1|out[29]~54_combout  & (\MIPS|myAdd2|out[28]~57  & VCC)) # (!\MIPS|myAdd1|out[29]~54_combout  & (!\MIPS|myAdd2|out[28]~57 )))) # (!\MIPS|myInstmem|inst [15] & 
// ((\MIPS|myAdd1|out[29]~54_combout  & (!\MIPS|myAdd2|out[28]~57 )) # (!\MIPS|myAdd1|out[29]~54_combout  & ((\MIPS|myAdd2|out[28]~57 ) # (GND)))))
// \MIPS|myAdd2|out[29]~59  = CARRY((\MIPS|myInstmem|inst [15] & (!\MIPS|myAdd1|out[29]~54_combout  & !\MIPS|myAdd2|out[28]~57 )) # (!\MIPS|myInstmem|inst [15] & ((!\MIPS|myAdd2|out[28]~57 ) # (!\MIPS|myAdd1|out[29]~54_combout ))))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myAdd1|out[29]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[28]~57 ),
	.combout(\MIPS|myAdd2|out[29]~58_combout ),
	.cout(\MIPS|myAdd2|out[29]~59 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[29]~58 .lut_mask = 16'h9617;
defparam \MIPS|myAdd2|out[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \MIPS|myAdd2|Add0~7 (
// Equation(s):
// \MIPS|myAdd2|Add0~7_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[29]~58_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[29]~54_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[29]~54_combout ))))

	.dataa(\MIPS|myAdd2|out[29]~58_combout ),
	.datab(\MIPS|myAdd1|out[29]~54_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~7 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \MIPS|myPC|pc[29] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[29] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \MIPS|myAdd1|out[30]~56 (
// Equation(s):
// \MIPS|myAdd1|out[30]~56_combout  = (\MIPS|myPC|pc [30] & (\MIPS|myAdd1|out[29]~55  $ (GND))) # (!\MIPS|myPC|pc [30] & (!\MIPS|myAdd1|out[29]~55  & VCC))
// \MIPS|myAdd1|out[30]~57  = CARRY((\MIPS|myPC|pc [30] & !\MIPS|myAdd1|out[29]~55 ))

	.dataa(gnd),
	.datab(\MIPS|myPC|pc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd1|out[29]~55 ),
	.combout(\MIPS|myAdd1|out[30]~56_combout ),
	.cout(\MIPS|myAdd1|out[30]~57 ));
// synopsys translate_off
defparam \MIPS|myAdd1|out[30]~56 .lut_mask = 16'hC30C;
defparam \MIPS|myAdd1|out[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \MIPS|myAdd2|out[30]~60 (
// Equation(s):
// \MIPS|myAdd2|out[30]~60_combout  = ((\MIPS|myInstmem|inst [15] $ (\MIPS|myAdd1|out[30]~56_combout  $ (!\MIPS|myAdd2|out[29]~59 )))) # (GND)
// \MIPS|myAdd2|out[30]~61  = CARRY((\MIPS|myInstmem|inst [15] & ((\MIPS|myAdd1|out[30]~56_combout ) # (!\MIPS|myAdd2|out[29]~59 ))) # (!\MIPS|myInstmem|inst [15] & (\MIPS|myAdd1|out[30]~56_combout  & !\MIPS|myAdd2|out[29]~59 )))

	.dataa(\MIPS|myInstmem|inst [15]),
	.datab(\MIPS|myAdd1|out[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MIPS|myAdd2|out[29]~59 ),
	.combout(\MIPS|myAdd2|out[30]~60_combout ),
	.cout(\MIPS|myAdd2|out[30]~61 ));
// synopsys translate_off
defparam \MIPS|myAdd2|out[30]~60 .lut_mask = 16'h698E;
defparam \MIPS|myAdd2|out[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \MIPS|myAdd2|Add0~6 (
// Equation(s):
// \MIPS|myAdd2|Add0~6_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[30]~60_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[30]~56_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[30]~56_combout ))

	.dataa(\MIPS|myAdd1|out[30]~56_combout ),
	.datab(\MIPS|myAdd2|out[30]~60_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~6 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \MIPS|myPC|pc[30] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[30] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \MIPS|myAdd1|out[31]~58 (
// Equation(s):
// \MIPS|myAdd1|out[31]~58_combout  = \MIPS|myPC|pc [31] $ (\MIPS|myAdd1|out[30]~57 )

	.dataa(\MIPS|myPC|pc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MIPS|myAdd1|out[30]~57 ),
	.combout(\MIPS|myAdd1|out[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd1|out[31]~58 .lut_mask = 16'h5A5A;
defparam \MIPS|myAdd1|out[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \MIPS|myAdd2|out[31]~62 (
// Equation(s):
// \MIPS|myAdd2|out[31]~62_combout  = \MIPS|myAdd1|out[31]~58_combout  $ (\MIPS|myAdd2|out[30]~61  $ (\MIPS|myInstmem|inst [15]))

	.dataa(gnd),
	.datab(\MIPS|myAdd1|out[31]~58_combout ),
	.datac(gnd),
	.datad(\MIPS|myInstmem|inst [15]),
	.cin(\MIPS|myAdd2|out[30]~61 ),
	.combout(\MIPS|myAdd2|out[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|out[31]~62 .lut_mask = 16'hC33C;
defparam \MIPS|myAdd2|out[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \MIPS|myAdd2|Add0~5 (
// Equation(s):
// \MIPS|myAdd2|Add0~5_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & (\MIPS|myAdd2|out[31]~62_combout )) # (!\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd1|out[31]~58_combout ))))) # (!\MIPS|branch_cond~1_combout  & 
// (((\MIPS|myAdd1|out[31]~58_combout ))))

	.dataa(\MIPS|myAdd2|out[31]~62_combout ),
	.datab(\MIPS|myAdd1|out[31]~58_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~5 .lut_mask = 16'hACCC;
defparam \MIPS|myAdd2|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \MIPS|myPC|pc[31] (
	.clk(\U0|out_clk~q ),
	.d(\MIPS|myAdd2|Add0~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[31] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~4 (
// Equation(s):
// \MIPS|myInstmem|Equal0~4_combout  = (!\MIPS|myPC|pc [31] & (!\MIPS|myPC|pc [29] & (!\MIPS|myPC|pc [30] & !\MIPS|myPC|pc [0])))

	.dataa(\MIPS|myPC|pc [31]),
	.datab(\MIPS|myPC|pc [29]),
	.datac(\MIPS|myPC|pc [30]),
	.datad(\MIPS|myPC|pc [0]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~4 .lut_mask = 16'h0001;
defparam \MIPS|myInstmem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \MIPS|myInstmem|Equal0~8 (
// Equation(s):
// \MIPS|myInstmem|Equal0~8_combout  = (\MIPS|myInstmem|Equal0~5_combout  & (\MIPS|myInstmem|Equal0~7_combout  & (\MIPS|myInstmem|Equal0~6_combout  & \MIPS|myInstmem|Equal0~4_combout )))

	.dataa(\MIPS|myInstmem|Equal0~5_combout ),
	.datab(\MIPS|myInstmem|Equal0~7_combout ),
	.datac(\MIPS|myInstmem|Equal0~6_combout ),
	.datad(\MIPS|myInstmem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal0~8 .lut_mask = 16'h8000;
defparam \MIPS|myInstmem|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \MIPS|myInstmem|Equal2~1 (
// Equation(s):
// \MIPS|myInstmem|Equal2~1_combout  = (\MIPS|myInstmem|Equal0~13_combout  & (!\MIPS|myPC|pc [2] & (\MIPS|myInstmem|Equal0~8_combout  & \MIPS|myInstmem|Equal0~12_combout )))

	.dataa(\MIPS|myInstmem|Equal0~13_combout ),
	.datab(\MIPS|myPC|pc [2]),
	.datac(\MIPS|myInstmem|Equal0~8_combout ),
	.datad(\MIPS|myInstmem|Equal0~12_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal2~1 .lut_mask = 16'h2000;
defparam \MIPS|myInstmem|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \MIPS|myInstmem|WideOr8 (
// Equation(s):
// \MIPS|myInstmem|WideOr8~combout  = (\MIPS|myInstmem|Equal8~1_combout ) # ((\MIPS|myInstmem|Equal9~0_combout ) # ((\MIPS|myInstmem|Equal2~0_combout  & \MIPS|myInstmem|Equal2~1_combout )))

	.dataa(\MIPS|myInstmem|Equal8~1_combout ),
	.datab(\MIPS|myInstmem|Equal2~0_combout ),
	.datac(\MIPS|myInstmem|Equal2~1_combout ),
	.datad(\MIPS|myInstmem|Equal9~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr8 .lut_mask = 16'hFFEA;
defparam \MIPS|myInstmem|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \MIPS|myAdd2|Add0~0 (
// Equation(s):
// \MIPS|myAdd2|Add0~0_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[4]~8_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[4]~4_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[4]~4_combout ))

	.dataa(\MIPS|myAdd1|out[4]~4_combout ),
	.datab(\MIPS|myAdd2|out[4]~8_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~0 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \MIPS|myPC|pc[4] (
	.clk(\U0|out_clk~q ),
	.d(gnd),
	.asdata(\MIPS|myAdd2|Add0~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[4] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \MIPS|myInstmem|WideOr5~0 (
// Equation(s):
// \MIPS|myInstmem|WideOr5~0_combout  = (\MIPS|myPC|pc [4] & ((\MIPS|myPC|pc [3]) # ((!\MIPS|myInstmem|Equal1~0_combout )))) # (!\MIPS|myPC|pc [4] & (((!\MIPS|myInstmem|Equal2~1_combout )) # (!\MIPS|myPC|pc [3])))

	.dataa(\MIPS|myPC|pc [4]),
	.datab(\MIPS|myPC|pc [3]),
	.datac(\MIPS|myInstmem|Equal2~1_combout ),
	.datad(\MIPS|myInstmem|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|WideOr5~0 .lut_mask = 16'h9DBF;
defparam \MIPS|myInstmem|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \MIPS|branch_cond~20 (
// Equation(s):
// \MIPS|branch_cond~20_combout  = (\MIPS|branch_cond~1_combout  & \MIPS|branch_cond~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|branch_cond~20_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|branch_cond~20 .lut_mask = 16'hF000;
defparam \MIPS|branch_cond~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \MIPS|newPC[2]~2 (
// Equation(s):
// \MIPS|newPC[2]~2_combout  = (!\MIPS|myControl|Decoder0~1_combout  & ((\MIPS|branch_cond~20_combout  & ((\MIPS|myAdd2|out[2]~4_combout ))) # (!\MIPS|branch_cond~20_combout  & (\MIPS|myAdd1|out[2]~0_combout ))))

	.dataa(\MIPS|myControl|Decoder0~1_combout ),
	.datab(\MIPS|myAdd1|out[2]~0_combout ),
	.datac(\MIPS|myAdd2|out[2]~4_combout ),
	.datad(\MIPS|branch_cond~20_combout ),
	.cin(gnd),
	.combout(\MIPS|newPC[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|newPC[2]~2 .lut_mask = 16'h5044;
defparam \MIPS|newPC[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \MIPS|myPC|pc[2] (
	.clk(\U0|out_clk~q ),
	.d(gnd),
	.asdata(\MIPS|newPC[2]~2_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[2] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \MIPS|myAdd2|Add0~4 (
// Equation(s):
// \MIPS|myAdd2|Add0~4_combout  = (\MIPS|branch_cond~1_combout  & ((\MIPS|branch_cond~19_combout  & ((\MIPS|myAdd2|out[3]~6_combout ))) # (!\MIPS|branch_cond~19_combout  & (\MIPS|myAdd1|out[3]~2_combout )))) # (!\MIPS|branch_cond~1_combout  & 
// (\MIPS|myAdd1|out[3]~2_combout ))

	.dataa(\MIPS|myAdd1|out[3]~2_combout ),
	.datab(\MIPS|myAdd2|out[3]~6_combout ),
	.datac(\MIPS|branch_cond~1_combout ),
	.datad(\MIPS|branch_cond~19_combout ),
	.cin(gnd),
	.combout(\MIPS|myAdd2|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myAdd2|Add0~4 .lut_mask = 16'hCAAA;
defparam \MIPS|myAdd2|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \MIPS|myPC|pc[3] (
	.clk(\U0|out_clk~q ),
	.d(gnd),
	.asdata(\MIPS|myAdd2|Add0~4_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[3] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \MIPS|myInstmem|Equal8~0 (
// Equation(s):
// \MIPS|myInstmem|Equal8~0_combout  = (\MIPS|myPC|pc [5] & (!\MIPS|myPC|pc [6] & (!\MIPS|myPC|pc [3] & !\MIPS|myPC|pc [4])))

	.dataa(\MIPS|myPC|pc [5]),
	.datab(\MIPS|myPC|pc [6]),
	.datac(\MIPS|myPC|pc [3]),
	.datad(\MIPS|myPC|pc [4]),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal8~0 .lut_mask = 16'h0002;
defparam \MIPS|myInstmem|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \MIPS|myInstmem|Equal8~1 (
// Equation(s):
// \MIPS|myInstmem|Equal8~1_combout  = (\MIPS|myInstmem|Equal8~0_combout  & (!\MIPS|myPC|pc [2] & (\MIPS|myInstmem|Equal0~8_combout  & \MIPS|myInstmem|Equal0~12_combout )))

	.dataa(\MIPS|myInstmem|Equal8~0_combout ),
	.datab(\MIPS|myPC|pc [2]),
	.datac(\MIPS|myInstmem|Equal0~8_combout ),
	.datad(\MIPS|myInstmem|Equal0~12_combout ),
	.cin(gnd),
	.combout(\MIPS|myInstmem|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myInstmem|Equal8~1 .lut_mask = 16'h2000;
defparam \MIPS|myInstmem|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \MIPS|myControl|Decoder0~1 (
// Equation(s):
// \MIPS|myControl|Decoder0~1_combout  = (\MIPS|myInstmem|Equal8~1_combout  & (((!\MIPS|myPC|pc [4]) # (!\MIPS|myInstmem|Equal2~1_combout )) # (!\MIPS|myPC|pc [3])))

	.dataa(\MIPS|myInstmem|Equal8~1_combout ),
	.datab(\MIPS|myPC|pc [3]),
	.datac(\MIPS|myInstmem|Equal2~1_combout ),
	.datad(\MIPS|myPC|pc [4]),
	.cin(gnd),
	.combout(\MIPS|myControl|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|myControl|Decoder0~1 .lut_mask = 16'h2AAA;
defparam \MIPS|myControl|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \MIPS|newPC[5]~0 (
// Equation(s):
// \MIPS|newPC[5]~0_combout  = (!\MIPS|myControl|Decoder0~1_combout  & ((\MIPS|branch_cond~20_combout  & (\MIPS|myAdd2|out[5]~10_combout )) # (!\MIPS|branch_cond~20_combout  & ((\MIPS|myAdd1|out[5]~6_combout )))))

	.dataa(\MIPS|myControl|Decoder0~1_combout ),
	.datab(\MIPS|myAdd2|out[5]~10_combout ),
	.datac(\MIPS|myAdd1|out[5]~6_combout ),
	.datad(\MIPS|branch_cond~20_combout ),
	.cin(gnd),
	.combout(\MIPS|newPC[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|newPC[5]~0 .lut_mask = 16'h4450;
defparam \MIPS|newPC[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \MIPS|myPC|pc[5] (
	.clk(\U0|out_clk~q ),
	.d(gnd),
	.asdata(\MIPS|newPC[5]~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIPS|myPC|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MIPS|myPC|pc[5] .is_wysiwyg = "true";
defparam \MIPS|myPC|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \MIPS|newPC[6]~1 (
// Equation(s):
// \MIPS|newPC[6]~1_combout  = (\MIPS|myControl|Decoder0~1_combout ) # ((\MIPS|branch_cond~20_combout  & (\MIPS|myAdd2|out[6]~12_combout )) # (!\MIPS|branch_cond~20_combout  & ((\MIPS|myAdd1|out[6]~8_combout ))))

	.dataa(\MIPS|myAdd2|out[6]~12_combout ),
	.datab(\MIPS|myAdd1|out[6]~8_combout ),
	.datac(\MIPS|myControl|Decoder0~1_combout ),
	.datad(\MIPS|branch_cond~20_combout ),
	.cin(gnd),
	.combout(\MIPS|newPC[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIPS|newPC[6]~1 .lut_mask = 16'hFAFC;
defparam \MIPS|newPC[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N12
cycloneive_lcell_comb \myseg0|WideOr6~0 (
// Equation(s):
// \myseg0|WideOr6~0_combout  = (\MIPS|newPC[6]~1_combout  & (!\MIPS|newPC[5]~0_combout  & ((\MIPS|myAdd2|Add0~1_combout ) # (!\MIPS|myAdd2|Add0~0_combout )))) # (!\MIPS|newPC[6]~1_combout  & (\MIPS|myAdd2|Add0~0_combout  & (\MIPS|newPC[5]~0_combout  $ 
// (!\MIPS|myAdd2|Add0~1_combout ))))

	.dataa(\MIPS|newPC[6]~1_combout ),
	.datab(\MIPS|newPC[5]~0_combout ),
	.datac(\MIPS|myAdd2|Add0~0_combout ),
	.datad(\MIPS|myAdd2|Add0~1_combout ),
	.cin(gnd),
	.combout(\myseg0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg0|WideOr6~0 .lut_mask = 16'h6212;
defparam \myseg0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N30
cycloneive_lcell_comb \myseg0|WideOr5~0 (
// Equation(s):
// \myseg0|WideOr5~0_combout  = (\MIPS|newPC[5]~0_combout  & ((\MIPS|myAdd2|Add0~0_combout  & ((\MIPS|myAdd2|Add0~1_combout ))) # (!\MIPS|myAdd2|Add0~0_combout  & (\MIPS|newPC[6]~1_combout )))) # (!\MIPS|newPC[5]~0_combout  & (\MIPS|newPC[6]~1_combout  & 
// (\MIPS|myAdd2|Add0~0_combout  $ (\MIPS|myAdd2|Add0~1_combout ))))

	.dataa(\MIPS|newPC[6]~1_combout ),
	.datab(\MIPS|newPC[5]~0_combout ),
	.datac(\MIPS|myAdd2|Add0~0_combout ),
	.datad(\MIPS|myAdd2|Add0~1_combout ),
	.cin(gnd),
	.combout(\myseg0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg0|WideOr5~0 .lut_mask = 16'hCA28;
defparam \myseg0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N4
cycloneive_lcell_comb \myseg0|WideOr4~0 (
// Equation(s):
// \myseg0|WideOr4~0_combout  = (\MIPS|newPC[6]~1_combout  & (\MIPS|myAdd2|Add0~1_combout  & ((\MIPS|newPC[5]~0_combout ) # (!\MIPS|myAdd2|Add0~0_combout )))) # (!\MIPS|newPC[6]~1_combout  & (\MIPS|newPC[5]~0_combout  & (!\MIPS|myAdd2|Add0~0_combout  & 
// !\MIPS|myAdd2|Add0~1_combout )))

	.dataa(\MIPS|newPC[6]~1_combout ),
	.datab(\MIPS|newPC[5]~0_combout ),
	.datac(\MIPS|myAdd2|Add0~0_combout ),
	.datad(\MIPS|myAdd2|Add0~1_combout ),
	.cin(gnd),
	.combout(\myseg0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg0|WideOr4~0 .lut_mask = 16'h8A04;
defparam \myseg0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N26
cycloneive_lcell_comb \myseg0|WideOr3~0 (
// Equation(s):
// \myseg0|WideOr3~0_combout  = (\MIPS|newPC[5]~0_combout  & ((\MIPS|newPC[6]~1_combout  & (\MIPS|myAdd2|Add0~0_combout )) # (!\MIPS|newPC[6]~1_combout  & (!\MIPS|myAdd2|Add0~0_combout  & \MIPS|myAdd2|Add0~1_combout )))) # (!\MIPS|newPC[5]~0_combout  & 
// (!\MIPS|myAdd2|Add0~1_combout  & (\MIPS|newPC[6]~1_combout  $ (\MIPS|myAdd2|Add0~0_combout ))))

	.dataa(\MIPS|newPC[6]~1_combout ),
	.datab(\MIPS|newPC[5]~0_combout ),
	.datac(\MIPS|myAdd2|Add0~0_combout ),
	.datad(\MIPS|myAdd2|Add0~1_combout ),
	.cin(gnd),
	.combout(\myseg0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg0|WideOr3~0 .lut_mask = 16'h8492;
defparam \myseg0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N8
cycloneive_lcell_comb \myseg0|WideOr2~0 (
// Equation(s):
// \myseg0|WideOr2~0_combout  = (\MIPS|newPC[5]~0_combout  & (((\MIPS|myAdd2|Add0~0_combout  & !\MIPS|myAdd2|Add0~1_combout )))) # (!\MIPS|newPC[5]~0_combout  & ((\MIPS|newPC[6]~1_combout  & ((!\MIPS|myAdd2|Add0~1_combout ))) # (!\MIPS|newPC[6]~1_combout  & 
// (\MIPS|myAdd2|Add0~0_combout ))))

	.dataa(\MIPS|newPC[6]~1_combout ),
	.datab(\MIPS|newPC[5]~0_combout ),
	.datac(\MIPS|myAdd2|Add0~0_combout ),
	.datad(\MIPS|myAdd2|Add0~1_combout ),
	.cin(gnd),
	.combout(\myseg0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg0|WideOr2~0 .lut_mask = 16'h10F2;
defparam \myseg0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N10
cycloneive_lcell_comb \myseg0|WideOr1~0 (
// Equation(s):
// \myseg0|WideOr1~0_combout  = (\MIPS|newPC[6]~1_combout  & ((\MIPS|newPC[5]~0_combout  & (\MIPS|myAdd2|Add0~0_combout  & !\MIPS|myAdd2|Add0~1_combout )) # (!\MIPS|newPC[5]~0_combout  & ((\MIPS|myAdd2|Add0~1_combout ))))) # (!\MIPS|newPC[6]~1_combout  & 
// (!\MIPS|myAdd2|Add0~1_combout  & ((\MIPS|newPC[5]~0_combout ) # (\MIPS|myAdd2|Add0~0_combout ))))

	.dataa(\MIPS|newPC[6]~1_combout ),
	.datab(\MIPS|newPC[5]~0_combout ),
	.datac(\MIPS|myAdd2|Add0~0_combout ),
	.datad(\MIPS|myAdd2|Add0~1_combout ),
	.cin(gnd),
	.combout(\myseg0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg0|WideOr1~0 .lut_mask = 16'h22D4;
defparam \myseg0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N28
cycloneive_lcell_comb \myseg0|WideOr0~0 (
// Equation(s):
// \myseg0|WideOr0~0_combout  = (\MIPS|myAdd2|Add0~1_combout ) # ((\MIPS|newPC[6]~1_combout  & ((!\MIPS|myAdd2|Add0~0_combout ) # (!\MIPS|newPC[5]~0_combout ))) # (!\MIPS|newPC[6]~1_combout  & (\MIPS|newPC[5]~0_combout )))

	.dataa(\MIPS|newPC[6]~1_combout ),
	.datab(\MIPS|newPC[5]~0_combout ),
	.datac(\MIPS|myAdd2|Add0~0_combout ),
	.datad(\MIPS|myAdd2|Add0~1_combout ),
	.cin(gnd),
	.combout(\myseg0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg0|WideOr0~0 .lut_mask = 16'hFF6E;
defparam \myseg0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \myseg1|WideOr6~0 (
// Equation(s):
// \myseg1|WideOr6~0_combout  = (\MIPS|newPC[2]~2_combout  & (!\MIPS|myAdd2|Add0~3_combout  & ((\MIPS|myAdd2|Add0~4_combout ) # (!\MIPS|myAdd2|Add0~2_combout )))) # (!\MIPS|newPC[2]~2_combout  & (\MIPS|myAdd2|Add0~2_combout  & (\MIPS|myAdd2|Add0~4_combout  $ 
// (!\MIPS|myAdd2|Add0~3_combout ))))

	.dataa(\MIPS|myAdd2|Add0~4_combout ),
	.datab(\MIPS|myAdd2|Add0~2_combout ),
	.datac(\MIPS|newPC[2]~2_combout ),
	.datad(\MIPS|myAdd2|Add0~3_combout ),
	.cin(gnd),
	.combout(\myseg1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg1|WideOr6~0 .lut_mask = 16'h08B4;
defparam \myseg1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \myseg1|WideOr5~0 (
// Equation(s):
// \myseg1|WideOr5~0_combout  = (\MIPS|myAdd2|Add0~4_combout  & ((\MIPS|myAdd2|Add0~2_combout  & ((\MIPS|myAdd2|Add0~3_combout ))) # (!\MIPS|myAdd2|Add0~2_combout  & (\MIPS|newPC[2]~2_combout )))) # (!\MIPS|myAdd2|Add0~4_combout  & (\MIPS|newPC[2]~2_combout  
// & (\MIPS|myAdd2|Add0~2_combout  $ (\MIPS|myAdd2|Add0~3_combout ))))

	.dataa(\MIPS|myAdd2|Add0~4_combout ),
	.datab(\MIPS|myAdd2|Add0~2_combout ),
	.datac(\MIPS|newPC[2]~2_combout ),
	.datad(\MIPS|myAdd2|Add0~3_combout ),
	.cin(gnd),
	.combout(\myseg1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg1|WideOr5~0 .lut_mask = 16'hB860;
defparam \myseg1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \myseg1|WideOr4~0 (
// Equation(s):
// \myseg1|WideOr4~0_combout  = (\MIPS|myAdd2|Add0~4_combout  & (\MIPS|newPC[2]~2_combout  & ((\MIPS|myAdd2|Add0~3_combout ) # (!\MIPS|myAdd2|Add0~2_combout )))) # (!\MIPS|myAdd2|Add0~4_combout  & (!\MIPS|myAdd2|Add0~2_combout  & (!\MIPS|newPC[2]~2_combout  
// & \MIPS|myAdd2|Add0~3_combout )))

	.dataa(\MIPS|myAdd2|Add0~4_combout ),
	.datab(\MIPS|myAdd2|Add0~2_combout ),
	.datac(\MIPS|newPC[2]~2_combout ),
	.datad(\MIPS|myAdd2|Add0~3_combout ),
	.cin(gnd),
	.combout(\myseg1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg1|WideOr4~0 .lut_mask = 16'hA120;
defparam \myseg1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \myseg1|WideOr3~0 (
// Equation(s):
// \myseg1|WideOr3~0_combout  = (\MIPS|myAdd2|Add0~3_combout  & ((\MIPS|myAdd2|Add0~2_combout  & ((\MIPS|newPC[2]~2_combout ))) # (!\MIPS|myAdd2|Add0~2_combout  & (\MIPS|myAdd2|Add0~4_combout  & !\MIPS|newPC[2]~2_combout )))) # (!\MIPS|myAdd2|Add0~3_combout  
// & (!\MIPS|myAdd2|Add0~4_combout  & (\MIPS|myAdd2|Add0~2_combout  $ (\MIPS|newPC[2]~2_combout ))))

	.dataa(\MIPS|myAdd2|Add0~4_combout ),
	.datab(\MIPS|myAdd2|Add0~2_combout ),
	.datac(\MIPS|newPC[2]~2_combout ),
	.datad(\MIPS|myAdd2|Add0~3_combout ),
	.cin(gnd),
	.combout(\myseg1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg1|WideOr3~0 .lut_mask = 16'hC214;
defparam \myseg1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \myseg1|WideOr2~0 (
// Equation(s):
// \myseg1|WideOr2~0_combout  = (\MIPS|myAdd2|Add0~3_combout  & (!\MIPS|myAdd2|Add0~4_combout  & (\MIPS|myAdd2|Add0~2_combout ))) # (!\MIPS|myAdd2|Add0~3_combout  & ((\MIPS|newPC[2]~2_combout  & (!\MIPS|myAdd2|Add0~4_combout )) # (!\MIPS|newPC[2]~2_combout  
// & ((\MIPS|myAdd2|Add0~2_combout )))))

	.dataa(\MIPS|myAdd2|Add0~4_combout ),
	.datab(\MIPS|myAdd2|Add0~2_combout ),
	.datac(\MIPS|newPC[2]~2_combout ),
	.datad(\MIPS|myAdd2|Add0~3_combout ),
	.cin(gnd),
	.combout(\myseg1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg1|WideOr2~0 .lut_mask = 16'h445C;
defparam \myseg1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \myseg1|WideOr1~0 (
// Equation(s):
// \myseg1|WideOr1~0_combout  = (\MIPS|myAdd2|Add0~4_combout  & (((\MIPS|newPC[2]~2_combout  & !\MIPS|myAdd2|Add0~3_combout )))) # (!\MIPS|myAdd2|Add0~4_combout  & ((\MIPS|myAdd2|Add0~2_combout  & ((\MIPS|myAdd2|Add0~3_combout ) # (!\MIPS|newPC[2]~2_combout 
// ))) # (!\MIPS|myAdd2|Add0~2_combout  & (!\MIPS|newPC[2]~2_combout  & \MIPS|myAdd2|Add0~3_combout ))))

	.dataa(\MIPS|myAdd2|Add0~4_combout ),
	.datab(\MIPS|myAdd2|Add0~2_combout ),
	.datac(\MIPS|newPC[2]~2_combout ),
	.datad(\MIPS|myAdd2|Add0~3_combout ),
	.cin(gnd),
	.combout(\myseg1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg1|WideOr1~0 .lut_mask = 16'h45A4;
defparam \myseg1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \myseg1|WideOr0~0 (
// Equation(s):
// \myseg1|WideOr0~0_combout  = (\MIPS|myAdd2|Add0~4_combout ) # ((\MIPS|newPC[2]~2_combout  & ((!\MIPS|myAdd2|Add0~3_combout ) # (!\MIPS|myAdd2|Add0~2_combout ))) # (!\MIPS|newPC[2]~2_combout  & ((\MIPS|myAdd2|Add0~3_combout ))))

	.dataa(\MIPS|myAdd2|Add0~4_combout ),
	.datab(\MIPS|myAdd2|Add0~2_combout ),
	.datac(\MIPS|newPC[2]~2_combout ),
	.datad(\MIPS|myAdd2|Add0~3_combout ),
	.cin(gnd),
	.combout(\myseg1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg1|WideOr0~0 .lut_mask = 16'hBFFA;
defparam \myseg1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \myseg2|WideOr6~0 (
// Equation(s):
// \myseg2|WideOr6~0_combout  = (\MIPS|myPC|pc [14] & (!\MIPS|myPC|pc [13] & ((\MIPS|myPC|pc [15]) # (!\MIPS|myPC|pc [12])))) # (!\MIPS|myPC|pc [14] & (\MIPS|myPC|pc [12] & (\MIPS|myPC|pc [13] $ (!\MIPS|myPC|pc [15]))))

	.dataa(\MIPS|myPC|pc [14]),
	.datab(\MIPS|myPC|pc [13]),
	.datac(\MIPS|myPC|pc [15]),
	.datad(\MIPS|myPC|pc [12]),
	.cin(gnd),
	.combout(\myseg2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg2|WideOr6~0 .lut_mask = 16'h6122;
defparam \myseg2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \myseg2|WideOr5~0 (
// Equation(s):
// \myseg2|WideOr5~0_combout  = (\MIPS|myPC|pc [13] & ((\MIPS|myPC|pc [12] & ((\MIPS|myPC|pc [15]))) # (!\MIPS|myPC|pc [12] & (\MIPS|myPC|pc [14])))) # (!\MIPS|myPC|pc [13] & (\MIPS|myPC|pc [14] & (\MIPS|myPC|pc [15] $ (\MIPS|myPC|pc [12]))))

	.dataa(\MIPS|myPC|pc [14]),
	.datab(\MIPS|myPC|pc [13]),
	.datac(\MIPS|myPC|pc [15]),
	.datad(\MIPS|myPC|pc [12]),
	.cin(gnd),
	.combout(\myseg2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg2|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \myseg2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \myseg2|WideOr4~0 (
// Equation(s):
// \myseg2|WideOr4~0_combout  = (\MIPS|myPC|pc [14] & (\MIPS|myPC|pc [15] & ((\MIPS|myPC|pc [13]) # (!\MIPS|myPC|pc [12])))) # (!\MIPS|myPC|pc [14] & (\MIPS|myPC|pc [13] & (!\MIPS|myPC|pc [15] & !\MIPS|myPC|pc [12])))

	.dataa(\MIPS|myPC|pc [14]),
	.datab(\MIPS|myPC|pc [13]),
	.datac(\MIPS|myPC|pc [15]),
	.datad(\MIPS|myPC|pc [12]),
	.cin(gnd),
	.combout(\myseg2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg2|WideOr4~0 .lut_mask = 16'h80A4;
defparam \myseg2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \myseg2|WideOr3~0 (
// Equation(s):
// \myseg2|WideOr3~0_combout  = (\MIPS|myPC|pc [13] & ((\MIPS|myPC|pc [14] & ((\MIPS|myPC|pc [12]))) # (!\MIPS|myPC|pc [14] & (\MIPS|myPC|pc [15] & !\MIPS|myPC|pc [12])))) # (!\MIPS|myPC|pc [13] & (!\MIPS|myPC|pc [15] & (\MIPS|myPC|pc [14] $ (\MIPS|myPC|pc 
// [12]))))

	.dataa(\MIPS|myPC|pc [14]),
	.datab(\MIPS|myPC|pc [13]),
	.datac(\MIPS|myPC|pc [15]),
	.datad(\MIPS|myPC|pc [12]),
	.cin(gnd),
	.combout(\myseg2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg2|WideOr3~0 .lut_mask = 16'h8942;
defparam \myseg2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \myseg2|WideOr2~0 (
// Equation(s):
// \myseg2|WideOr2~0_combout  = (\MIPS|myPC|pc [13] & (((!\MIPS|myPC|pc [15] & \MIPS|myPC|pc [12])))) # (!\MIPS|myPC|pc [13] & ((\MIPS|myPC|pc [14] & (!\MIPS|myPC|pc [15])) # (!\MIPS|myPC|pc [14] & ((\MIPS|myPC|pc [12])))))

	.dataa(\MIPS|myPC|pc [14]),
	.datab(\MIPS|myPC|pc [13]),
	.datac(\MIPS|myPC|pc [15]),
	.datad(\MIPS|myPC|pc [12]),
	.cin(gnd),
	.combout(\myseg2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg2|WideOr2~0 .lut_mask = 16'h1F02;
defparam \myseg2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \myseg2|WideOr1~0 (
// Equation(s):
// \myseg2|WideOr1~0_combout  = (\MIPS|myPC|pc [14] & ((\MIPS|myPC|pc [13] & (!\MIPS|myPC|pc [15] & \MIPS|myPC|pc [12])) # (!\MIPS|myPC|pc [13] & (\MIPS|myPC|pc [15])))) # (!\MIPS|myPC|pc [14] & (!\MIPS|myPC|pc [15] & ((\MIPS|myPC|pc [13]) # (\MIPS|myPC|pc 
// [12]))))

	.dataa(\MIPS|myPC|pc [14]),
	.datab(\MIPS|myPC|pc [13]),
	.datac(\MIPS|myPC|pc [15]),
	.datad(\MIPS|myPC|pc [12]),
	.cin(gnd),
	.combout(\myseg2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg2|WideOr1~0 .lut_mask = 16'h2D24;
defparam \myseg2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \myseg2|WideOr0~0 (
// Equation(s):
// \myseg2|WideOr0~0_combout  = (\MIPS|myPC|pc [15]) # ((\MIPS|myPC|pc [14] & ((!\MIPS|myPC|pc [12]) # (!\MIPS|myPC|pc [13]))) # (!\MIPS|myPC|pc [14] & (\MIPS|myPC|pc [13])))

	.dataa(\MIPS|myPC|pc [14]),
	.datab(\MIPS|myPC|pc [13]),
	.datac(\MIPS|myPC|pc [15]),
	.datad(\MIPS|myPC|pc [12]),
	.cin(gnd),
	.combout(\myseg2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg2|WideOr0~0 .lut_mask = 16'hF6FE;
defparam \myseg2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \myseg3|WideOr6~0 (
// Equation(s):
// \myseg3|WideOr6~0_combout  = (\MIPS|myPC|pc [9] & (\MIPS|myPC|pc [11] & (\MIPS|myPC|pc [8] & !\MIPS|myPC|pc [10]))) # (!\MIPS|myPC|pc [9] & (\MIPS|myPC|pc [10] $ (((!\MIPS|myPC|pc [11] & \MIPS|myPC|pc [8])))))

	.dataa(\MIPS|myPC|pc [9]),
	.datab(\MIPS|myPC|pc [11]),
	.datac(\MIPS|myPC|pc [8]),
	.datad(\MIPS|myPC|pc [10]),
	.cin(gnd),
	.combout(\myseg3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg3|WideOr6~0 .lut_mask = 16'h4590;
defparam \myseg3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
cycloneive_lcell_comb \myseg3|WideOr5~0 (
// Equation(s):
// \myseg3|WideOr5~0_combout  = (\MIPS|myPC|pc [9] & ((\MIPS|myPC|pc [8] & (\MIPS|myPC|pc [11])) # (!\MIPS|myPC|pc [8] & ((\MIPS|myPC|pc [10]))))) # (!\MIPS|myPC|pc [9] & (\MIPS|myPC|pc [10] & (\MIPS|myPC|pc [11] $ (\MIPS|myPC|pc [8]))))

	.dataa(\MIPS|myPC|pc [9]),
	.datab(\MIPS|myPC|pc [11]),
	.datac(\MIPS|myPC|pc [8]),
	.datad(\MIPS|myPC|pc [10]),
	.cin(gnd),
	.combout(\myseg3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg3|WideOr5~0 .lut_mask = 16'h9E80;
defparam \myseg3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
cycloneive_lcell_comb \myseg3|WideOr4~0 (
// Equation(s):
// \myseg3|WideOr4~0_combout  = (\MIPS|myPC|pc [11] & (\MIPS|myPC|pc [10] & ((\MIPS|myPC|pc [9]) # (!\MIPS|myPC|pc [8])))) # (!\MIPS|myPC|pc [11] & (\MIPS|myPC|pc [9] & (!\MIPS|myPC|pc [8] & !\MIPS|myPC|pc [10])))

	.dataa(\MIPS|myPC|pc [9]),
	.datab(\MIPS|myPC|pc [11]),
	.datac(\MIPS|myPC|pc [8]),
	.datad(\MIPS|myPC|pc [10]),
	.cin(gnd),
	.combout(\myseg3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg3|WideOr4~0 .lut_mask = 16'h8C02;
defparam \myseg3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \myseg3|WideOr3~0 (
// Equation(s):
// \myseg3|WideOr3~0_combout  = (\MIPS|myPC|pc [9] & ((\MIPS|myPC|pc [8] & ((\MIPS|myPC|pc [10]))) # (!\MIPS|myPC|pc [8] & (\MIPS|myPC|pc [11] & !\MIPS|myPC|pc [10])))) # (!\MIPS|myPC|pc [9] & (!\MIPS|myPC|pc [11] & (\MIPS|myPC|pc [8] $ (\MIPS|myPC|pc 
// [10]))))

	.dataa(\MIPS|myPC|pc [9]),
	.datab(\MIPS|myPC|pc [11]),
	.datac(\MIPS|myPC|pc [8]),
	.datad(\MIPS|myPC|pc [10]),
	.cin(gnd),
	.combout(\myseg3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg3|WideOr3~0 .lut_mask = 16'hA118;
defparam \myseg3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \myseg3|WideOr2~0 (
// Equation(s):
// \myseg3|WideOr2~0_combout  = (\MIPS|myPC|pc [9] & (!\MIPS|myPC|pc [11] & (\MIPS|myPC|pc [8]))) # (!\MIPS|myPC|pc [9] & ((\MIPS|myPC|pc [10] & (!\MIPS|myPC|pc [11])) # (!\MIPS|myPC|pc [10] & ((\MIPS|myPC|pc [8])))))

	.dataa(\MIPS|myPC|pc [9]),
	.datab(\MIPS|myPC|pc [11]),
	.datac(\MIPS|myPC|pc [8]),
	.datad(\MIPS|myPC|pc [10]),
	.cin(gnd),
	.combout(\myseg3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg3|WideOr2~0 .lut_mask = 16'h3170;
defparam \myseg3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneive_lcell_comb \myseg3|WideOr1~0 (
// Equation(s):
// \myseg3|WideOr1~0_combout  = (\MIPS|myPC|pc [9] & (!\MIPS|myPC|pc [11] & ((\MIPS|myPC|pc [8]) # (!\MIPS|myPC|pc [10])))) # (!\MIPS|myPC|pc [9] & ((\MIPS|myPC|pc [11] & ((\MIPS|myPC|pc [10]))) # (!\MIPS|myPC|pc [11] & (\MIPS|myPC|pc [8] & !\MIPS|myPC|pc 
// [10]))))

	.dataa(\MIPS|myPC|pc [9]),
	.datab(\MIPS|myPC|pc [11]),
	.datac(\MIPS|myPC|pc [8]),
	.datad(\MIPS|myPC|pc [10]),
	.cin(gnd),
	.combout(\myseg3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg3|WideOr1~0 .lut_mask = 16'h6432;
defparam \myseg3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \myseg3|WideOr0~0 (
// Equation(s):
// \myseg3|WideOr0~0_combout  = (\MIPS|myPC|pc [11]) # ((\MIPS|myPC|pc [9] & ((!\MIPS|myPC|pc [10]) # (!\MIPS|myPC|pc [8]))) # (!\MIPS|myPC|pc [9] & ((\MIPS|myPC|pc [10]))))

	.dataa(\MIPS|myPC|pc [9]),
	.datab(\MIPS|myPC|pc [11]),
	.datac(\MIPS|myPC|pc [8]),
	.datad(\MIPS|myPC|pc [10]),
	.cin(gnd),
	.combout(\myseg3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg3|WideOr0~0 .lut_mask = 16'hDFEE;
defparam \myseg3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \myseg4|WideOr6~0 (
// Equation(s):
// \myseg4|WideOr6~0_combout  = (\MIPS|myPC|pc [6] & (!\MIPS|myPC|pc [5] & ((\MIPS|myPC|pc [7]) # (!\MIPS|myPC|pc [4])))) # (!\MIPS|myPC|pc [6] & (\MIPS|myPC|pc [4] & (\MIPS|myPC|pc [7] $ (!\MIPS|myPC|pc [5]))))

	.dataa(\MIPS|myPC|pc [4]),
	.datab(\MIPS|myPC|pc [6]),
	.datac(\MIPS|myPC|pc [7]),
	.datad(\MIPS|myPC|pc [5]),
	.cin(gnd),
	.combout(\myseg4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg4|WideOr6~0 .lut_mask = 16'h20C6;
defparam \myseg4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \myseg4|WideOr5~0 (
// Equation(s):
// \myseg4|WideOr5~0_combout  = (\MIPS|myPC|pc [7] & ((\MIPS|myPC|pc [4] & ((\MIPS|myPC|pc [5]))) # (!\MIPS|myPC|pc [4] & (\MIPS|myPC|pc [6])))) # (!\MIPS|myPC|pc [7] & (\MIPS|myPC|pc [6] & (\MIPS|myPC|pc [4] $ (\MIPS|myPC|pc [5]))))

	.dataa(\MIPS|myPC|pc [7]),
	.datab(\MIPS|myPC|pc [6]),
	.datac(\MIPS|myPC|pc [4]),
	.datad(\MIPS|myPC|pc [5]),
	.cin(gnd),
	.combout(\myseg4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg4|WideOr5~0 .lut_mask = 16'hAC48;
defparam \myseg4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \myseg4|WideOr4~0 (
// Equation(s):
// \myseg4|WideOr4~0_combout  = (\MIPS|myPC|pc [6] & (\MIPS|myPC|pc [7] & ((\MIPS|myPC|pc [5]) # (!\MIPS|myPC|pc [4])))) # (!\MIPS|myPC|pc [6] & (\MIPS|myPC|pc [5] & (!\MIPS|myPC|pc [4] & !\MIPS|myPC|pc [7])))

	.dataa(\MIPS|myPC|pc [5]),
	.datab(\MIPS|myPC|pc [6]),
	.datac(\MIPS|myPC|pc [4]),
	.datad(\MIPS|myPC|pc [7]),
	.cin(gnd),
	.combout(\myseg4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg4|WideOr4~0 .lut_mask = 16'h8C02;
defparam \myseg4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \myseg4|WideOr3~0 (
// Equation(s):
// \myseg4|WideOr3~0_combout  = (\MIPS|myPC|pc [5] & ((\MIPS|myPC|pc [6] & (\MIPS|myPC|pc [4])) # (!\MIPS|myPC|pc [6] & (!\MIPS|myPC|pc [4] & \MIPS|myPC|pc [7])))) # (!\MIPS|myPC|pc [5] & (!\MIPS|myPC|pc [7] & (\MIPS|myPC|pc [6] $ (\MIPS|myPC|pc [4]))))

	.dataa(\MIPS|myPC|pc [5]),
	.datab(\MIPS|myPC|pc [6]),
	.datac(\MIPS|myPC|pc [4]),
	.datad(\MIPS|myPC|pc [7]),
	.cin(gnd),
	.combout(\myseg4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg4|WideOr3~0 .lut_mask = 16'h8294;
defparam \myseg4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \myseg4|WideOr2~0 (
// Equation(s):
// \myseg4|WideOr2~0_combout  = (\MIPS|myPC|pc [5] & (((\MIPS|myPC|pc [4] & !\MIPS|myPC|pc [7])))) # (!\MIPS|myPC|pc [5] & ((\MIPS|myPC|pc [6] & ((!\MIPS|myPC|pc [7]))) # (!\MIPS|myPC|pc [6] & (\MIPS|myPC|pc [4]))))

	.dataa(\MIPS|myPC|pc [5]),
	.datab(\MIPS|myPC|pc [6]),
	.datac(\MIPS|myPC|pc [4]),
	.datad(\MIPS|myPC|pc [7]),
	.cin(gnd),
	.combout(\myseg4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg4|WideOr2~0 .lut_mask = 16'h10F4;
defparam \myseg4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \myseg4|WideOr1~0 (
// Equation(s):
// \myseg4|WideOr1~0_combout  = (\MIPS|myPC|pc [5] & (!\MIPS|myPC|pc [7] & ((\MIPS|myPC|pc [4]) # (!\MIPS|myPC|pc [6])))) # (!\MIPS|myPC|pc [5] & ((\MIPS|myPC|pc [6] & ((\MIPS|myPC|pc [7]))) # (!\MIPS|myPC|pc [6] & (\MIPS|myPC|pc [4] & !\MIPS|myPC|pc [7]))))

	.dataa(\MIPS|myPC|pc [5]),
	.datab(\MIPS|myPC|pc [6]),
	.datac(\MIPS|myPC|pc [4]),
	.datad(\MIPS|myPC|pc [7]),
	.cin(gnd),
	.combout(\myseg4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg4|WideOr1~0 .lut_mask = 16'h44B2;
defparam \myseg4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \myseg4|WideOr0~0 (
// Equation(s):
// \myseg4|WideOr0~0_combout  = (\MIPS|myPC|pc [7]) # ((\MIPS|myPC|pc [5] & ((!\MIPS|myPC|pc [4]) # (!\MIPS|myPC|pc [6]))) # (!\MIPS|myPC|pc [5] & (\MIPS|myPC|pc [6])))

	.dataa(\MIPS|myPC|pc [5]),
	.datab(\MIPS|myPC|pc [7]),
	.datac(\MIPS|myPC|pc [6]),
	.datad(\MIPS|myPC|pc [4]),
	.cin(gnd),
	.combout(\myseg4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg4|WideOr0~0 .lut_mask = 16'hDEFE;
defparam \myseg4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \myseg5|WideOr6~0 (
// Equation(s):
// \myseg5|WideOr6~0_combout  = (\MIPS|myPC|pc [1] & (\MIPS|myPC|pc [3] & (!\MIPS|myPC|pc [2] & \MIPS|myPC|pc [0]))) # (!\MIPS|myPC|pc [1] & (\MIPS|myPC|pc [2] $ (((!\MIPS|myPC|pc [3] & \MIPS|myPC|pc [0])))))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [1]),
	.datac(\MIPS|myPC|pc [2]),
	.datad(\MIPS|myPC|pc [0]),
	.cin(gnd),
	.combout(\myseg5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg5|WideOr6~0 .lut_mask = 16'h2930;
defparam \myseg5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \myseg5|WideOr5~0 (
// Equation(s):
// \myseg5|WideOr5~0_combout  = (\MIPS|myPC|pc [3] & ((\MIPS|myPC|pc [0] & (\MIPS|myPC|pc [1])) # (!\MIPS|myPC|pc [0] & ((\MIPS|myPC|pc [2]))))) # (!\MIPS|myPC|pc [3] & (\MIPS|myPC|pc [2] & (\MIPS|myPC|pc [1] $ (\MIPS|myPC|pc [0]))))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [1]),
	.datac(\MIPS|myPC|pc [2]),
	.datad(\MIPS|myPC|pc [0]),
	.cin(gnd),
	.combout(\myseg5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg5|WideOr5~0 .lut_mask = 16'h98E0;
defparam \myseg5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \myseg5|WideOr4~0 (
// Equation(s):
// \myseg5|WideOr4~0_combout  = (\MIPS|myPC|pc [3] & (\MIPS|myPC|pc [2] & ((\MIPS|myPC|pc [1]) # (!\MIPS|myPC|pc [0])))) # (!\MIPS|myPC|pc [3] & (\MIPS|myPC|pc [1] & (!\MIPS|myPC|pc [2] & !\MIPS|myPC|pc [0])))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [1]),
	.datac(\MIPS|myPC|pc [2]),
	.datad(\MIPS|myPC|pc [0]),
	.cin(gnd),
	.combout(\myseg5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg5|WideOr4~0 .lut_mask = 16'h80A4;
defparam \myseg5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \myseg5|WideOr3~0 (
// Equation(s):
// \myseg5|WideOr3~0_combout  = (\MIPS|myPC|pc [1] & ((\MIPS|myPC|pc [2] & ((\MIPS|myPC|pc [0]))) # (!\MIPS|myPC|pc [2] & (\MIPS|myPC|pc [3] & !\MIPS|myPC|pc [0])))) # (!\MIPS|myPC|pc [1] & (!\MIPS|myPC|pc [3] & (\MIPS|myPC|pc [2] $ (\MIPS|myPC|pc [0]))))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [1]),
	.datac(\MIPS|myPC|pc [2]),
	.datad(\MIPS|myPC|pc [0]),
	.cin(gnd),
	.combout(\myseg5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg5|WideOr3~0 .lut_mask = 16'hC118;
defparam \myseg5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \myseg5|WideOr2~0 (
// Equation(s):
// \myseg5|WideOr2~0_combout  = (\MIPS|myPC|pc [1] & (!\MIPS|myPC|pc [3] & ((\MIPS|myPC|pc [0])))) # (!\MIPS|myPC|pc [1] & ((\MIPS|myPC|pc [2] & (!\MIPS|myPC|pc [3])) # (!\MIPS|myPC|pc [2] & ((\MIPS|myPC|pc [0])))))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [1]),
	.datac(\MIPS|myPC|pc [2]),
	.datad(\MIPS|myPC|pc [0]),
	.cin(gnd),
	.combout(\myseg5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg5|WideOr2~0 .lut_mask = 16'h5710;
defparam \myseg5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \myseg5|WideOr1~0 (
// Equation(s):
// \myseg5|WideOr1~0_combout  = (\MIPS|myPC|pc [3] & (!\MIPS|myPC|pc [1] & (\MIPS|myPC|pc [2]))) # (!\MIPS|myPC|pc [3] & ((\MIPS|myPC|pc [1] & ((\MIPS|myPC|pc [0]) # (!\MIPS|myPC|pc [2]))) # (!\MIPS|myPC|pc [1] & (!\MIPS|myPC|pc [2] & \MIPS|myPC|pc [0]))))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [1]),
	.datac(\MIPS|myPC|pc [2]),
	.datad(\MIPS|myPC|pc [0]),
	.cin(gnd),
	.combout(\myseg5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg5|WideOr1~0 .lut_mask = 16'h6524;
defparam \myseg5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \myseg5|WideOr0~0 (
// Equation(s):
// \myseg5|WideOr0~0_combout  = (\MIPS|myPC|pc [3]) # ((\MIPS|myPC|pc [1] & ((!\MIPS|myPC|pc [0]) # (!\MIPS|myPC|pc [2]))) # (!\MIPS|myPC|pc [1] & (\MIPS|myPC|pc [2])))

	.dataa(\MIPS|myPC|pc [3]),
	.datab(\MIPS|myPC|pc [1]),
	.datac(\MIPS|myPC|pc [2]),
	.datad(\MIPS|myPC|pc [0]),
	.cin(gnd),
	.combout(\myseg5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myseg5|WideOr0~0 .lut_mask = 16'hBEFE;
defparam \myseg5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign seg0[0] = \seg0[0]~output_o ;

assign seg0[1] = \seg0[1]~output_o ;

assign seg0[2] = \seg0[2]~output_o ;

assign seg0[3] = \seg0[3]~output_o ;

assign seg0[4] = \seg0[4]~output_o ;

assign seg0[5] = \seg0[5]~output_o ;

assign seg0[6] = \seg0[6]~output_o ;

assign seg1[0] = \seg1[0]~output_o ;

assign seg1[1] = \seg1[1]~output_o ;

assign seg1[2] = \seg1[2]~output_o ;

assign seg1[3] = \seg1[3]~output_o ;

assign seg1[4] = \seg1[4]~output_o ;

assign seg1[5] = \seg1[5]~output_o ;

assign seg1[6] = \seg1[6]~output_o ;

assign seg2[0] = \seg2[0]~output_o ;

assign seg2[1] = \seg2[1]~output_o ;

assign seg2[2] = \seg2[2]~output_o ;

assign seg2[3] = \seg2[3]~output_o ;

assign seg2[4] = \seg2[4]~output_o ;

assign seg2[5] = \seg2[5]~output_o ;

assign seg2[6] = \seg2[6]~output_o ;

assign seg3[0] = \seg3[0]~output_o ;

assign seg3[1] = \seg3[1]~output_o ;

assign seg3[2] = \seg3[2]~output_o ;

assign seg3[3] = \seg3[3]~output_o ;

assign seg3[4] = \seg3[4]~output_o ;

assign seg3[5] = \seg3[5]~output_o ;

assign seg3[6] = \seg3[6]~output_o ;

assign seg4[0] = \seg4[0]~output_o ;

assign seg4[1] = \seg4[1]~output_o ;

assign seg4[2] = \seg4[2]~output_o ;

assign seg4[3] = \seg4[3]~output_o ;

assign seg4[4] = \seg4[4]~output_o ;

assign seg4[5] = \seg4[5]~output_o ;

assign seg4[6] = \seg4[6]~output_o ;

assign seg5[0] = \seg5[0]~output_o ;

assign seg5[1] = \seg5[1]~output_o ;

assign seg5[2] = \seg5[2]~output_o ;

assign seg5[3] = \seg5[3]~output_o ;

assign seg5[4] = \seg5[4]~output_o ;

assign seg5[5] = \seg5[5]~output_o ;

assign seg5[6] = \seg5[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
