timestamp=1725016891815

[~A]
LastVerilogToplevel=evaltb
ModifyID=1
Version=74
design.sv_testbench.sv=0*555*1145

[~MFT]
0=5|0work.mgf|1145|0
1=3|1work.mgf|1678|0
3=6|3work.mgf|2003|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216267ad5a043448aeec6819889d2d9a558

[eval]
A/eval=22|../design.sv|2|1*374
BinL64/eval=3*174
R=../design.sv|2
SLP=3*819
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|1c125f0814e44d7fbbeb4791158c17438aff9c2f27d2dbf56d90c14504ce67a4

[evaltb]
A/evaltb=22|../testbench.sv|3|1*1678
BinL64/evaltb=3*1105
R=../testbench.sv|3
SLP=3*2003
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|5e14e1906f5f55d076981976f917276b6662f271a9375c0b9292025190614294

[~U]
$root=12|0*0|
eval=12|0*182|
evaltb=12|0*395||0x10
