Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Mar 22 22:37:47 2022
| Host         : DESKTOP-BQ730G3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file axi_lite_control_sets_placed.rpt
| Design       : axi_lite
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------+---------------------+------------------+----------------+
|   Clock Signal  |      Enable Signal     |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------+------------------------+---------------------+------------------+----------------+
|  aclk_IBUF_BUFG |                        |                     |                2 |              3 |
|  aclk_IBUF_BUFG | aw_hs                  |                     |                4 |              8 |
|  aclk_IBUF_BUFG | rdata                  | multiplier_0/c__0_1 |               13 |             32 |
|  aclk_IBUF_BUFG | reg3                   | multiplier_0/c__0_1 |                8 |             32 |
|  aclk_IBUF_BUFG | multiplier_0/E[0]      | multiplier_0/c__0_1 |                8 |             32 |
|  aclk_IBUF_BUFG | multiplier_0/c__0_0[0] | multiplier_0/c__0_1 |                9 |             32 |
+-----------------+------------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 8      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


