Source Block: hdl/library/common/ad_mem_asym.v@73:83@HdlIdDef
  input   [ADDR_WIDTH_B-1:0]  addrb;
  output  [DATA_WIDTH_B-1:0]  doutb;

  // internal registers

  reg     [DATA_WIDTH_B-1:0]  m_ram[0:MEM_SIZE-1];
  reg     [DATA_WIDTH_B-1:0]  doutb;

  // write interface

  generate

Diff Content:
- 78   reg     [DATA_WIDTH_B-1:0]  m_ram[0:MEM_SIZE-1];

Clone Blocks:
