#Build: Synplify Pro (R) Q-2020.03LR-SP1, Build 124R, Sep 18 2020
#install: C:\lscc\radiant\2.2\synpbase
#OS: Windows 8 6.2
#Hostname: WEI-WS1

# Sun Dec 13 00:41:56 2020

#Implementation: rgb_blinky_imp


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: WEI-WS1

Implementation : rgb_blinky_imp
Synopsys HDL Compiler, Version comp202003synp2, Build 124R, Built Sep 18 2020 09:51:45, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: WEI-WS1

Implementation : rgb_blinky_imp
Synopsys VHDL Compiler, Version comp202003synp2, Build 128R, Built Sep 22 2020 09:38:01, @

@N|Running in 64-bit mode
@N:Can't find top module!
Top entity isn't set yet!
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 87MB)


Process completed successfully.
# Sun Dec 13 00:41:56 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: WEI-WS1

Implementation : rgb_blinky_imp
Synopsys Verilog Compiler, Version comp202003synp2, Build 128R, Built Sep 22 2020 09:38:01, @

@N|Running in 64-bit mode
@I::"C:\lscc\radiant\2.2\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2.2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2.2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\radiant\2.2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2.2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_add.v":"C:\lscc\radiant\2.2\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2.2\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2.2\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2596:17:2596:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2603:17:2603:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2646:17:2646:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2653:17:2653:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2696:17:2696:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2703:17:2703:28|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2392:17:2392:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2405:17:2405:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2579:21:2579:33|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2583:21:2583:32|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2784:21:2784:33|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2788:21:2788:32|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2824:21:2824:33|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2828:21:2828:32|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3335:33:3335:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3339:33:3339:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3510:25:3510:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3514:25:3514:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3545:29:3545:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3549:29:3549:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3963:37:3963:49|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3967:37:3967:48|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4141:29:4141:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4145:29:4145:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4171:33:4171:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4175:33:4175:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4535:41:4535:53|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4539:41:4539:52|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4710:33:4710:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4714:33:4714:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4743:37:4743:49|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4747:37:4747:48|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":6263:25:6263:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":6267:25:6267:36|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2.2\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2.2\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2.2\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":637:33:637:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":641:33:641:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":820:25:820:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":824:25:824:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":855:29:855:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":859:29:859:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1282:37:1282:49|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1286:37:1286:48|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1468:29:1468:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1472:29:1472:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1498:33:1498:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1502:33:1502:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1870:41:1870:53|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1874:41:1874:52|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":2053:33:2053:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":2057:33:2057:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":2086:37:2086:49|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":2090:37:2090:48|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":3640:25:3640:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":3644:25:3644:36|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1047:25:1047:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1053:25:1053:36|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2.2\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/rom/rtl\lscc_rom.v":666:25:666:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/rom/rtl\lscc_rom.v":672:25:672:36|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2.2\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp_be.v":145:11:145:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp_be.v":154:11:154:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq_be.v":88:11:88:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq_be.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_dsp.v" (library work)
@I::"C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v" (library work)
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v":242:7:242:17|Net jupdate_int is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v":243:7:243:19|Net jupdate_early is not declared.
@I::"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v" (library work)
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":70:7:70:11|Net JTDIb is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":71:7:71:11|Net JCE1b is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":72:7:72:11|Net JCE2b is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":73:7:73:12|Net JRSTNb is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":74:7:74:13|Net JSHIFTb is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":75:7:75:14|Net JUPDATEb is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":76:7:76:12|Net JRTI1b is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":77:7:77:12|Net JRTI2b is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":78:7:78:11|Net JTCKb is not declared.
@W: CS141 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":802:28:802:32|Unrecognized synthesis directive state. Verify the correct directive name.
@I::"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v" (library work)
@I::"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v" (library work)
@I::"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 105MB)


Process completed successfully.
# Sun Dec 13 00:41:56 2020

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2.2\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2.2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2.2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\radiant\2.2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2.2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_add.v":"C:\lscc\radiant\2.2\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2.2\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2.2\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2596:17:2596:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2603:17:2603:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2646:17:2646:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2653:17:2653:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2696:17:2696:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":2703:17:2703:28|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2392:17:2392:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2405:17:2405:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2579:21:2579:33|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2583:21:2583:32|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2784:21:2784:33|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2788:21:2788:32|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2824:21:2824:33|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":2828:21:2828:32|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3335:33:3335:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3339:33:3339:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3510:25:3510:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3514:25:3514:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3545:29:3545:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3549:29:3549:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3963:37:3963:49|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3967:37:3967:48|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4141:29:4141:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4145:29:4145:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4171:33:4171:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4175:33:4175:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4535:41:4535:53|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4539:41:4539:52|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4710:33:4710:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4714:33:4714:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4743:37:4743:49|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":4747:37:4747:48|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":6263:25:6263:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":6267:25:6267:36|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2.2\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2.2\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2.2\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":637:33:637:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":641:33:641:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":820:25:820:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":824:25:824:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":855:29:855:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":859:29:859:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1282:37:1282:49|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1286:37:1286:48|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1468:29:1468:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1472:29:1472:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1498:33:1498:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1502:33:1502:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1870:41:1870:53|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1874:41:1874:52|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":2053:33:2053:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":2057:33:2057:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":2086:37:2086:49|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":2090:37:2090:48|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":3640:25:3640:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":3644:25:3644:36|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1047:25:1047:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1053:25:1053:36|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2.2\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\../common/rom/rtl\lscc_rom.v":666:25:666:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\../common/rom/rtl\lscc_rom.v":672:25:672:36|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2.2\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp_be.v":145:11:145:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp_be.v":154:11:154:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq_be.v":88:11:88:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq_be.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2.2\ip\pmi\pmi_dsp.v" (library work)
@I::"C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v" (library work)
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v":242:7:242:17|Net jupdate_int is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v":243:7:243:19|Net jupdate_early is not declared.
@I::"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v" (library work)
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":70:7:70:11|Net JTDIb is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":71:7:71:11|Net JCE1b is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":72:7:72:11|Net JCE2b is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":73:7:73:12|Net JRSTNb is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":74:7:74:13|Net JSHIFTb is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":75:7:75:14|Net JUPDATEb is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":76:7:76:12|Net JRTI1b is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":77:7:77:12|Net JRTI2b is not declared.
@W: CG1337 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":78:7:78:11|Net JTCKb is not declared.
@W: CS141 :"C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v":802:28:802:32|Unrecognized synthesis directive state. Verify the correct directive name.
@I::"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v" (library work)
@I::"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v" (library work)
@I::"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
@N: CG364 :"C:\lscc\radiant\2.2\synpbase\lib\generic\ice40up.v":795:7:795:11|Synthesizing module HSOSC in library work.
Running optimization stage 1 on HSOSC .......
@N: CG364 :"C:\lscc\radiant\2.2\synpbase\lib\generic\ice40up.v":611:7:611:9|Synthesizing module RGB in library work.
Running optimization stage 1 on RGB .......
@N: CG364 :"C:\lscc\radiant\2.2\synpbase\lib\generic\ice40up.v":590:7:590:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Running optimization stage 1 on rvl_jtag_int_7s_1s_0s_0s_3s_7s_7s .......
Running optimization stage 1 on rvl_decode_1s_1s .......
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 1 on pmi_ice_ram_dp_2s_1s_1s_reg_none_binary_ice40up .......
Running optimization stage 1 on rvl_te_Z1_layer0 .......
Running optimization stage 1 on rvl_tcnt_1s_3s_1_0s .......
@N: CG364 :"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v":11:7:11:24|Synthesizing module rgb_blink_la0_trig in library work.
Running optimization stage 1 on rgb_blink_la0_trig .......
Running optimization stage 1 on pmi_ice_ram_dp_1024s_10s_7s_reg_none_binary_ice40up .......
Running optimization stage 1 on pmi_ice_ram_dp_256s_8s_10s_reg_none_binary_ice40up .......
Running optimization stage 1 on pmi_ice_ram_dp_16s_4s_16s_reg_none_binary_ice40up .......
Running optimization stage 1 on rvl_tm_Z2_layer0 .......
@N: CG364 :"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v":12:7:12:19|Synthesizing module rgb_blink_la0 in library work.
Running optimization stage 1 on rgb_blink_la0 .......
Running optimization stage 1 on OBZ_B .......
Running optimization stage 1 on IB .......
Running optimization stage 1 on jtag_tap_cntl_soft .......
Running optimization stage 1 on jtag_inst_dec_soft .......
Running optimization stage 1 on jtag_logic_soft .......
Running optimization stage 1 on jtag_register_soft .......
Running optimization stage 1 on jtag_cntl_soft .......
Running optimization stage 1 on JTAG_SOFT .......
@N: CG364 :"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.
@W: CG360 :"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":17:29:17:39|Removing wire trigger_out, as there is no assignment to it.
Running optimization stage 1 on reveal_coretop .......
@N: CG364 :"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":76:7:76:15|Synthesizing module rgb_blink in library work.
@W: CS263 :"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":98:25:98:25|Port-width mismatch for port CLKHFPU. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":99:25:99:25|Port-width mismatch for port CLKHFEN. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":87:8:87:11|Object rstn is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rgb_blink .......
Running optimization stage 2 on rgb_blink .......
Running optimization stage 2 on reveal_coretop .......
Running optimization stage 2 on JTAG_SOFT .......
Running optimization stage 2 on jtag_cntl_soft .......
Running optimization stage 2 on jtag_register_soft .......
Running optimization stage 2 on jtag_logic_soft .......
Running optimization stage 2 on jtag_inst_dec_soft .......
Running optimization stage 2 on jtag_tap_cntl_soft .......
Extracted state machine for register state
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on IB .......
Running optimization stage 2 on OBZ_B .......
Running optimization stage 2 on rgb_blink_la0 .......
@N: CL159 :"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v":62:7:62:16|Input trigger_en is unused.
Running optimization stage 2 on pmi_ice_ram_dp_16s_4s_16s_reg_none_binary_ice40up .......
Running optimization stage 2 on pmi_ice_ram_dp_256s_8s_10s_reg_none_binary_ice40up .......
Running optimization stage 2 on rvl_tm_Z2_layer0 .......
Running optimization stage 2 on pmi_ice_ram_dp_1024s_10s_7s_reg_none_binary_ice40up .......
Running optimization stage 2 on rgb_blink_la0_trig .......
Running optimization stage 2 on rvl_tcnt_1s_3s_1_0s .......
Running optimization stage 2 on rvl_te_Z1_layer0 .......
Running optimization stage 2 on pmi_ice_ram_dp_2s_1s_1s_reg_none_binary_ice40up .......
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 2 on rvl_decode_1s_1s .......
Running optimization stage 2 on rvl_jtag_int_7s_1s_0s_0s_3s_7s_7s .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on RGB .......
Running optimization stage 2 on HSOSC .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 122MB peak: 134MB)


Process completed successfully.
# Sun Dec 13 00:42:06 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: WEI-WS1

Implementation : rgb_blinky_imp
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 124R, Built Sep 18 2020 09:51:45, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 00:42:06 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\synwork\rgb_blinky_rgb_blinky_imp_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 24MB peak: 24MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime

Process completed successfully.
# Sun Dec 13 00:42:06 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: WEI-WS1

Implementation : rgb_blinky_imp
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 124R, Built Sep 18 2020 09:51:45, @

@N|Running in 64-bit mode
File F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\synwork\rgb_blinky_rgb_blinky_imp_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 00:42:08 2020

###########################################################]
# Sun Dec 13 00:42:08 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: WEI-WS1

Implementation : rgb_blinky_imp
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 152R, Built Oct  5 2020 11:12:52, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\rgb_blinky_rgb_blinky_imp_scck.rpt 
See clock summary report "F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\rgb_blinky_rgb_blinky_imp_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[15:0] (in view: work.jtag_tap_cntl_soft(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 167MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 168MB peak: 168MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist rgb_blink 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 168MB peak: 168MB)



Clock Summary
******************

          Start                            Requested     Requested     Clock        Clock                   Clock
Level     Clock                            Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------
0 -       System                           200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                 
0 -       JTAG_SOFT|tck_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_1     264  
                                                                                                                 
0 -       rgb_blink|int_osc                200.0 MHz     5.000         inferred     Inferred_clkgroup_0     263  
=================================================================================================================



Clock Load Summary
***********************

                                 Clock     Source                                                                Clock Pin                                                          Non-clock Pin     Non-clock Pin                                                                            
Clock                            Load      Pin                                                                   Seq Example                                                        Seq Example       Comb Example                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                           0         -                                                                     -                                                                  -                 -                                                                                        
                                                                                                                                                                                                                                                                                               
JTAG_SOFT|tck_inferred_clock     264       rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.IB_inst2.O(IB)     rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.i_sys_rst.C     -                 rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.un1_tck.I[0](inv)
                                                                                                                                                                                                                                                                                               
rgb_blink|int_osc                263       u_HSOSC.CLKHF(HSOSC)                                                  frequency_counter_i[27:0].C                                        -                 -                                                                                        
===============================================================================================================================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 233 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 264 clock pin(s) of sequential element(s)
0 instances converted, 264 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@KP:ckid0_2       u_HSOSC.CLKHF       HSOSC                  233        frequency_counter_i[27:0]
=================================================================================================
======================================================= Gated/Generated Clocks =======================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                   
--------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       ENCRYPTED           IB                     264                    ENCRYPTED           Clock Optimization not enabled
======================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\rgb_blinky_rgb_blinky_imp.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 168MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 169MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 169MB peak: 169MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 85MB peak: 170MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Dec 13 00:42:11 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 00:42:11 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: WEI-WS1

Implementation : rgb_blinky_imp
Synopsys Lattice Technology Mapper, Version map202003lat, Build 152R, Built Oct  5 2020 11:12:52, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 129MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 129MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 162MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 166MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 175MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 179MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 181MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 182MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 182MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 202MB peak: 202MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		   -21.28ns		 773 /       440
   2		0h:00m:04s		   -16.07ns		 762 /       440
   3		0h:00m:04s		   -15.74ns		 761 /       440
   4		0h:00m:04s		   -15.74ns		 763 /       440
Timing driven replication report
Added 23 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:06s		   -13.30ns		 825 /       463
   6		0h:00m:06s		   -13.30ns		 826 /       463
   7		0h:00m:06s		   -13.30ns		 827 /       463


   8		0h:00m:07s		   -13.30ns		 832 /       463
   9		0h:00m:07s		   -13.03ns		 833 /       463
  10		0h:00m:07s		   -13.03ns		 832 /       463
@W: FX689 :"f:\whathisface\upduino-v3.0\rtl\lattice-radiant-project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":51:14:51:29|Unbuffered I/O rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0 which could cause problems in P&R 
@W: FX689 :"f:\whathisface\upduino-v3.0\rtl\lattice-radiant-project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":51:14:51:29|Unbuffered I/O rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0 which could cause problems in P&R 
@W: FX689 :"f:\whathisface\upduino-v3.0\rtl\lattice-radiant-project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":51:14:51:29|Unbuffered I/O rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0 which could cause problems in P&R 
@W: FX689 :"f:\whathisface\upduino-v3.0\rtl\lattice-radiant-project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":51:14:51:29|Unbuffered I/O rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0 which could cause problems in P&R 
@W: FX689 :"f:\whathisface\upduino-v3.0\rtl\lattice-radiant-project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":51:14:51:29|Unbuffered I/O rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0 which could cause problems in P&R 
@W: FX689 :"f:\whathisface\upduino-v3.0\rtl\lattice-radiant-project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":51:14:51:29|Unbuffered I/O rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0 which could cause problems in P&R 
@W: FX689 :"f:\whathisface\upduino-v3.0\rtl\lattice-radiant-project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":51:14:51:29|Unbuffered I/O rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0 which could cause problems in P&R 
@W: FX689 :"f:\whathisface\upduino-v3.0\rtl\lattice-radiant-project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":51:14:51:29|Unbuffered I/O rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0 which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 233MB peak: 233MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 233MB peak: 234MB)


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 204MB peak: 234MB)

Writing Analyst data base F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\synwork\rgb_blinky_rgb_blinky_imp_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 233MB peak: 234MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 234MB peak: 234MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 234MB peak: 235MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 230MB peak: 235MB)

@W: MT246 :"f:\whathisface\upduino-v3.0\rtl\lattice-radiant-project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":117:8:117:17|Blackbox RGB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"f:\whathisface\upduino-v3.0\rtl\lattice-radiant-project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v":97:10:97:16|Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock rgb_blink|int_osc with period 5.00ns. Please declare a user-defined clock on net int_osc.
@W: MT420 |Found inferred clock JTAG_SOFT|tck_inferred_clock with period 5.00ns. Please declare a user-defined clock on net rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.JTCK.


##### START OF TIMING REPORT #####[
# Timing report written on Sun Dec 13 00:42:21 2020
#


Top view:               rgb_blink
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -12.655

                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------
JTAG_SOFT|tck_inferred_clock     200.0 MHz     148.1 MHz     5.000         6.751         -1.751     inferred     Inferred_clkgroup_1
rgb_blink|int_osc                200.0 MHz     68.5 MHz      5.000         14.602        -9.602     inferred     Inferred_clkgroup_0
System                           200.0 MHz     68.1 MHz      5.000         14.674        -9.674     system       system_clkgroup    
====================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
System                        System                        |  5.000       -9.674   |  No paths    -      |  No paths    -      |  No paths    -    
System                        rgb_blink|int_osc             |  5.000       -9.809   |  No paths    -      |  No paths    -      |  No paths    -    
System                        JTAG_SOFT|tck_inferred_clock  |  5.000       -3.968   |  No paths    -      |  No paths    -      |  No paths    -    
rgb_blink|int_osc             System                        |  5.000       -12.655  |  No paths    -      |  No paths    -      |  No paths    -    
rgb_blink|int_osc             rgb_blink|int_osc             |  5.000       -9.602   |  No paths    -      |  No paths    -      |  No paths    -    
JTAG_SOFT|tck_inferred_clock  System                        |  5.000       -11.645  |  No paths    -      |  No paths    -      |  No paths    -    
JTAG_SOFT|tck_inferred_clock  JTAG_SOFT|tck_inferred_clock  |  5.000       -1.751   |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: JTAG_SOFT|tck_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                           Starting                                                                Arrival            
Instance                                                                                   Reference                        Type        Pin     Net                Time        Slack  
                                                                                           Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[0]     JTAG_SOFT|tck_inferred_clock     FD1P3DZ     Q       instruction[0]     0.796       -11.645
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[5]     JTAG_SOFT|tck_inferred_clock     FD1P3DZ     Q       instruction[5]     0.796       -11.572
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[1]     JTAG_SOFT|tck_inferred_clock     FD1P3DZ     Q       instruction[1]     0.796       -11.541
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[6]     JTAG_SOFT|tck_inferred_clock     FD1P3DZ     Q       instruction[6]     0.796       -11.541
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[2]     JTAG_SOFT|tck_inferred_clock     FD1P3DZ     Q       instruction[2]     0.796       -11.469
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[7]     JTAG_SOFT|tck_inferred_clock     FD1P3DZ     Q       instruction[7]     0.796       -11.448
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[3]     JTAG_SOFT|tck_inferred_clock     FD1P3DZ     Q       instruction[3]     0.796       -11.438
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[4]     JTAG_SOFT|tck_inferred_clock     FD1P3DZ     Q       instruction[4]     0.796       -11.345
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state[1]           JTAG_SOFT|tck_inferred_clock     FD1P3DZ     Q       state[1]           0.796       -9.540 
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state[2]           JTAG_SOFT|tck_inferred_clock     FD1P3DZ     Q       state[2]           0.796       -9.468 
======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                    Starting                                                                 Required            
Instance                                                                            Reference                        Type        Pin     Net                 Time         Slack  
                                                                                    Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.tdo_out     JTAG_SOFT|tck_inferred_clock     FD1P3DZ     D       N_19_0_i            4.845        -11.645
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.tm_crc[0]         JTAG_SOFT|tck_inferred_clock     FD1P3BZ     D       tm_crc_7_0_i[0]     4.845        -11.572
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[0]      JTAG_SOFT|tck_inferred_clock     FD1P3DZ     D       shift_reg_14[0]     4.845        -9.881 
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[1]      JTAG_SOFT|tck_inferred_clock     FD1P3DZ     D       shift_reg_14[1]     4.845        -9.881 
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[2]      JTAG_SOFT|tck_inferred_clock     FD1P3DZ     D       shift_reg_14[2]     4.845        -9.881 
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[3]      JTAG_SOFT|tck_inferred_clock     FD1P3DZ     D       shift_reg_14[3]     4.845        -9.881 
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[4]      JTAG_SOFT|tck_inferred_clock     FD1P3DZ     D       shift_reg_14[4]     4.845        -9.881 
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[5]      JTAG_SOFT|tck_inferred_clock     FD1P3DZ     D       shift_reg_14[5]     4.845        -9.881 
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[6]      JTAG_SOFT|tck_inferred_clock     FD1P3DZ     D       shift_reg_14[6]     4.845        -9.881 
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[7]      JTAG_SOFT|tck_inferred_clock     FD1P3DZ     D       shift_reg_14[7]     4.845        -9.881 
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.845

    - Propagation time:                      16.490
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.645

    Number of logic level(s):                7
    Starting point:                          rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[0] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.tdo_out / D
    The start point is clocked by            JTAG_SOFT|tck_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival      No. of    
Name                                                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[0]              FD1P3DZ     Q        Out     0.796     0.796 f      -         
instruction[0]                                                                                      Net         -        -       1.599     -            1         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m13_e_3       LUT4        A        In      -         2.395 f      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m13_e_3       LUT4        Z        Out     0.661     3.056 r      -         
m13_e_3                                                                                             Net         -        -       1.371     -            3         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_ns        LUT4        A        In      -         4.427 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_ns        LUT4        Z        Out     0.661     5.089 r      -         
N_16_0                                                                                              Net         -        -       1.371     -            3         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m21           LUT4        A        In      -         6.460 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m21           LUT4        Z        Out     0.661     7.121 r      -         
JCE2                                                                                                Net         -        -       1.371     -            11        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.jce2_RNI8QF21                     LUT4        A        In      -         8.492 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.jce2_RNI8QF21                     LUT4        Z        Out     0.661     9.154 r      -         
capture_dr                                                                                          Net         -        -       1.371     -            34        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIH1519[0]     LUT4        B        In      -         10.525 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIH1519[0]     LUT4        Z        Out     0.589     11.114 r     -         
jtdo_m_1                                                                                            Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.rd_dout_trig_RNINB86F[0]          LUT4        D        In      -         12.485 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.rd_dout_trig_RNINB86F[0]          LUT4        Z        Out     0.465     12.950 r     -         
jtdo                                                                                                Net         -        -       1.371     -            2         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.N_19_0_i      LUT4        A        In      -         14.321 r     -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.N_19_0_i      LUT4        Z        Out     0.661     14.983 r     -         
N_19_0_i                                                                                            Net         -        -       1.507     -            1         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.tdo_out                     FD1P3DZ     D        In      -         16.490 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 16.645 is 5.313(31.9%) logic and 11.332(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.845

    - Propagation time:                      16.417
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.572

    Number of logic level(s):                7
    Starting point:                          rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[5] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.tdo_out / D
    The start point is clocked by            JTAG_SOFT|tck_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival      No. of    
Name                                                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[5]              FD1P3DZ     Q        Out     0.796     0.796 r      -         
instruction[5]                                                                                      Net         -        -       1.599     -            1         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m13_e_3       LUT4        B        In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m13_e_3       LUT4        Z        Out     0.589     2.984 r      -         
m13_e_3                                                                                             Net         -        -       1.371     -            3         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_ns        LUT4        A        In      -         4.355 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_ns        LUT4        Z        Out     0.661     5.017 r      -         
N_16_0                                                                                              Net         -        -       1.371     -            3         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m21           LUT4        A        In      -         6.388 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m21           LUT4        Z        Out     0.661     7.049 r      -         
JCE2                                                                                                Net         -        -       1.371     -            11        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.jce2_RNI8QF21                     LUT4        A        In      -         8.420 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.jce2_RNI8QF21                     LUT4        Z        Out     0.661     9.082 r      -         
capture_dr                                                                                          Net         -        -       1.371     -            34        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIH1519[0]     LUT4        B        In      -         10.453 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIH1519[0]     LUT4        Z        Out     0.589     11.042 r     -         
jtdo_m_1                                                                                            Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.rd_dout_trig_RNINB86F[0]          LUT4        D        In      -         12.413 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.rd_dout_trig_RNINB86F[0]          LUT4        Z        Out     0.465     12.878 r     -         
jtdo                                                                                                Net         -        -       1.371     -            2         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.N_19_0_i      LUT4        A        In      -         14.249 r     -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.N_19_0_i      LUT4        Z        Out     0.661     14.910 r     -         
N_19_0_i                                                                                            Net         -        -       1.507     -            1         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.tdo_out                     FD1P3DZ     D        In      -         16.417 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 16.572 is 5.240(31.6%) logic and 11.332(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.845

    - Propagation time:                      16.417
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.572

    Number of logic level(s):                7
    Starting point:                          rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[0] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            JTAG_SOFT|tck_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival      No. of    
Name                                                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[0]              FD1P3DZ     Q        Out     0.796     0.796 f      -         
instruction[0]                                                                                      Net         -        -       1.599     -            1         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m13_e_3       LUT4        A        In      -         2.395 f      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m13_e_3       LUT4        Z        Out     0.661     3.056 r      -         
m13_e_3                                                                                             Net         -        -       1.371     -            3         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_ns        LUT4        A        In      -         4.427 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_ns        LUT4        Z        Out     0.661     5.089 r      -         
N_16_0                                                                                              Net         -        -       1.371     -            3         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m21           LUT4        A        In      -         6.460 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m21           LUT4        Z        Out     0.661     7.121 r      -         
JCE2                                                                                                Net         -        -       1.371     -            11        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.jce2_RNI8QF21                     LUT4        A        In      -         8.492 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.jce2_RNI8QF21                     LUT4        Z        Out     0.661     9.154 r      -         
capture_dr                                                                                          Net         -        -       1.371     -            34        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIH1519[0]     LUT4        B        In      -         10.525 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIH1519[0]     LUT4        Z        Out     0.589     11.114 r     -         
jtdo_m_1                                                                                            Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.rd_dout_trig_RNINB86F[0]          LUT4        D        In      -         12.485 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.rd_dout_trig_RNINB86F[0]          LUT4        Z        Out     0.465     12.950 r     -         
jtdo                                                                                                Net         -        -       1.371     -            2         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.tm_crc_RNO[0]                     LUT4        B        In      -         14.321 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.tm_crc_RNO[0]                     LUT4        Z        Out     0.589     14.910 r     -         
tm_crc_7_0_i[0]                                                                                     Net         -        -       1.507     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.tm_crc[0]                         FD1P3BZ     D        In      -         16.417 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 16.572 is 5.240(31.6%) logic and 11.332(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.845

    - Propagation time:                      16.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.541

    Number of logic level(s):                7
    Starting point:                          rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[1] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.tdo_out / D
    The start point is clocked by            JTAG_SOFT|tck_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival      No. of    
Name                                                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[1]              FD1P3DZ     Q        Out     0.796     0.796 f      -         
instruction[1]                                                                                      Net         -        -       1.599     -            3         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_x1        LUT4        A        In      -         2.395 f      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_x1        LUT4        Z        Out     0.661     3.056 r      -         
m15_x1                                                                                              Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_ns        LUT4        C        In      -         4.427 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_ns        LUT4        Z        Out     0.558     4.986 r      -         
N_16_0                                                                                              Net         -        -       1.371     -            3         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m21           LUT4        A        In      -         6.356 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m21           LUT4        Z        Out     0.661     7.018 r      -         
JCE2                                                                                                Net         -        -       1.371     -            11        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.jce2_RNI8QF21                     LUT4        A        In      -         8.389 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.jce2_RNI8QF21                     LUT4        Z        Out     0.661     9.050 r      -         
capture_dr                                                                                          Net         -        -       1.371     -            34        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIH1519[0]     LUT4        B        In      -         10.421 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIH1519[0]     LUT4        Z        Out     0.589     11.011 r     -         
jtdo_m_1                                                                                            Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.rd_dout_trig_RNINB86F[0]          LUT4        D        In      -         12.382 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.rd_dout_trig_RNINB86F[0]          LUT4        Z        Out     0.465     12.847 r     -         
jtdo                                                                                                Net         -        -       1.371     -            2         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.N_19_0_i      LUT4        A        In      -         14.218 r     -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.N_19_0_i      LUT4        Z        Out     0.661     14.879 r     -         
N_19_0_i                                                                                            Net         -        -       1.507     -            1         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.tdo_out                     FD1P3DZ     D        In      -         16.386 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 16.541 is 5.209(31.5%) logic and 11.332(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.845

    - Propagation time:                      16.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.541

    Number of logic level(s):                7
    Starting point:                          rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[6] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.tdo_out / D
    The start point is clocked by            JTAG_SOFT|tck_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival      No. of    
Name                                                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.instruction[6]              FD1P3DZ     Q        Out     0.796     0.796 f      -         
instruction[6]                                                                                      Net         -        -       1.599     -            1         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m13_e_3       LUT4        C        In      -         2.395 f      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m13_e_3       LUT4        Z        Out     0.558     2.953 r      -         
m13_e_3                                                                                             Net         -        -       1.371     -            3         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_ns        LUT4        A        In      -         4.324 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m15_ns        LUT4        Z        Out     0.661     4.986 r      -         
N_16_0                                                                                              Net         -        -       1.371     -            3         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m21           LUT4        A        In      -         6.356 r      -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.m21           LUT4        Z        Out     0.661     7.018 r      -         
JCE2                                                                                                Net         -        -       1.371     -            11        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.jce2_RNI8QF21                     LUT4        A        In      -         8.389 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.jce2_RNI8QF21                     LUT4        Z        Out     0.661     9.050 r      -         
capture_dr                                                                                          Net         -        -       1.371     -            34        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIH1519[0]     LUT4        B        In      -         10.421 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIH1519[0]     LUT4        Z        Out     0.589     11.011 r     -         
jtdo_m_1                                                                                            Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.rd_dout_trig_RNINB86F[0]          LUT4        D        In      -         12.382 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.rd_dout_trig_RNINB86F[0]          LUT4        Z        Out     0.465     12.847 r     -         
jtdo                                                                                                Net         -        -       1.371     -            2         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.N_19_0_i      LUT4        A        In      -         14.218 r     -         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_tap.state_ns_3_0_.N_19_0_i      LUT4        Z        Out     0.661     14.879 r     -         
N_19_0_i                                                                                            Net         -        -       1.507     -            1         
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.tdo_out                     FD1P3DZ     D        In      -         16.386 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 16.541 is 5.209(31.5%) logic and 11.332(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: rgb_blink|int_osc
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                                        Arrival            
Instance                                                                          Reference             Type        Pin     Net                   Time        Slack  
                                                                                  Clock                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_0_rep1      rgb_blink|int_osc     FD1P3DZ     Q       trig_cntr_0_rep1      0.796       -12.655
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_fast[1]     rgb_blink|int_osc     FD1P3DZ     Q       trig_cntr_fast[1]     0.796       -12.582
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_enbl_0_rep1      rgb_blink|int_osc     FD1P3DZ     Q       trig_enbl_0_rep1      0.796       -12.551
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_enbl_1_rep1      rgb_blink|int_osc     FD1P3DZ     Q       trig_enbl_1_rep1      0.796       -12.458
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_enbl_2_rep1      rgb_blink|int_osc     FD1P3DZ     Q       trig_enbl_2_rep1      0.796       -12.428
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_enbl_3_rep1      rgb_blink|int_osc     FD1P3DZ     Q       trig_enbl_3_rep1      0.796       -12.355
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_enbl_4_rep1      rgb_blink|int_osc     FD1P3DZ     Q       trig_enbl_4_rep1      0.796       -12.324
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_enbl_5_rep1      rgb_blink|int_osc     FD1P3DZ     Q       trig_enbl_5_rep1      0.796       -12.231
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_fast[2]     rgb_blink|int_osc     FD1P3DZ     Q       trig_cntr_fast[2]     0.796       -10.726
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_enbl_fast[6]     rgb_blink|int_osc     FD1P3DZ     Q       ANB3_4_fast           0.796       -10.726
=====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                            Starting                                              Required            
Instance                                                                                    Reference             Type      Pin        Net        Time         Slack  
                                                                                            Clock                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_0              rgb_blink|int_osc     PDP4K     ADW[5]     N_12_i     5.000        -12.655
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_0              rgb_blink|int_osc     PDP4K     ADW[5]     N_12_i     5.000        -12.655
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.genblk1\.tr_mem.mem_mem_0_0     rgb_blink|int_osc     PDP4K     DI[5]      N_12_i     5.000        -12.655
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.genblk1\.tr_mem.mem_mem_0_0     rgb_blink|int_osc     PDP4K     DI[5]      N_12_i     5.000        -12.655
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_1              rgb_blink|int_osc     PDP4K     ADW[5]     N_12_i     5.000        -12.655
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_1              rgb_blink|int_osc     PDP4K     ADW[5]     N_12_i     5.000        -12.655
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_0              rgb_blink|int_osc     PDP4K     ADW[7]     N_16_i     5.000        -12.417
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_0              rgb_blink|int_osc     PDP4K     ADW[7]     N_16_i     5.000        -12.417
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.genblk1\.tr_mem.mem_mem_0_0     rgb_blink|int_osc     PDP4K     DI[7]      N_16_i     5.000        -12.417
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.genblk1\.tr_mem.mem_mem_0_0     rgb_blink|int_osc     PDP4K     DI[7]      N_16_i     5.000        -12.417
======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      17.655
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.655

    Number of logic level(s):                6
    Starting point:                          rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_0_rep1 / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_0 / ADW[5]
    The start point is clocked by            rgb_blink|int_osc [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                            Pin        Pin               Arrival      No. of    
Name                                                                                          Type        Name       Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_0_rep1                  FD1P3DZ     Q          Out     0.796     0.796 r      -         
trig_cntr_0_rep1                                                                              Net         -          -       1.599     -            6         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.tm_wr_addr_i_o2_8[5]     LUT4        A          In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.tm_wr_addr_i_o2_8[5]     LUT4        Z          Out     0.661     3.056 r      -         
N_186                                                                                         Net         -          -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_x1                LUT4        B          In      -         4.427 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_x1                LUT4        Z          Out     0.589     5.017 r      -         
g0_0_5_x1                                                                                     Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_ns                LUT4        C          In      -         6.388 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_ns                LUT4        Z          Out     0.558     6.946 r      -         
N_19_i_1.g0_0_1                                                                               Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_39                    LUT4        A          In      -         8.317 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_39                    LUT4        Z          Out     0.661     8.978 r      -         
N_19_i_1.g2_2_0_0                                                                             Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_17                    LUT4        C          In      -         10.349 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_17                    LUT4        Z          Out     0.558     10.907 r     -         
N_19_i_1.g0_1_1                                                                               Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_14                    LUT4        A          In      -         12.278 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_14                    LUT4        Z          Out     0.661     12.940 r     -         
N_12_i                                                                                        Net         -          -       4.715     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_0                PDP4K       ADW[5]     In      -         17.655 r     -         
==============================================================================================================================================================
Total path delay (propagation time + setup) of 17.655 is 4.486(25.4%) logic and 13.169(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      17.655
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.655

    Number of logic level(s):                6
    Starting point:                          rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_0_rep1 / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_1 / ADW[5]
    The start point is clocked by            rgb_blink|int_osc [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                            Pin        Pin               Arrival      No. of    
Name                                                                                          Type        Name       Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_0_rep1                  FD1P3DZ     Q          Out     0.796     0.796 r      -         
trig_cntr_0_rep1                                                                              Net         -          -       1.599     -            6         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.tm_wr_addr_i_o2_8[5]     LUT4        A          In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.tm_wr_addr_i_o2_8[5]     LUT4        Z          Out     0.661     3.056 r      -         
N_186                                                                                         Net         -          -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_x1                LUT4        B          In      -         4.427 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_x1                LUT4        Z          Out     0.589     5.017 r      -         
g0_0_5_x1                                                                                     Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_ns                LUT4        C          In      -         6.388 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_ns                LUT4        Z          Out     0.558     6.946 r      -         
N_19_i_1.g0_0_1                                                                               Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_39                    LUT4        A          In      -         8.317 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_39                    LUT4        Z          Out     0.661     8.978 r      -         
N_19_i_1.g2_2_0_0                                                                             Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_17                    LUT4        C          In      -         10.349 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_17                    LUT4        Z          Out     0.558     10.907 r     -         
N_19_i_1.g0_1_1                                                                               Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_14                    LUT4        A          In      -         12.278 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_14                    LUT4        Z          Out     0.661     12.940 r     -         
N_12_i                                                                                        Net         -          -       4.715     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_1                PDP4K       ADW[5]     In      -         17.655 r     -         
==============================================================================================================================================================
Total path delay (propagation time + setup) of 17.655 is 4.486(25.4%) logic and 13.169(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      17.655
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.655

    Number of logic level(s):                6
    Starting point:                          rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_0_rep1 / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.genblk1\.tr_mem.mem_mem_0_0 / DI[5]
    The start point is clocked by            rgb_blink|int_osc [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                            Pin       Pin               Arrival      No. of    
Name                                                                                          Type        Name      Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_0_rep1                  FD1P3DZ     Q         Out     0.796     0.796 r      -         
trig_cntr_0_rep1                                                                              Net         -         -       1.599     -            6         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.tm_wr_addr_i_o2_8[5]     LUT4        A         In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.tm_wr_addr_i_o2_8[5]     LUT4        Z         Out     0.661     3.056 r      -         
N_186                                                                                         Net         -         -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_x1                LUT4        B         In      -         4.427 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_x1                LUT4        Z         Out     0.589     5.017 r      -         
g0_0_5_x1                                                                                     Net         -         -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_ns                LUT4        C         In      -         6.388 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_ns                LUT4        Z         Out     0.558     6.946 r      -         
N_19_i_1.g0_0_1                                                                               Net         -         -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_39                    LUT4        A         In      -         8.317 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_39                    LUT4        Z         Out     0.661     8.978 r      -         
N_19_i_1.g2_2_0_0                                                                             Net         -         -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_17                    LUT4        C         In      -         10.349 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_17                    LUT4        Z         Out     0.558     10.907 r     -         
N_19_i_1.g0_1_1                                                                               Net         -         -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_14                    LUT4        A         In      -         12.278 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_14                    LUT4        Z         Out     0.661     12.940 r     -         
N_12_i                                                                                        Net         -         -       4.715     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.genblk1\.tr_mem.mem_mem_0_0       PDP4K       DI[5]     In      -         17.655 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 17.655 is 4.486(25.4%) logic and 13.169(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      17.582
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.582

    Number of logic level(s):                6
    Starting point:                          rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_fast[1] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_0 / ADW[5]
    The start point is clocked by            rgb_blink|int_osc [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                            Pin        Pin               Arrival      No. of    
Name                                                                                          Type        Name       Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_fast[1]                 FD1P3DZ     Q          Out     0.796     0.796 r      -         
trig_cntr_fast[1]                                                                             Net         -          -       1.599     -            6         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.tm_wr_addr_i_o2_8[5]     LUT4        B          In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.tm_wr_addr_i_o2_8[5]     LUT4        Z          Out     0.589     2.984 r      -         
N_186                                                                                         Net         -          -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_x1                LUT4        B          In      -         4.355 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_x1                LUT4        Z          Out     0.589     4.944 r      -         
g0_0_5_x1                                                                                     Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_ns                LUT4        C          In      -         6.315 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_ns                LUT4        Z          Out     0.558     6.873 r      -         
N_19_i_1.g0_0_1                                                                               Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_39                    LUT4        A          In      -         8.244 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_39                    LUT4        Z          Out     0.661     8.906 r      -         
N_19_i_1.g2_2_0_0                                                                             Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_17                    LUT4        C          In      -         10.277 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_17                    LUT4        Z          Out     0.558     10.835 r     -         
N_19_i_1.g0_1_1                                                                               Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_14                    LUT4        A          In      -         12.206 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_14                    LUT4        Z          Out     0.661     12.867 r     -         
N_12_i                                                                                        Net         -          -       4.715     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_0                PDP4K       ADW[5]     In      -         17.582 r     -         
==============================================================================================================================================================
Total path delay (propagation time + setup) of 17.582 is 4.413(25.1%) logic and 13.169(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      17.582
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.582

    Number of logic level(s):                6
    Starting point:                          rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_fast[1] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_1 / ADW[5]
    The start point is clocked by            rgb_blink|int_osc [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                            Pin        Pin               Arrival      No. of    
Name                                                                                          Type        Name       Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.trig_cntr_fast[1]                 FD1P3DZ     Q          Out     0.796     0.796 r      -         
trig_cntr_fast[1]                                                                             Net         -          -       1.599     -            6         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.tm_wr_addr_i_o2_8[5]     LUT4        B          In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.tm_wr_addr_i_o2_8[5]     LUT4        Z          Out     0.589     2.984 r      -         
N_186                                                                                         Net         -          -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_x1                LUT4        B          In      -         4.355 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_x1                LUT4        Z          Out     0.589     4.944 r      -         
g0_0_5_x1                                                                                     Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_ns                LUT4        C          In      -         6.315 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_0_5_ns                LUT4        Z          Out     0.558     6.873 r      -         
N_19_i_1.g0_0_1                                                                               Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_39                    LUT4        A          In      -         8.244 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_39                    LUT4        Z          Out     0.661     8.906 r      -         
N_19_i_1.g2_2_0_0                                                                             Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_17                    LUT4        C          In      -         10.277 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_17                    LUT4        Z          Out     0.558     10.835 r     -         
N_19_i_1.g0_1_1                                                                               Net         -          -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_14                    LUT4        A          In      -         12.206 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.g0_14                    LUT4        Z          Out     0.661     12.867 r     -         
N_12_i                                                                                        Net         -          -       4.715     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.tr_mem.mem_mem_0_1                PDP4K       ADW[5]     In      -         17.582 r     -         
==============================================================================================================================================================
Total path delay (propagation time + setup) of 17.582 is 4.413(25.1%) logic and 13.169(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                         Arrival           
Instance                                                                            Reference     Type        Pin     Net            Time        Slack 
                                                                                    Clock                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[28]     System        FD1P3DZ     Q       addr[12]       0.796       -9.809
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[29]     System        FD1P3DZ     Q       addr[13]       0.796       -9.736
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[30]     System        FD1P3DZ     Q       addr[14]       0.796       -9.705
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[16]     System        FD1P3DZ     Q       addr[0]        0.796       -9.674
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[17]     System        FD1P3DZ     Q       addr[1]        0.796       -9.664
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[20]     System        FD1P3DZ     Q       addr[4]        0.796       -9.633
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[18]     System        FD1P3DZ     Q       addr[2]        0.796       -9.447
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.bit_cnt[2]        System        FD1P3DZ     Q       bit_cnt[2]     0.796       -9.436
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.addr_15_ner       System        FD1P3DZ     Q       addr_15        0.796       -9.385
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.bit_cnt[3]        System        FD1P3DZ     Q       bit_cnt[3]     0.796       -9.364
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                    Starting                                                      Required           
Instance                                                                            Reference     Type        Pin     Net                         Time         Slack 
                                                                                    Clock                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[3]           System        FD1P3DZ     D       rd_dout_tm_15_0_iv_i[3]     4.845        -9.809
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[4]           System        FD1P3DZ     D       N_88                        4.845        -9.809
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[8]           System        FD1P3DZ     D       N_84                        4.845        -9.736
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[0]      System        FD1P3DZ     D       shift_reg_14[0]             4.845        -9.674
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[1]      System        FD1P3DZ     D       shift_reg_14[1]             4.845        -9.674
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[2]      System        FD1P3DZ     D       shift_reg_14[2]             4.845        -9.674
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[7]           System        FD1P3DZ     D       N_86                        4.845        -9.664
rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.tdo_out     System        FD1P3DZ     D       N_19_0_i                    4.845        -9.664
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[5]           System        FD1P3DZ     D       N_70                        4.845        -9.643
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[0]           System        FD1P3DZ     D       N_90_i                      4.845        -9.633
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      14.654
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -9.809

    Number of logic level(s):                6
    Starting point:                          rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[28] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[3] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            rgb_blink|int_osc [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival      No. of    
Name                                                                                                   Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[28]                        FD1P3DZ     Q        Out     0.796     0.796 r      -         
addr[12]                                                                                               Net         -        -       1.599     -            11        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.un1_addr_2                        LUT4        A        In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.un1_addr_2                        LUT4        Z        Out     0.661     3.056 r      -         
N_740                                                                                                  Net         -        -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_7[8]      LUT4        B        In      -         4.427 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_7[8]      LUT4        Z        Out     0.589     5.017 r      -         
N_471                                                                                                  Net         -        -       1.371     -            8         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_a2_11[3]     LUT4        A        In      -         6.388 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_a2_11[3]     LUT4        Z        Out     0.661     7.049 r      -         
N_583                                                                                                  Net         -        -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_0[3]         LUT4        A        In      -         8.420 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_0[3]         LUT4        Z        Out     0.661     9.082 r      -         
N_19_i_1.rd_dout_tm_15_0_iv_i_0[3]                                                                     Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_2[3]         LUT4        A        In      -         10.453 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_2[3]         LUT4        Z        Out     0.661     11.114 r     -         
N_19_i_1.rd_dout_tm_15_0_iv_i_2[3]                                                                     Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i[3]           LUT4        A        In      -         12.485 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i[3]           LUT4        Z        Out     0.661     13.147 r     -         
rd_dout_tm_15_0_iv_i[3]                                                                                Net         -        -       1.507     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[3]                              FD1P3DZ     D        In      -         14.654 r     -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 14.809 is 4.848(32.7%) logic and 9.961(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      14.654
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -9.809

    Number of logic level(s):                6
    Starting point:                          rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[28] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[4] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            rgb_blink|int_osc [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival      No. of    
Name                                                                                                   Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[28]                        FD1P3DZ     Q        Out     0.796     0.796 r      -         
addr[12]                                                                                               Net         -        -       1.599     -            11        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.un1_addr_2                        LUT4        A        In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.un1_addr_2                        LUT4        Z        Out     0.661     3.056 r      -         
N_740                                                                                                  Net         -        -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_7[8]      LUT4        B        In      -         4.427 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_7[8]      LUT4        Z        Out     0.589     5.017 r      -         
N_471                                                                                                  Net         -        -       1.371     -            8         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_a2_11[3]     LUT4        A        In      -         6.388 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_a2_11[3]     LUT4        Z        Out     0.661     7.049 r      -         
N_583                                                                                                  Net         -        -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_0[4]         LUT4        A        In      -         8.420 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_0[4]         LUT4        Z        Out     0.661     9.082 r      -         
N_19_i_1.rd_dout_tm_15_0_iv_i_0[4]                                                                     Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_2[4]         LUT4        A        In      -         10.453 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_2[4]         LUT4        Z        Out     0.661     11.114 r     -         
N_19_i_1.rd_dout_tm_15_0_iv_i_2[4]                                                                     Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i[4]           LUT4        A        In      -         12.485 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i[4]           LUT4        Z        Out     0.661     13.147 r     -         
N_88                                                                                                   Net         -        -       1.507     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[4]                              FD1P3DZ     D        In      -         14.654 r     -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 14.809 is 4.848(32.7%) logic and 9.961(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      14.581
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -9.736

    Number of logic level(s):                6
    Starting point:                          rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[29] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[3] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            rgb_blink|int_osc [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival      No. of    
Name                                                                                                   Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[29]                        FD1P3DZ     Q        Out     0.796     0.796 r      -         
addr[13]                                                                                               Net         -        -       1.599     -            11        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.un1_addr_2                        LUT4        B        In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.un1_addr_2                        LUT4        Z        Out     0.589     2.984 r      -         
N_740                                                                                                  Net         -        -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_7[8]      LUT4        B        In      -         4.355 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_7[8]      LUT4        Z        Out     0.589     4.944 r      -         
N_471                                                                                                  Net         -        -       1.371     -            8         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_a2_11[3]     LUT4        A        In      -         6.315 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_a2_11[3]     LUT4        Z        Out     0.661     6.977 r      -         
N_583                                                                                                  Net         -        -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_0[3]         LUT4        A        In      -         8.348 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_0[3]         LUT4        Z        Out     0.661     9.009 r      -         
N_19_i_1.rd_dout_tm_15_0_iv_i_0[3]                                                                     Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_2[3]         LUT4        A        In      -         10.380 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i_2[3]         LUT4        Z        Out     0.661     11.042 r     -         
N_19_i_1.rd_dout_tm_15_0_iv_i_2[3]                                                                     Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i[3]           LUT4        A        In      -         12.413 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_0_iv_i[3]           LUT4        Z        Out     0.661     13.074 r     -         
rd_dout_tm_15_0_iv_i[3]                                                                                Net         -        -       1.507     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[3]                              FD1P3DZ     D        In      -         14.581 r     -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 14.736 is 4.775(32.4%) logic and 9.961(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      14.581
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -9.736

    Number of logic level(s):                6
    Starting point:                          rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[28] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[8] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            rgb_blink|int_osc [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival      No. of    
Name                                                                                                   Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[28]                        FD1P3DZ     Q        Out     0.796     0.796 r      -         
addr[12]                                                                                               Net         -        -       1.599     -            11        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.un1_addr_2                        LUT4        A        In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.un1_addr_2                        LUT4        Z        Out     0.661     3.056 r      -         
N_740                                                                                                  Net         -        -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_8[5]      LUT4        B        In      -         4.427 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_8[5]      LUT4        Z        Out     0.589     5.017 r      -         
N_474                                                                                                  Net         -        -       1.371     -            7         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_11[5]     LUT4        A        In      -         6.388 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_11[5]     LUT4        Z        Out     0.661     7.049 r      -         
N_503                                                                                                  Net         -        -       1.371     -            7         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_3[8]         LUT4        A        In      -         8.420 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_3[8]         LUT4        Z        Out     0.661     9.082 r      -         
N_19_i_1.rd_dout_tm_15_1_iv_i_3[8]                                                                     Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_5[8]         LUT4        B        In      -         10.453 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_5[8]         LUT4        Z        Out     0.589     11.042 r     -         
N_19_i_1.rd_dout_tm_15_1_iv_i_5[8]                                                                     Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i[8]           LUT4        A        In      -         12.413 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i[8]           LUT4        Z        Out     0.661     13.074 r     -         
N_84                                                                                                   Net         -        -       1.507     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[8]                              FD1P3DZ     D        In      -         14.581 r     -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 14.736 is 4.775(32.4%) logic and 9.961(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      14.581
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -9.736

    Number of logic level(s):                6
    Starting point:                          rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[28] / Q
    Ending point:                            rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[8] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            rgb_blink|int_osc [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                    Pin      Pin               Arrival      No. of    
Name                                                                                                  Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.jtag_int_u.shift_reg[28]                       FD1P3DZ     Q        Out     0.796     0.796 r      -         
addr[12]                                                                                              Net         -        -       1.599     -            11        
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.un1_addr_2                       LUT4        A        In      -         2.395 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.un1_addr_2                       LUT4        Z        Out     0.661     3.056 r      -         
N_740                                                                                                 Net         -        -       1.371     -            4         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_7[8]     LUT4        B        In      -         4.427 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_7[8]     LUT4        Z        Out     0.589     5.017 r      -         
N_471                                                                                                 Net         -        -       1.371     -            8         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_1[8]     LUT4        A        In      -         6.388 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_a2_1[8]     LUT4        Z        Out     0.661     7.049 r      -         
N_699                                                                                                 Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_1[8]        LUT4        B        In      -         8.420 r      -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_1[8]        LUT4        Z        Out     0.589     9.009 r      -         
N_19_i_1.rd_dout_tm_15_1_iv_i_1[8]                                                                    Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_5[8]        LUT4        A        In      -         10.380 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i_5[8]        LUT4        Z        Out     0.661     11.042 r     -         
N_19_i_1.rd_dout_tm_15_1_iv_i_5[8]                                                                    Net         -        -       1.371     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i[8]          LUT4        A        In      -         12.413 r     -         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.N_19_i_1.rd_dout_tm_15_1_iv_i[8]          LUT4        Z        Out     0.661     13.074 r     -         
N_84                                                                                                  Net         -        -       1.507     -            1         
rgb_blink_reveal_coretop_instance.rgb_blink_la0_inst_0.tm_u.rd_dout_tm[8]                             FD1P3DZ     D        In      -         14.581 r     -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 14.736 is 4.775(32.4%) logic and 9.961(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 230MB peak: 235MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 230MB peak: 235MB)

---------------------------------------
Resource Usage Report for rgb_blink 

Mapping to part: ice40up5ksg48-6
Cell usage:
CCU2_B          62 uses
FD1P3BZ         32 uses
FD1P3DZ         431 uses
GND             3 uses
HSOSC           1 use
INV             4 uses
PDP4K           5 uses
RGB             1 use
VCC             3 uses
LUT4            672 uses

I/O ports: 7
I/O primitives: 4
IB             3 uses
OBZ_B          1 use

I/O Register bits:                  0
Register bits not including I/Os:   463 of 5280 (8%)

RAM/ROM usage summary
Block Rams : 5 of 30 (16%)

Total load per clock:
   rgb_blink|int_osc: 256
   JTAG_SOFT|tck_inferred_clock: 27

@S |Mapping Summary:
Total  LUTs: 672 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 672 = 672 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 72MB peak: 235MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Sun Dec 13 00:42:22 2020

###########################################################]
