- status: 0 - openlane design prep
  runtime_s: 1.7
  runtime_ts: 0h0m1s700ms
- status: 1 - synthesis - yosys
  runtime_s: 29.21
  runtime_ts: 0h0m29s210ms
- status: 2 - sta - openroad
  runtime_s: 3.04
  runtime_ts: 0h0m3s40ms
- status: 3 - sta - openroad
  runtime_s: 2.72
  runtime_ts: 0h0m2s719ms
- status: 4 - floorplan initialization - openroad
  runtime_s: 0.93
  runtime_ts: 0h0m0s934ms
- status: 5 - ioplace - openroad
  runtime_s: 0.46
  runtime_ts: 0h0m0s457ms
- status: 6 - tap/decap insertion - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s558ms
- status: 7 - pdn generation - openroad
  runtime_s: 4.29
  runtime_ts: 0h0m4s288ms
- status: 8 - global placement - openroad
  runtime_s: 108.5
  runtime_ts: 0h1m48s504ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 10.9
  runtime_ts: 0h0m10s896ms
- status: 10 - write verilog - openroad
  runtime_s: 0.61
  runtime_ts: 0h0m0s607ms
- status: 11 - detailed placement - openroad
  runtime_s: 1.11
  runtime_ts: 0h0m1s112ms
