
@Article{	  10.1109/ipdps.2013.115,
  author	= {Ian Karlin and Abhinav Bhatele and Jeff Keasler and
		  Bradford L. Chamberlain and Jonathan Cohen and Zachary
		  Devito and Riyaz Haque and Dan Laney and Edward Luke and
		  Felix Wang and David Richards and Martin Schulz and Charles
		  H. Still},
  title		= {Exploring Traditional and Emerging Parallel Programming
		  Models Using a Proxy Application},
  journal	= {In IPDPS},
  volume	= {0},
  issn		= {1530-2075},
  year		= {2013},
  pages		= {919-932},
  doi		= {http://doi.ieeecomputersociety.org/10.1109/IPDPS.2013.115},
  NOpublisher	= {IEEE Computer Society},
  NOaddress	= {Los Alamitos, CA, USA}
}

@Article{	  1046081,
  author	= {Tschanz, J.W. and Kao, J.T. and Narendra, S.G. and Nair,
		  R. and Antoniadis, D.A. and Chandrakasan, A.P. and De, V.},
  journal	= {Solid-State Circuits, IEEE Journal of},
  title		= {Adaptive body bias for reducing impacts of die-to-die and
		  within-die parameter variations on microprocessor frequency
		  and leakage},
  year		= {2002},
  volume	= {37},
  number	= {11},
  pages		= {1396-1402},
  keywords	= {CMOS digital integrated circuits;VLSI;compensation;leakage
		  currents;low-power electronics;microprocessor chips;150
		  nm;CMOS digital ICs;bidirectional adaptive body bias;bin
		  split improvement;compensation;die acceptance rate;die
		  frequency;die-to-die parameter variations;low-power
		  circuits;microprocessor frequency;microprocessor
		  leakage;optimum nMOS body bias voltage;optimum pMOS body
		  bias voltage;power constraint;within-die parameter
		  variations;CMOS digital integrated
		  circuits;Clocks;Costs;Energy consumption;Frequency
		  measurement;MOS devices;Microprocessors;Process
		  design;Testing;Voltage},
  doi		= {10.1109/JSSC.2002.803949},
  issn		= {0018-9200},
  month		= {Nov}
}

@InProceedings{	  1382598,
  author	= {Samaan, S.B.},
  booktitle	= {International Conference On Computer Aided Design},
  series	= {ICCAD'04},
  title		= {The impact of device parameter variations on the frequency
		  and performance of {VLSI} chips},
  year		= {2004},
  pages		= {343-346},
  keywords	= {VLSI;frequency response;network analysis;VLSI
		  chips;complex chips;device parameter
		  variations;distance-correlated within-die process
		  variations;functional block dimensions;maximum operating
		  frequency shift;random variations;shrinking clock
		  cycles;speed-setting path;transistor
		  parameters;uncorrelated variations;Clocks;Delay
		  effects;Frequency estimation;Integrated circuit
		  interconnections;Leg;Resource description
		  framework;Temperature distribution;Timing;Transistors;Very
		  large scale integration},
  doi		= {10.1109/ICCAD.2004.1382598},
  issn		= {1092-3152},
  month		= {Nov}
}

@InProceedings{	  4090178,
  author	= {Fatahalian, K. and Knight, T.J. and Houston, M. and Erez,
		  M. and Horn, D.R. and Leem, L. and Park, J.Y. and Ren, M.
		  and Aiken, A and Dally, W.J. and Hanrahan, P.},
  booktitle	= {SC},
  title		= {Sequoia: Programming the Memory Hierarchy},
  year		= {2006},
  month		= {Nov},
  pages		= {4-4},
  keywords	= {distributed memory systems;high level languages;program
		  compilers;Sequoia programming language;cell processor-based
		  blade system;compiler;distributed memory cluster;parallel
		  programming system;runtime system;Blades;Computer
		  languages;Disaster management;Memory
		  management;Microprocessors;Parallel machines;Parallel
		  programming;Permission;Program processors;Programming
		  profession},
  doi		= {10.1109/SC.2006.55}
}

@InProceedings{	  4919634,
  author	= {Bin Lin and Mallik, Arindam and Dinda, P. and Memik, G.
		  and Dick, R.},
  booktitle	= {The 2019 IEEE International Symposium on Performance Analysis of Systems and Software},
  series	= {ISPASS'09},
  title		= {User- and process-driven dynamic voltage and frequency
		  scaling},
  year		= {2009},
  pages		= {11-22},
  keywords	= {encoding;power aware computing;program
		  processors;CPU;DVFS;direct user feedback;dynamic voltage-
		  frequency scaling;encoding;power management;power reduction
		  techniques;process-driven voltage
		  scaling;processors;user-driven frequency
		  scaling;workload;Dynamic voltage scaling;Energy
		  consumption;Energy
		  management;Feedback;Frequency;Kernel;Manufacturing
		  processes;Power measurement;Stability;Temperature},
  doi		= {10.1109/ISPASS.2009.4919634},
  month		= {April}
}

@InProceedings{	  5336210,
  author	= {Acosta, C. and Cazorla, F.J. and Ramirez, A. and Valero,
		  M.},
  booktitle	= {Computer Architecture and High Performance Computing,
		  2009. SBAC-PAD '09. 21st International Symposium on},
  title		= {Thread to Core Assignment in SMT On-Chip Multiprocessors},
  year		= {2009},
  month		= {Oct},
  pages		= {67-74},
  keywords	= {multi-threading;multiprocessing systems;performance
		  evaluation;SMT;instruction fetch policy;on-chip
		  multiprocessors;simultaneous multithreading
		  processors;state-of-the-art;system performance;system
		  throughput;thread to core assignment;throughput-oriented
		  TCA algorithm;workload characteristics;Surface-mount
		  technology;Yarn;CMP;SMT;scheduling},
  doi		= {10.1109/SBAC-PAD.2009.13},
  issn		= {1550-6533}
}

@InProceedings{	  5599091,
  author	= {Lichen Weng and Chen Liu},
  booktitle	= {Parallel Processing Workshops (ICPPW), 2010 39th
		  International Conference on},
  title		= {On Better Performance from Scheduling Threads According to
		  Resource Demands in MMMP},
  year		= {2010},
  month		= {Sept},
  pages		= {339-345},
  keywords	= {microprocessor chips;multi-threading;processor
		  scheduling;CPImem;L2 cache miss rate;MMMP;cycle per
		  instruction spent on memory;distributed
		  resources;mix-scheduling policy;multicore multithreading
		  microprocessor;private caches;reference policy
		  mono-scheduling;resource sharing;simultaneous
		  multithreading architecture;thread scheduling;Benchmark
		  testing;Computer architecture;Instruction sets;Message
		  systems;Processor scheduling;Resource
		  management;Throughput},
  doi		= {10.1109/ICPPW.2010.53},
  issn		= {1530-2016}
}

@InProceedings{	  5999809,
  author	= {Etinski, M. and Corbalan, J. and Labarta, J. and Valero,
		  M.},
  booktitle	= {High Performance Computing \& Simulations},
  series	= {HPCS'11},
  title		= {Linear programming based parallel job scheduling for power
		  constrained systems},
  year		= {2011},
  pages		= {72-80},
  keywords	= {integer programming;linear programming;parallel
		  processing;power aware computing;processor
		  scheduling;MaxJobPerf;dynamic voltage frequency
		  scaling;high performance computing;integer linear
		  programming;job performance metrics;optimization
		  problem;parallel job scheduling;parallel workload
		  scheduling;power budgeting approach;power constrained
		  system;processor power consumption;Optimization;Power
		  demand;Processor scheduling;Program
		  processors;Runtime;Scheduling;Time frequency analysis;CPU
		  power consumption;parallel job scheduling;power budget},
  doi		= {10.1109/HPCSim.2011.5999809},
  month		= {July}
}

@Article{	  6099829,
  author	= {Judit Planas and Rosa M. Badia and Eduard Ayguadé and
		  Jesús Labarta},
  title		= {{Hierarchical Task-Based Programming With StarSs}},
  journal	= {International Journal on High Performance Computing Applications},
  volume	= {23},
  year		= {2009},
  pages		= {284--299},
  issue		= {3},
  doi		= {10.1177/1094342009106195},
  masid		= {6099829}
}

@InProceedings{	  61401478,
  author	= {John D. Davis and Suzanne Rivoire and Moises Goldszmidt
		  and Ehsan K. Ardestani},
  title		= {{Accounting for Variability in Large-Scale Cluster Power
		  Models}},
  booktitle	= {Exascale Evaluation and Research Techniques Workshop},
  series	= {EXERT'11},
  year		= {2011}
}

@InProceedings{	  6404154,
  author	= {Andersch, M. and Chi Ching Chi and Juurlink, B.},
  booktitle	= {Embedded Computer Systems (SAMOS), 2012 International
		  Conference on},
  keywords	= {C++ language;embedded systems;parallel programming;C-C++
		  language;HPC workload;OpenMP Superscalar;consumer
		  application;embedded application;high performance
		  computing;parallel H.264 decoding;parallel
		  application;parallel programming
		  model;parallelization;pragma-based programming;thread-based
		  programming model;Benchmark
		  testing;Decoding;Entropy;Kernel;Parallel
		  processing;Parallel programming},
  month		= {July},
  pages		= {23-32},
  title		= {Using OpenMP superscalar for parallelization of embedded
		  and consumer applications},
  year		= {2012},
  bdsk-url-1	= {http://dx.doi.org/10.1109/SAMOS.2012.6404154}
}

@Article{	  915379,
  author	= {Harriott, Lloyd R.},
  journal	= {Proceedings of the IEEE},
  title		= {Limits of lithography},
  year		= {2001},
  volume	= {89},
  number	= {3},
  pages		= {366-374},
  keywords	= {integrated circuit manufacture;integrated circuit
		  technology;lithography;nanotechnology;EUV lithography;IC
		  technology;Si wafer;UV lithography;direct write E-beam
		  lithography;economics;electron projection
		  lithography;integrated circuit technology;lithography
		  technology limitations;optical lithography;ownership
		  costs;semiconductor technology;Cost function;Driver
		  circuits;Economic forecasting;Electronics industry;Fuel
		  economy;Integrated circuit
		  technology;Lenses;Lithography;Printing;Silicon},
  doi		= {10.1109/5.915379},
  issn		= {0018-9219},
  month		= {Mar}
}

@InProceedings{	  adcock:iwomp2013,
  author	= {Adcock, Aaron B. and Sullivan, Blair D. and Hernandez,
		  Oscar R. and Mahoney, Michael W.},
  booktitle	= {IWOMP},
  editor	= {Rendell, Alistair P. and Chapman, Barbara M. and Müller,
		  Matthias S.},
  isbn		= {978-3-642-40697-3},
  keywords	= {dblp},
  pages		= {71-83},
  NOpublisher	= {Springer},
  series	= {Lecture Notices in Computer Science},
  title		= {Evaluating OpenMP Tasking at Scale for the Computation of
		  Graph Hyperbolicity.},
  volume	= 8122,
  year		= 2013,
  url		= {http://dx.doi.org/10.1007/978-3-642-40698-0_6},
  doi		= {10.1007/978-3-642-40698-0_6}
}

@InCollection{	  antonopoulos2005,
  year		= {2005},
  isbn		= {978-3-540-24129-4},
  booktitle	= {High Performance Computing - HiPC 2004},
  volume	= {3296},
  series	= {Lecture Notices in Computer Science},
  editor	= {Bougé, Luc and Prasanna, ViktorK.},
  doi		= {10.1007/978-3-540-30474-6_33},
  title		= {Realistic Workload Scheduling Policies for Taming the
		  Memory Bandwidth Bottleneck of SMPs},
  url		= {http://dx.doi.org/10.1007/978-3-540-30474-6_33},
  NOpublisher	= {Springer Berlin Heidelberg},
  author	= {Antonopoulos, ChristosD. and Nikolopoulos, DimitriosS. and
		  Papatheodorou, TheodoreS.},
  pages		= {286-296},
  language	= {English}
}

@inproceedings{Appeltauer:2009:CCP:1562112.1562118,
 author = {Appeltauer, Malte and Hirschfeld, Robert and Haupt, Michael and Lincke, Jens and Perscheid, Michael},
 title = {A Comparison of Context-oriented Programming Languages},
 booktitle = {International Workshop on Context-Oriented Programming},
 series = {COP '09},
 year = {2009},
 isbn = {978-1-60558-538-3},
 location = {Genova, Italy},
 pages = {6:1--6:6},
 articleno = {6},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1562112.1562118},
 doi = {10.1145/1562112.1562118},
 acmid = {1562118},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {context-oriented programming, language comparison},
} 

@InProceedings{	  ashby2010,
  author	= {S. Ashby and, P. Beckman and J. Chen and P. Colella and B.
		  Collins and D. Crawford and J. Dongarra and D. Kothe and R.
		  Lusk and P. Messina and T. Mezzacappa and P. Moin and M.
		  Norman and R. Rosner and V. Sarkar and A. Siegel and F.
		  Streitz and A. White and M. Wright},
  title		= {The Opportunities and Challenges of Exascale Computing},
  year		= {2010},
  series	= {DOE Technical Report}
}

@InProceedings{10.1007/978-3-540-85261-2_5,
author="Ayguad{\'e}, Eduard
and Duran, Alejandro
and Hoeflinger, Jay
and Massaioli, Federico
and Teruel, Xavier",
editor="Adve, Vikram
and Garzar{\'a}n, Mar{\'i}a Jes{\'u}s
and Petersen, Paul",
title="An Experimental Evaluation of the New OpenMP Tasking Model",
booktitle="Languages and Compilers for Parallel Computing",
series="LCPC'08",
year="2008",
NOpublisher="Springer Berlin Heidelberg",
Noaddress="Berlin, Heidelberg",
pages="63--77",
isbn="978-3-540-85261-2"
}


@Article{	  ayguade:2009:dot:1512157.1512430,
  author	= {Ayguad{\'e}, Eduard and Copty, Nawal and Duran, Alejandro
		  and Hoeflinger, Jay and Lin, Yuan and Massaioli, Federico
		  and Teruel, Xavier and Unnikrishnan, Priya and Zhang,
		  Guansong},
  title		= {The Design of {OpenMP} Tasks},
  journal	= {IEEE Transactions on Parallel and Distributed Systems},
  issue_date	= {March 2009},
  volume	= {20},
  number	= {3},
  month		= mar,
  year		= {2009},
  issn		= {1045-9219},
  pages		= {404--418},
  numpages	= {15},
  url		= {http://dx.doi.org/10.1109/TPDS.2008.105},
  doi		= {10.1109/TPDS.2008.105},
  acmid		= {1512430},
  NOpublisher	= {IEEE Press},
  @NOaddress	= {Piscataway, NJ, USA},
  keywords	= {Concurrent, Concurrent Programming, Concurrent programming
		  structures, Concurrent, distributed, and parallel
		  languages, Concurrent Programming, Concurrent programming
		  structures, and parallel languages, distributed}
}

@Article{	  ayguade:tpds2009,
  author	= {Ayguad{\'e}, Eduard and Copty, Nawal and Duran, Alejandro
		  and Hoeflinger, Jay and Lin, Yuan and Massaioli, Federico
		  and Teruel, Xavier and Unnikrishnan, Priya and Zhang,
		  Guansong},
  title		= {The Design of {OpenMP} Tasks},
  journal	= {IEEE Transactions on Parallel Distributed Systems},
  issue_date	= {March 2009},
  volume	= {20},
  number	= {3},
  month		= mar,
  year		= {2009},
  issn		= {1045-9219},
  pages		= {404--418},
  numpages	= {15},
  doi		= {10.1109/TPDS.2008.105},
  acmid		= {1512430},
  NOpublisher	= {IEEE Press},
  NOaddress	= {Piscataway, NJ, USA},
  keywords	= {Concurrent, Concurrent Programming, Concurrent programming
		  structures, Concurrent, distributed, and parallel
		  languages, Concurrent Programming, Concurrent programming
		  structures, and parallel languages, distributed}
}


@inproceedings{Bailey:2015:FLP:2807591.2807637,
 author = {Bailey, Peter E. and Marathe, Aniruddha and Lowenthal, David K. and Rountree, Barry and Schulz, Martin},
 title = {Finding the Limits of Power-constrained Application Performance},
 booktitle = {Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
 series = {SC '15},
 year = {2015},
 isbn = {978-1-4503-3723-6},
 location = {Austin, Texas},
 pages = {79:1--79:12},
 articleno = {79},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2807591.2807637},
 doi = {10.1145/2807591.2807637},
 acmid = {2807637},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
} 

@Book{		  banerjee:1994:pav:185340,
  author	= {Banerjee, Prithviraj},
  title		= {Parallel Algorithms for VLSI Computer-aided Design},
  year		= {1994},
  NOpublisher	= {Prentice-Hall, Inc.},
  isbn		= {0-13-015835-6}
}

@INPROCEEDINGS{bellens:sc2006,
author={P. Bellens and J. M. Perez and R. M. Badia and J. Labarta},
booktitle={Proceedings of the 2006 ACM/IEEE Conference on Supercomputing},
series={SC'06},
title={{CellSs}: a Programming Model for the Cell BE Architecture},
year={2006},
volume={},
number={},
pages={5-5},
keywords={data handling;parallel programming;processor scheduling;program compilers;programming model;Cell superscalar broadband engine architecture;data handling;heterogeneous architecture;locality-aware task scheduling;data transfer;parallel architecture;Process design;Buildings;Parallel processing;Streaming media;Memory management;Program processors;Runtime library;Processor scheduling;Yarn;Engines},
doi={10.1109/SC.2006.17},
ISSN={},
month={Nov},}

@Misc{		  berkleyupc,
  key		= {UPC},
  title		= {Berkeley {UPC}},
  howpublished	= {\url{http://upc.lbl.gov/}}
}

@InProceedings{	  bienia2008,
  author	= {Bienia, Christian and Kumar, Sanjeev and Singh, Jaswinder
		  Pal and Li, Kai},
  title		= {The {PARSEC} Benchmark Suite: Characterization and
		  Architectural Implications},
  booktitle	= {PACT},
  year		= {2008},
  isbn		= {978-1-60558-282-5},
  location	= {Toronto, Ontario, Canada},
  pages		= {72--81},
  numpages	= {10},
  doi		= {10.1145/1454115.1454128},
  acmid		= {1454128}
}


@PhDThesis{	  bienia:phd2011,
  author	= {Christian Bienia},
  title		= {Benchmarking Modern Multiprocessors},
  school	= {Princeton University},
  year		= {2011},
  month		= {January}
}

@Article{	  binkert:2011:gs:2024716.2024718,
  author	= {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel
		  and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava
		  and Hestness, Joel and Hower, Derek R. and Krishna, Tushar
		  and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey
		  and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and
		  Wood, David A.},
  title		= {The Gem5 Simulator},
  journal	= {SIGARCH Computer Architecture News},
  issue_date	= {May 2011},
  volume	= {39},
  number	= {2},
  month		= aug,
  year		= {2011},
  issn		= {0163-5964},
  pages		= {1--7},
  numpages	= {7},
  doi		= {10.1145/2024716.2024718},
  acmid		= {2024718},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA}
}

@inproceedings{Blumofe1995,
 author = {Blumofe, Robert D. and Joerg, Christopher F. and Kuszmaul, Bradley C. and Leiserson, Charles E. and Randall, Keith H. and Zhou, Yuli},
 title = {Cilk: An Efficient Multithreaded Runtime System},
 booktitle = {Proceedings of the Fifth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming},
 series = {PPOPP '95},
 year = {1995},
 isbn = {0-89791-700-6},
 location = {Santa Barbara, California, USA},
 pages = {207--216},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/209936.209958},
 doi = {10.1145/209936.209958},
 acmid = {209958},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
} 

@Article{	  blumofe1999,
  author	= {Blumofe, Robert D. and Leiserson, Charles E.},
  title		= {Scheduling Multithreaded Computations by Work Stealing},
  journal	= {J. ACM},
  issue_date	= {Sept. 1999},
  volume	= {46},
  number	= {5},
  month		= sep,
  year		= {1999},
  issn		= {0004-5411},
  pages		= {720--748},
  numpages	= {29},
  doi		= {10.1145/324133.324234},
  acmid		= {324234},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {critical-path length, multiprocessor, multithreading,
		  randomized algorithm, thread scheduling, work stealing}
}


@inproceedings{Borkar:2003:PVI:775832.775920,
 author = {Borkar, Shekhar and Karnik, Tanay and Narendra, Siva and Tschanz, Jim and Keshavarzi, Ali and De, Vivek},
 title = {Parameter Variations and Impact on Circuits and Microarchitecture},
 booktitle = {Proceedings of the 40th Annual Design Automation Conference},
 series = {DAC '03},
 year = {2003},
 isbn = {1-58113-688-9},
 location = {Anaheim, CA, USA},
 pages = {338--342},
 numpages = {5},
 url = {http://doi.acm.org/10.1145/775832.775920},
 doi = {10.1145/775832.775920},
 acmid = {775920},
 publisher = {ACM},
 NOaddress = {New York, NY, USA},
 NOkeywords = {body bias, high performance deisgn, parameter variation},
} 

@inproceedings{Bueno:2013:IOS:2464996.2465017,
 author = {Bueno, Javier and Martorell, Xavier and Badia, Rosa M. and Ayguad{\'e}, Eduard and Labarta, Jes\'{u}s},
 title = {Implementing OmpSs Support for Regions of Data in Architectures with Multiple Address Spaces},
 booktitle = {Proceedings of the 27th International ACM Conference on International Conference on Supercomputing},
 series = {ICS '13},
 year = {2013},
 isbn = {978-1-4503-2130-3},
 location = {Eugene, Oregon, USA},
 pages = {359--368},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2464996.2465017},
 doi = {10.1145/2464996.2465017},
 acmid = {2465017},
 publisher = {ACM},
 NOaddress = {New York, NY, USA},
 NOkeywords = {cluster programming, non-contiguous memory access, openmp, run-time environments},
}

@Article{	  burger:1996:mbl:232974.232983,
  author	= {Burger, Doug and Goodman, James R. and K\"{a}gi, Alain},
  title		= {Memory Bandwidth Limitations of Future Microprocessors},
  journal	= {SIGARCH Computer Architecture News},
  issue_date	= {May 1996},
  volume	= {24},
  number	= {2},
  month		= may,
  year		= {1996},
  issn		= {0163-5964},
  pages		= {78--89},
  numpages	= {12},
  doi		= {10.1145/232974.232983},
  acmid		= {232983},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA}
}

@Book{		  butenhof:1997:ppt:263953,
  author	= {Butenhof, David R.},
  title		= {Programming with POSIX Threads},
  year		= {1997},
  isbn		= {0-201-63392-2},
  NOpublisher	= {Addison-Wesley Longman Publishing Co., Inc.}
}

@Article{	  casas2010,
  author	= {Casas, Marc and Badia, Rosa M. and Labarta, Jes\'{u}s},
  title		= {Automatic Phase Detection and Structure Extraction of {MPI}
		  Applications},
  journal	= {International Journal on High Performance Computing Applications},
  issue_date	= {August 2010},
  volume	= {24},
  number	= {3},
  month		= aug,
  year		= {2010},
  issn		= {1094-3420},
  pages		= {335--360},
  numpages	= {26},
  doi		= {10.1177/1094342009360039},
  acmid		= {1839645},
  NOpublisher	= {Sage Publications, Inc.},
  NOaddress	= {Thousand Oaks, CA, USA},
  keywords	= {message passing interface (MPI), performance analysis,
		  signal processing, spectral analysis}
}

@InBook{Casas2015,
  author	= "Casas, Marc and Moreto, Miquel and Alvarez, Lluc and
		  Castillo, Emilio and Chasapis, Dimitrios and Hayes, Timothy
		  and Jaulmes, Luc and Palomar, Oscar and Unsal, Osman and
		  Cristal, Adrian and Ayguade, Eduard and Labarta, Jesus and
		  Valero, Mateo",
  editor	= "Tr{\"a}ff, Larsson Jesper and Hunold, Sascha and Versaci,
		  Francesco",
  chapter	= "Runtime-Aware Architectures",
  title		= "Euro-Par 2015",
  year		= "2015",
  month		= "August",
  pages		= "16--27",
  isbn		= "978-3-662-48096-0",
  doi		= "10.1007/978-3-662-48096-0_2",
}

@InProceedings{	  casas:2014:amm:2650283.2650631,
  author	= {Casas, Marc and Bronevetsky, Greg},
  title		= {Active Measurement of Memory Resource Consumption},
  booktitle	= {Proceedings of the 2014 IEEE 28th International Parallel
		  and Distributed Processing Symposium},
  series	= {IPDPS '14},
  year		= {2014},
  isbn		= {978-1-4799-3800-1},
  pages		= {995--1004},
  numpages	= {10},
  url		= {http://dx.doi.org/10.1109/IPDPS.2014.105},
  doi		= {10.1109/IPDPS.2014.105},
  acmid		= {2650631},
  NOpublisher	= {IEEE Computer Society},
  NOaddress	= {Washington, DC, USA}
}

@InProceedings{	  cazorla:2004:dcr:1038264.1038941,
  author	= {Cazorla, Francisco J. and Ramirez, Alex and Valero, Mateo
		  and Fernandez, Enrique},
  title		= {Dynamically Controlled Resource Allocation in SMT
		  Processors},
  booktitle	= {Proceedings of the 37th Annual IEEE/ACM International
		  Symposium on Microarchitecture},
  series	= {MICRO 37},
  year		= {2004},
  isbn		= {0-7695-2126-6},
  location	= {Portland, Oregon},
  pages		= {171--182},
  numpages	= {12},
  doi		= {10.1109/MICRO.2004.17},
  acmid		= {1038941},
  NOpublisher	= {IEEE Computer Society},
  NOaddress	= {Washington, DC, USA}
}

@Article{	  chamberlain_parallelprogrammability,
  author	= {Bradford L. Chamberlain and David Callahan and Hans P.
		  Zima},
  title		= {Parallel Programmability and the Chapel Language},
  journal	= {International Journal on High Performance Computing Applications},
  year		= {},
  pages		= {1094--3420}
}

@Book{		  chapman:2007:uop:1370966,
  author	= {Chapman, Barbara and Jost, Gabriele and Pas, Ruud van
		  der},
  title		= {Using OpenMP: Portable Shared Memory Parallel Programming
		  (Scientific and Engineering Computation)},
  year		= {2007},
  isbn		= {0262533022, 9780262533027},
  NOpublisher	= {The MIT Press}
}


@InProceedings{chapman:2007multicore,
author="Chapman, Barbara",
editor="Xu, Ming
and Zhan, Yinwei
and Cao, Jiannong
and Liu, Yijun",
title="The Multicore Programming Challenge",
booktitle="Advanced Parallel Processing Technologies",
series={APPT'07},
year="2007",
NOpublisher="Springer Berlin Heidelberg",
NOaddress="Berlin, Heidelberg",
pages="3--3",
isbn="978-3-540-76837-1"
}

@InProceedings{	  cheng:2010:mlr:1934902.1935011,
  author	= {Cheng, Hsiang-Yun and Lin, Chung-Hsiang and Li, Jian and
		  Yang, Chia-Lin},
  title		= {Memory Latency Reduction via Thread Throttling},
  booktitle	= {Proceedings of the 2010 43rd Annual IEEE/ACM International
		  Symposium on Microarchitecture},
  series	= {MICRO '43},
  year		= {2010},
  isbn		= {978-0-7695-4299-7},
  pages		= {53--64},
  numpages	= {12},
  doi		= {10.1109/MICRO.2010.39},
  acmid		= {1935011},
  NOpublisher	= {IEEE Computer Society},
  NOaddress	= {Washington, DC, USA}
}

@InProceedings{	  chronaki:2015:cdt:2751205.2751235,
  author	= {Chronaki, Kallia and Rico, Alejandro and Badia, Rosa M.
		  and Ayguad{\'e}, Eduard and Labarta, Jes\'{u}s and Valero,
		  Mateo},
  title		= {Criticality-Aware Dynamic Task Scheduling for
		  Heterogeneous Architectures},
  booktitle	= {Proceedings of the 29th ACM on International Conference on
		  Supercomputing},
  series	= {ICS '15},
  year		= {2015},
  isbn		= {978-1-4503-3559-1},
  location	= {Newport Beach, California, USA},
  pages		= {329--338},
  numpages	= {10},
  url		= {http://doi.acm.org/10.1145/2751205.2751235},
  doi		= {10.1145/2751205.2751235},
  acmid		= {2751235},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {heterogeneous systems, high performance computing,
		  scheduling, task-based programming models}
}

@InProceedings{	  coarfa:2005:ega:1065944.1065950,
  author	= {Coarfa, Cristian and Dotsenko, Yuri and Mellor-Crummey,
		  John and Cantonnet, Fran\c{c}ois and El-Ghazawi, Tarek and
		  Mohanti, Ashrujit and Yao, Yiyi and Chavarr\'{\i}a-Miranda,
		  Daniel},
  title		= {An Evaluation of Global Address Space Languages: Co-array
		  Fortran and Unified Parallel C},
  booktitle	= {Principles and Practice of Parallel Programming},
  series	= {PPoPP'05},
  year		= {2005},
  isbn		= {1-59593-080-9},
  location	= {Chicago, IL, USA},
  pages		= {36--47},
  numpages	= {12},
  doi		= {10.1145/1065944.1065950},
  acmid		= {1065950},
  keywords	= {CAF, UPC, co-array fortran, compilers, global NOaddress
		  space languages, parallel languages, performance,
		  scalability, unified parallel C}
}

@InProceedings{	  cochran:2011:pca:2155620.2155641,
  author	= {Cochran, Ryan and Hankendi, Can and Coskun, Ayse K. and
		  Reda, Sherief},
  title		= {Pack \& Cap: Adaptive DVFS and Thread Packing Under Power
		  Caps},
  booktitle	= {IEEE/ACM International Symposium on Microarchitecture},
  series	= {MICRO-44},
  year		= {2011},
  isbn		= {978-1-4503-1053-6},
  location	= {Porto Alegre, Brazil},
  pages		= {175--185},
  numpages	= {11},
  doi		= {10.1145/2155620.2155641},
  acmid		= {2155641}
}

@InCollection{	  conductor2015,
  year		= {2015},
  isbn		= {978-3-319-20118-4},
  booktitle	= {High Performance Computing},
  volume	= {9137},
  series	= {Lecture Notices in Computer Science},
  doi		= {10.1007/978-3-319-20119-1_28},
  title		= {A Run-Time System for Power-Constrained {HPC}
		  Applications},
  url		= {http://dx.doi.org/10.1007/978-3-319-20119-1_28},
  author	= {Marathe, Aniruddha and Bailey, PeterE. and Lowenthal,
		  DavidK. and Rountree, Barry and Schulz, Martin and de
		  Supinski, BronisR.},
  pages		= {394-408},
  language	= {English}
}

@InProceedings{	  conf/fimi/grahnez03,
  added-at	= {2004-04-27T00:00:00.000+0200},
  author	= {Grahne, Gasta and Zhu, Jianfei},
  booktitle	= {FIMI},
  date		= {2004-04-27},
  description	= {dblp},
  interhash	= {b7a8902ce6003455d9ba3b823665396d},
  intrahash	= {1539959633795a5470528eded53f71dc},
  keywords	= {dblp},
  title		= {Efficiently Using Prefix-trees in Mining Frequent
		  Itemsets},
  volume	= 90,
  year		= 2003
}

@InProceedings{	  cook:2013:hec:2485922.2485949,
  author	= {Cook, Henry and Moreto, Miquel and Bird, Sarah and Dao,
		  Khanh and Patterson, David A. and Asanovic, Krste},
  title		= {A Hardware Evaluation of Cache Partitioning to Improve
		  Utilization and Energy-efficiency While Preserving
		  Responsiveness},
  booktitle	= {ISCA},
  year		= {2013},
  isbn		= {978-1-4503-2079-5},
  location	= {Tel-Aviv, Israel},
  pages		= {308--319},
  numpages	= {12},
  doi		= {10.1145/2485922.2485949},
  acmid		= {2485949}
}

@Article{	  cook:2013:hec:2508148.2485949,
  author	= {Cook, Henry and Moreto, Miquel and Bird, Sarah and Dao,
		  Khanh and Patterson, David A. and Asanovic, Krste},
  title		= {A Hardware Evaluation of Cache Partitioning to Improve
		  Utilization and Energy-efficiency While Preserving
		  Responsiveness},
  journal	= {SIGARCH Computer Architecture News},
  issue_date	= {June 2013},
  volume	= {41},
  number	= {3},
  month		= jun,
  year		= {2013},
  issn		= {0163-5964},
  pages		= {308--319},
  numpages	= {12},
  doi		= {10.1145/2508148.2485949},
  acmid		= {2485949},
  NOpublisher	= {ACM},
  @NOaddress	= {New York, NY, USA}
}

@InProceedings{	  creech:2013:emm:2540708.2540737,
  author	= {Creech, Timothy and Kotha, Aparna and Barua, Rajeev},
  title		= {Efficient Multiprogramming for Multicores with SCAF},
  booktitle	= {Proceedings of the 46th Annual IEEE/ACM International
		  Symposium on Microarchitecture},
  series	= {MICRO-46},
  year		= {2013},
  isbn		= {978-1-4503-2638-4},
  location	= {Davis, California},
  pages		= {334--345},
  numpages	= {12},
  doi		= {10.1145/2540708.2540737},
  acmid		= {2540737},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {multithreaded programming, oversubscription, parallelism,
		  resource management, user-level scheduling}
}

@Misc{		  cuda,
  added-at	= {2011-05-06T13:22:35.000+0200},
  author	= {{NVIDIA Corporation}},
  biburl	= {http://www.bibsonomy.org/bibtex/2e90a6474d85eac083c921cf5be29f6ef/toevanen},
  interhash	= {b29ebbf94430d6d1720b5562b86f6a32},
  intrahash	= {e90a6474d85eac083c921cf5be29f6ef},
  keywords	= {CUDA},
  note		= {Version 3.2},
  timestamp	= {2011-05-06T13:22:35.000+0200},
  title		= {{NVIDIA CUDA C} Programming Guide},
  year		= 2010
}

@Book{		  demmel1997,
  author	= {Demmel, James W.},
  title		= {Applied Numerical Linear Algebra},
  year		= {1997},
  isbn		= {0-89871-389-7},
  NOpublisher	= {Society for Industrial and Applied Mathematics},
  NOaddress	= {Philadelphia, PA, USA}
}

@InProceedings{	  devito:2011:lds:2063384.2063396,
  author	= {DeVito, Zachary and Joubert, Niels and Palacios, Francisco
		  and Oakley, Stephen and Medina, Montserrat and Barrientos,
		  Mike and Elsen, Erich and Ham, Frank and Aiken, Alex and
		  Duraisamy, Karthik and Darve, Eric and Alonso, Juan and
		  Hanrahan, Pat},
  title		= {Liszt: A Domain Specific Language for Building Portable
		  Mesh-based PDE Solvers},
  booktitle	= {SC},
  year		= {2011},
  isbn		= {978-1-4503-0771-0},
  location	= {Seattle, Washington},
  pages		= {9:1--9:12},
  articleno	= {9},
  numpages	= {12},
  doi		= {10.1145/2063384.2063396},
  acmid		= {2063396},
  keywords	= {compiler analysis and program transformations, programming
		  and runtime environments for high performance and high
		  throughput computing}
}

@Article{	  doi:10.1142/s0129626411000151,
  author	= {A. Duran and E. Ayguadé and R. M. Badia and J. Labarta
		  and L. Martinell and X. Martorell and J. Planas},
  title		= {Omp{S}s: A PROPOSAL FOR PROGRAMMING HETEROGENEOUS
		  MULTI-CORE ARCHITECTURES},
  journal	= {Parall. Proc. Lett.},
  volume	= {21},
  number	= {02},
  pages		= {173-193},
  year		= {2011},
  doi		= {10.1142/S0129626411000151},
  eprint	= {http://www.worldscientific.com/doi/pdf/10.1142/S0129626411000151}
}

@Article{	  dongarra20081,
  author	= {Jack Dongarra and Robert Graybill and William Harrod and
		  Robert F. Lucas and Ewing L. Lusk and Piotr Luszczek and
		  Janice McMahon and Allan Snavely and Jeffrey S. Vetter and
		  Katherine A. Yelick and Sadaf R. Alam and Roy L. Campbell
		  and Laura Carrington and Tzu{-}Yi Chen and Omid Khalili and
		  Jeremy S. Meredith and Mustafa M. Tikir},
  title		= {DARPA's {HPCS} Program- History, Models, Tools,
		  Languages},
  journal	= {Advances in Computers},
  volume	= {72},
  pages		= {1--100},
  year		= {2008},
  doi		= "http://dx.doi.org/10.1016/S0065-2458(08)00001-6",
}

@Article{	  duran:ppl2011,
  author	= {Alejandro Duran and Eduard Ayguad{\'e} and Rosa M. Badia
		  and Jes{\'u}s Labarta and Luis Martinell and Xavier
		  Martorell and Judit Planas},
  title		= {Omp{S}s: a {P}roposal for {P}rogramming {H}eterogeneous
		  {M}ulti-{C}ore Architectures},
  journal	= {Parall. Proc. Lett.},
  volume	= {21},
  number	= {2},
  year		= {2011},
  pages		= {173-193},
  bibsource	= {DBLP, http://dblp.uni-trier.de}
}

@Article{	  duranijpp09,
  year		= {2009},
  issn		= {0885-7458},
  journal	= {Internation Journal on Parallel Programming},
  volume	= {37},
  number	= {3},
  doi		= {10.1007/s10766-009-0101-1},
  title		= {A Proposal to Extend the {OpenMP} Tasking Model with
		  Dependent Tasks},
  NOpublisher	= {Springer US},
  keywords	= {OpenMP; Task parallelism; Programming models; Tasks
		  synchronization},
  author	= {Duran, Alejandro and Ferrer, Roger and Ayguadé, Eduard
		  and Badia, RosaM. and Labarta, Jesus},
  pages		= {292-305},
  language	= {English}
}

@InProceedings{	  ellsworth:2015:psd:2749246.2749277,
  author	= {Ellsworth, Daniel A. and Malony, Allen D. and Rountree,
		  Barry and Schulz, Martin},
  title		= {{POW: System-wide Dynamic Reallocation of Limited Power in
		  HPC}},
  series	= {HPDC'15},
  booktitle = {Proceedings of the 2015 International Symposium on High-Performance Parallel and Distributed Computing},
  year		= {2015},
  pages		= {145--148}
}

@InProceedings{	  etsion:micro2011,
  author	= {Yoav Etsion and Felipe Cabarcas and Alejandro Rico and
		  Alex Ram\'{\i}rez and Rosa M. Badia and Eduard Ayguad{\'e}
		  and Jes{\'u}s Labarta and Mateo Valero},
  title		= {Task Superscalar: An Out-of-Order Task Pipeline},
  booktitle	= {Proceedings of the 42Nd Annual IEEE/ACM International
		  Symposium on Microarchitecture},
  booktitle	= {MICRO-42},
  year		= {2010},
  pages		= {89-100},
  ee		= {http://dx.doi.org/10.1109/MICRO.2010.13}
}

@InProceedings{	  fatahalian:2006:spm:1188455.1188543,
  author	= {Fatahalian, Kayvon and Horn, Daniel Reiter and Knight,
		  Timothy J. and Leem, Larkhoon and Houston, Mike and Park,
		  Ji Young and Erez, Mattan and Ren, Manman and Aiken, Alex
		  and Dally, William J. and Hanrahan, Pat},
  title		= {Sequoia: Programming the Memory Hierarchy},
  booktitle	= {Proceedings of the 2006 ACM/IEEE Conference on
		  Supercomputing},
  series	= {SC '06},
  year		= {2006},
  isbn		= {0-7695-2700-0},
  location	= {Tampa, Florida},
  articleno	= {83},
  doi		= {10.1145/1188455.1188543},
  acmid		= {1188543},
  NOpublisher	= {ACM},
  @NOaddress	= {New York, NY, USA}
}

@InProceedings{	  fatahalian:sc2006,
  author	= {Fatahalian, Kayvon and Horn, Daniel Reiter and Knight,
		  Timothy J. and Leem, Larkhoon and Houston, Mike and Park,
		  Ji Young and Erez, Mattan and Ren, Manman and Aiken, Alex
		  and Dally, William J. and Hanrahan, Pat},
  title		= {Sequoia: programming the memory hierarchy},
  booktitle	= {SC},
  year		= {2006},
  isbn		= {0-7695-2700-0},
  location	= {Tampa, Florida},
  articleno	= {83},
  doi		= {10.1145/1188455.1188543}
}

@Article{	  faxen:2009:wws:1556444.1556457,
  author	= {Fax{\'e}n, Karl-Filip},
  title		= {Wool-A Work Stealing Library},
  journal	= {SIGARCH Computer Architecture News},
  issue_date	= {December 2008},
  volume	= {36},
  number	= {5},
  month		= jun,
  year		= {2009},
  issn		= {0163-5964},
  pages		= {93--100},
  numpages	= {8},
  doi		= {10.1145/1556444.1556457},
  acmid		= {1556457}
}

@InProceedings{	  feliu:2013:lat:2523721.2523741,
  author	= {Feliu, Josu{\'e} and Sahuquillo, Julio and Petit, Salvador
		  and Duato, Jos{\'e}},
  title		= {L1-bandwidth Aware Thread Allocation in Multicore SMT
		  Processors},
  booktitle	= {Proceedings of the 22Nd International Conference on
		  Parallel Architectures and Compilation Techniques},
  series	= {PACT '13},
  year		= {2013},
  isbn		= {978-1-4799-1021-2},
  location	= {Edinburgh, Scotland, UK},
  pages		= {123--132},
  numpages	= {10},
  acmid		= {2523741},
  NOpublisher	= {IEEE Press},
  NOaddress	= {Piscataway, NJ, USA},
  keywords	= {SMT, bandwidth-aware scheduling, thread allocation}
}

@Misc{		  h.2642007,
  author	= {Kulikov, Dmitriy and Parshin, Alexander},
  title		= {MSU H.264/MPEG-4 AVC Codecs Comparison},
  year		= {2007},
  howpublished	= {\url{http://compression.ru/video/codec_comparison/pdf/MSU_H264_Comparison_eng.pdf}}
}

@Article{	  hammond:2012:pcg:2307596.2307602,
  author	= {Hammond, Jeff R. and Krishnamoorthy, Sriram and Shende,
		  Sameer and Romero, Nichols A. and Malony, Allen D.},
  title		= {Performance Characterization of Global Address Space
		  Applications: A Case Study with NWChem},
  journal	= {Concurr. Comput. : Pract. Exper.},
  issue_date	= {February 2012},
  volume	= {24},
  number	= {2},
  month		= feb,
  year		= {2012},
  issn		= {1532-0626},
  pages		= {135--154},
  numpages	= {20},
  doi		= {10.1002/cpe.1881},
  acmid		= {2307602},
  keywords	= {computational chemistry, global NOaddress space, performance
		  characterization}
}

@Article{	  han:2000:mfp:335191.335372,
  author	= {Han, Jiawei and Pei, Jian and Yin, Yiwen},
  title		= {Mining Frequent Patterns Without Candidate Generation},
  journal	= {SIGMOD Rec.},
  issue_date	= {June 2000},
  volume	= {29},
  number	= {2},
  month		= may,
  year		= {2000},
  issn		= {0163-5808},
  pages		= {1--12},
  numpages	= {12},
  doi		= {10.1145/335191.335372},
  acmid		= {335372}
}

@Book{		  hennessy:2006:caf:1200662,
  author	= {Hennessy, John L. and Patterson, David A.},
  title		= {Computer Architecture, Fourth Edition: A Quantitative
		  Approach},
  year		= {2006},
  isbn		= {0123704901},
  NOpublisher	= {Morgan Kaufmann Publishers Inc.},
  NOaddress	= {San Francisco, CA, USA}
}

@Article{	  herbert:2012:epv:2490159.2490164,
  author	= {Herbert, Sebastian and Garg, Siddharth and Marculescu,
		  Diana},
  title		= {Exploiting Process Variability in Voltage/Frequency
		  Control},
  journal	= {IEEE Trans. Very Large Scale Integr. Syst.},
  issue_date	= {August 2012},
  volume	= {20},
  number	= {8},
  month		= aug,
  year		= {2012},
  issn		= {1063-8210},
  pages		= {1392--1404},
  numpages	= {13},
  doi		= {10.1109/TVLSI.2011.2160001},
  acmid		= {2490164},
  NOpublisher	= {IEEE Educational Activities Department},
  NOaddress	= {Piscataway, NJ, USA},
  keywords	= {chip-multiprocessor, dynamic voltage/frequency scaling
		  (DVFS), process variations}
}

@InProceedings{	  hoffmann:2013:rpi:2525526.2525854,
  author	= {Hoffmann, Henry},
  title		= {Racing and Pacing to Idle: An Evaluation of Heuristics for
		  Energy-aware Resource Allocation},
  booktitle	= {Proceedings of the Workshop on Power-Aware Computing and
		  Systems},
  series	= {HotPower '13},
  year		= {2013},
  isbn		= {978-1-4503-2458-8},
  location	= {Farmington, Pennsylvania},
  pages		= {13:1--13:5},
  articleno	= {13},
  numpages	= {5},
  doi		= {10.1145/2525526.2525854},
  acmid		= {2525854},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {energy-aware computing, optimization, power-aware
		  computing, resource allocation}
}

@Misc{		  intelachievingthreadingsuccess,
  author	= {Breshears, Clay},
  title		= {Achieving Threading Success},
  year		= {2010},
  howpublished	= {\url{https://software.intel.com/en-us/articles/achieving-threading-success}}
}

@Manual{	  intelarcmanual,
  title		= "Intel-64 and {IA}-32 {A}rchitectures {S}oftware
		  {D}eveloper's Manual",
  author	= "Intel",
  organization	= "Intel",
  volume	= "Volumes 3{A} and 3{B}",
  year		= "2011",
  month		= "December",
  key		= {intelarcmanual}
}

@Misc{		  inteldevelopingmultithreadedapplications,
  author	= {Breshears, Clay and Coday, Aaron and Corden, Martyn and
		  Gabb, Henry and Goldstein, Judi and Greer, Bruce and Haab,
		  Grant and Hoeflinger, Jay and Kakulavarapu, Prasad and
		  Kerly, Phil and Magro, Bill and Petersen, Paul Shah, Sanjiv
		  and Tovinkere, Vasanth},
  title		= {Developing Multithreaded Applictions: A Platform
		  Consistent Approach},
  year		= {2010},
  howpublished	= {\url{https://software.intel.com/en-us/articles/developing-multithreaded-applications-a-platform-consistent-approach}}
}

@InProceedings{	  isaacs2015,
  author	= {Isaacs, Katherine E. and Bhatele, Abhinav and Lifflander,
		  Jonathan and B\"{o}hme, David and Gamblin, Todd and Schulz,
		  Martin and Hamann, Bernd and Bremer, Peer-Timo},
  title		= {Recovering Logical Structure from Charm++ Event Traces},
  booktitle	= {Proceedings of the 2015 ACM/IEEE Conference on Supercomputing},
  series	= {SC'15},
  year		= {2015},
  isbn		= {978-1-4503-3723-6},
  location	= {Austin, Texas},
  pages		= {49:1--49:12},
  articleno	= {49},
  numpages	= {12},
  doi		= {10.1145/2807591.2807634},
  acmid		= {2807634}
}

@Article{	  janssen:2011:usd:1964218.1964220,
  author	= {Janssen, Curtis L. and Adalsteinsson, Helgi and Kenny,
		  Joseph P.},
  title		= {Using Simulation to Design Extremescale Applications and
		  Architectures: Programming Model Exploration},
  journal	= {SIGMETRICS Perform. Eval. Rev.},
  issue_date	= {March 2011},
  volume	= {38},
  number	= {4},
  month		= mar,
  year		= {2011},
  issn		= {0163-5999},
  pages		= {4--8},
  numpages	= {5},
  doi		= {10.1145/1964218.1964220},
  acmid		= {1964220}
}

@Article{	  jenista:2011:oso:2038037.1941563,
  author	= {Jenista, James Christopher and Eom, Yong hun and Demsky,
		  Brian Charles},
  title		= {{OoOJava}: Software Out-of-order Execution},
  journal	= {SIGPLAN Notices},
  issue_date	= {August 2011},
  volume	= {46},
  number	= {8},
  month		= feb,
  year		= {2011},
  issn		= {0362-1340},
  pages		= {57--68},
  numpages	= {12},
  doi		= {10.1145/2038037.1941563},
  acmid		= {1941563},
  keywords	= {deterministic parallel programming, out-of-order
		  execution}
}

@InProceedings{	  joao:isca2013,
  author	= {Jos{\'e} A. Joao and M. Aater Suleman and Onur Mutlu and
		  Yale N. Patt},
  title		= {Utility-based acceleration of multithreaded applications
		  on asymmetric CMPs},
  booktitle	= {ISCA},
  year		= {2013},
  pages		= {154-165},
}

@Article{	  jsfi19,
  author	= {Mateo Valero and Miquel Moreto and Marc Casas and Eduard
		  Ayguade and Jesus Labarta},
  title		= {Runtime-Aware Architectures: A First Approach},
  journal	= {Supercomputing frontiers and innovations},
  volume	= {1},
  number	= {1},
  year		= {2014},
  keywords	= {},
  issn		= {2313-8734},
}

@Article{	  kale:1993:cpc:167962.165874,
  author	= {Kale, Laxmikant V. and Krishnan, Sanjeev},
  title		= {CHARM++: A Portable Concurrent Object Oriented System
		  Based on {C}++},
  journal	= {SIGPLAN Notices},
  issue_date	= {Oct. 1, 1993},
  volume	= {28},
  number	= {10},
  month		= oct,
  year		= {1993},
  issn		= {0362-1340},
  pages		= {91--108},
  numpages	= {18},
  doi		= {10.1145/167962.165874},
  acmid		= {165874}
}

@Article{	  kalla:2004:ipc:1435718.1437666,
  author	= {Kalla, Ron and Sinharoy, Balaram and Tendler, Joel M.},
  title		= {IBM Power5 Chip: A Dual-Core Multithreaded Processor},
  journal	= {IEEE Micro},
  issue_date	= {March 2004},
  volume	= {24},
  number	= {2},
  month		= mar,
  year		= {2004},
  issn		= {0272-1732},
  pages		= {40--47},
  numpages	= {8},
  doi		= {10.1109/MM.2004.1289290},
  acmid		= {1437666},
  NOpublisher	= {IEEE Computer Society Press},
  NOaddress	= {Los Alamitos, CA, USA}
}

@InProceedings{	  karlin:2013:ete:2510661.2511433,
  author	= {Karlin, Ian and Bhatele, Abhinav and Keasler, Jeff and
		  Chamberlain, Bradford L. and Cohen, Jonathan and Devito,
		  Zachary and Haque, Riyaz and Laney, Dan and Luke, Edward
		  and Wang, Felix and Richards, David and Schulz, Martin and
		  Still, Charles H.},
  title		= {Exploring Traditional and Emerging Parallel Programming
		  Models Using a Proxy Application},
  booktitle	= {Proceedings of the 2013 IEEE 27th International Symposium
		  on Parallel and Distributed Processing},
  series	= {IPDPS '13},
  year		= {2013},
  isbn		= {978-0-7695-4971-2},
  pages		= {919--932},
  numpages	= {14},
  url		= {http://dx.doi.org/10.1109/IPDPS.2013.115},
  doi		= {10.1109/IPDPS.2013.115},
  acmid		= {2511433},
  NOpublisher	= {IEEE Computer Society},
  @NOaddress	= {Washington, DC, USA},
  keywords	= {parallel programming models, productivity, performance,
		  co-design, proxy application}
}

@InProceedings{	  karlsson42388,
  author	= {Karlsson, Martin and Hagersten, Erik},
  booktitle	= {21st International Parallel and Distributed Processing
		  Symposium},
  institution	= {docs},
  title		= {Conserving Memory Bandwidth in Chip Multiprocessors with
		  Runahead Execution.},
  year		= {2007}
}

@InProceedings{	  kazi:2000:cdp:850941.852891,
  author	= {Kazi, Iffat H. and Lilja, David J.},
  title		= {A Comprehensive Dynamic Processor Allocation Scheme for
		  Multiprogrammed Multiprocessor Systems},
  booktitle	= {Proceedings of the Proceedings of the 2000 International
		  Conference on Parallel Processing},
  series	= {ICPP '00},
  year		= {2000},
  isbn		= {0-7695-0768-9},
  pages		= {153--},
  acmid		= {852891},
  NOpublisher	= {IEEE Computer Society},
  NOaddress	= {Washington, DC, USA}
}

@Article{	  kongetira:2005:nms:1069597.1069758,
  author	= {Kongetira, Poonacha and Aingaran, Kathirgamar and
		  Olukotun, Kunle},
  title		= {Niagara: A 32-Way Multithreaded Sparc Processor},
  journal	= {IEEE Micro},
  issue_date	= {March 2005},
  volume	= {25},
  number	= {2},
  month		= mar,
  year		= {2005},
  issn		= {0272-1732},
  pages		= {21--29},
  numpages	= {9},
  doi		= {10.1109/MM.2005.35},
  acmid		= {1069758},
  NOpublisher	= {IEEE Computer Society Press},
  NOaddress	= {Los Alamitos, CA, USA},
  keywords	= {Microprocessors and microcomputers, Microprocessors and
		  microcomputers, Shared memory, Multithreaded processors,
		  Multithreaded processors, Shared memory}
}

@InBook{	  labarta2006,
  author	= {Labarta, J. and Gimenez, J.},
  title		= {Performance Analysis: From Art to Science},
  booktitle	= {Parallel Processing for Scientific Computing},
  chapter	= {2},
  pages		= {9-32},
  doi		= {10.1137/1.9780898718133.ch2},
  year		= {2006},
  NOpublisher	= {Parallel Processing for Scientific Computing, SIAM}
}

@InProceedings{	  lee:2013:opp:2486159.2486174,
  acmid		= {2486174},
  NOaddress	= {New York, NY, USA},
  author	= {Lee, I-Ting Angelina and Leiserson, Charles E. and
		  Schardl, Tao B. and Sukha, Jim and Zhang, Zhunping},
  booktitle	= {Proceedings of the Twenty-fifth Annual ACM Symposium on
		  Parallelism in Algorithms and Architectures},
  isbn		= {978-1-4503-1572-2},
  keywords	= {cilk, multicore, multithreading, on-the-fly pipelining,
		  parallel programming, pipeline parallelism, scheduling,
		  work stealing},
  location	= {Montr\&\#233;al, Qu\&\#233;bec, Canada},
  numpages	= {12},
  pages		= {140--151},
  NOpublisher	= {ACM},
  series	= {SPAA '13},
  title		= {On-the-fly Pipeline Parallelism},
  year		= {2013},
  bdsk-url-1	= {http://doi.acm.org/10.1145/2486159.2486174},
  bdsk-url-2	= {http://dx.doi.org/10.1145/2486159.2486174}
}

@Misc{		  libmsr,
  author	= {Shoga, K. and Rountree, B. and Schulz, M.},
  title		= {Whitelisting {MSR}s with msr-safe},
  url		= {https://github.com/LLNL/msr-safe},
  month		= {November},
  year		= {2014}
}

@Misc{		  llnlconfluence,
  author	= {{Livermore Computing}},
  title		= {The {Catalyst} Supercomputer},
  url		= {http://computation.llnl.gov/computers/catalyst},
  howpublished	= {\url{http://computation.llnl.gov/computers/catalyst}},
  year		= {2014}
}

@Article{	  loh:2010:ihp:1785414.1785433,
  author	= {Loh, Eugene},
  title		= {The Ideal HPC Programming Language},
  journal	= {Communications of the ACM},
  issue_date	= {July 2010},
  volume	= {53},
  number	= {7},
  month		= jul,
  year		= {2010},
  issn		= {0001-0782},
  pages		= {42--47},
  numpages	= {6},
  acmid		= {1785433},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA}
}

@Article{	  luke:2005:lrf:1067405.1067408,
  author	= {Luke, Edward A. and George, Thomas},
  title		= {Loci: A Rule-based Framework for Parallel
		  Multi-disciplinary Simulation Synthesis},
  journal	= {J. Funct. Program.},
  issue_date	= {May 2005},
  volume	= {15},
  number	= {3},
  month		= may,
  year		= {2005},
  issn		= {0956-7968},
  pages		= {477--502},
  numpages	= {26},
  doi		= {10.1017/S0956796805005514},
  acmid		= {1067408}
}

@Article{	  lv:2006:ftc:1218063.1217966,
  author	= {Lv, Qin and Josephson, William and Wang, Zhe and Charikar,
		  Moses and Li, Kai},
  title		= {Ferret: A Toolkit for Content-based Similarity Search of
		  Feature-rich Data},
  journal	= {SIGOPS Operating System Review},
  issue_date	= {October 2006},
  volume	= {40},
  number	= {4},
  month		= apr,
  year		= {2006},
  issn		= {0163-5980},
  pages		= {317--330},
  numpages	= {14},
  doi		= {10.1145/1218063.1217966},
  acmid		= {1217966},
  keywords	= {feature-rich data, similarity search, sketch, toolkit}
}

@Article{	  mahapatra:1999:pbp:357783.331677,
  author	= {Mahapatra, Nihar R. and Venkatrao, Balakrishna},
  title		= {The Processor-memory Bottleneck: Problems and Solutions},
  journal	= {Crossroads},
  issue_date	= {Spring 1999},
  volume	= {5},
  number	= {3es},
  month		= apr,
  year		= {1999},
  issn		= {1528-4972},
  articleno	= {2},
  doi		= {10.1145/357783.331677},
  acmid		= {331677},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA}
}

@InProceedings{	  manikantan:2012:psc:2337159.2337208,
  author	= {Manikantan, R and Rajan, Kaushik and Govindarajan, R},
  title		= {Probabilistic Shared Cache Management (PriSM)},
  booktitle	= {Proceedings of the 39th Annual International Symposium on
		  Computer Architecture},
  series	= {ISCA '12},
  year		= {2012},
  isbn		= {978-1-4503-1642-2},
  location	= {Portland, Oregon},
  pages		= {428--439},
  numpages	= {12},
  acmid		= {2337208},
  NOpublisher	= {IEEE Computer Society},
  NOaddress	= {Washington, DC, USA}
}

@Misc{		  marenostrum,
  key		= {MareNostrum},
  title		= {MareNostrum Supercomputer},
  howpublished	= {\url{http://www.bsc.es/marenostrum-support-services/mn3}}
}

@InProceedings{	  mercaldi:asplos2006,
  author	= {Mercaldi, Martha and Swanson, Steven and Petersen, Andrew
		  and Putnam, Andrew and Schwerin, Andrew and Oskin, Mark and
		  Eggers, Susan J.},
  title		= {Instruction scheduling for a tiled dataflow architecture},
  booktitle	= {ASPLOS XII},
  year		= {2006},
  isbn		= {1-59593-451-0},
  location	= {San Jose, California, USA},
  pages		= {141--150},
  numpages	= {10},
  doi		= {10.1145/1168857.1168876},
  acmid		= {1168876},
  keywords	= {dataflow, instruction scheduling, tiled architectures}
}

@InProceedings{	  moreto:2010:lbu:1787275.1787320,
  author	= {Moreto, Miquel and Cazorla, Francisco J. and Sakellariou,
		  Rizos and Valero, Mateo},
  title		= {Load Balancing Using Dynamic Cache Allocation},
  booktitle	= {Proceedings of the 7th ACM International Conference on
		  Computing Frontiers},
  series	= {CF '10},
  year		= {2010},
  isbn		= {978-1-4503-0044-5},
  location	= {Bertinoro, Italy},
  pages		= {153--164},
  numpages	= {12},
  doi		= {10.1145/1787275.1787320},
  acmid		= {1787320},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {cache partitioning, cmp architectures, load balancing}
}

@InCollection{	  moretodynamiccachepartitioning,
  year		= {2011},
  isbn		= {978-3-642-19447-4},
  booktitle	= {Transactions on High-Performance Embedded Architectures
		  and Compilers III},
  volume	= {6590},
  series	= {Lecture Notices in Computer Science},
  editor	= {Stenström, Per},
  doi		= {10.1007/978-3-642-19448-1_1},
  title		= {Dynamic Cache Partitioning Based on the MLP of Cache
		  Misses},
  NOpublisher	= {Springer Berlin Heidelberg},
  author	= {Moreto, Miquel and Cazorla, FranciscoJ. and Ramirez, Alex
		  and Valero, Mateo},
  pages		= {3-23},
  language	= {English}
}

@InProceedings{	  muller:2003:pfs:846276.846298,
  author	= {M\"{u}ller, Matthias and Charypar, David and Gross,
		  Markus},
  title		= {Particle-based Fluid Simulation for Interactive
		  Applications},
  booktitle	= {Symposium on Computer Animation},
  booktitle	= {SCA'03},
  year		= {2003},
  isbn		= {1-58113-659-5},
  location	= {San Diego, California},
  pages		= {154--159},
  numpages	= {6},
  acmid		= {846298}
}

@Article{	  Nagle:2005:MCR:1239662.1239666,
  author	= {Nagle, Dan},
  title		= {{MPI} -- The Complete Reference, Vol. 1, The {MPI} Core, 2Nd
		  Ed., Scientific and Engineering Computation Series, by Marc
		  Snir, Steve Otto, Steven Huss-Lederman, David Walker and
		  Jack Dongarra},
  journal	= {Scientific Programming},
  issue_date	= {January 2005},
  volume	= {13},
  number	= {1},
  month		= jan,
  year		= {2005},
  issn		= {1058-9244},
  pages		= {57--63},
  numpages	= {7},
  doi		= {10.1155/2005/653765},
  acmid		= {1239666},
  NOpublisher	= {IOS Press},
  @NOaddress	= {Amsterdam, The Netherlands, The Netherlands}
}

@Misc{		  nanos,
  author	= {BSC},
  title		= {Programming Models Group. The {Nanos++} Parallel Runtime},
  howpublished	= {\url{https://pm.bsc.es/nanox}},
  year		= {2015}
}

@InProceedings{	  nieplocha:2007:epm:1242531.1242541,
  author	= {Nieplocha, Jarek and M\'{a}rquez, Andr\`{e}s and Feo, John
		  and Chavarr\'{\i}a-Miranda, Daniel and Chin, George and
		  Scherrer, Chad and Beagley, Nathaniel},
  title		= {Evaluating the Potential of Multithreaded Platforms for
		  Irregular Scientific Computations},
  booktitle	= {Proceedings of the 4th International Conference on
		  Computing Frontiers},
  series	= {CF '07},
  year		= {2007},
  isbn		= {978-1-59593-683-7},
  location	= {Ischia, Italy},
  pages		= {47--58},
  numpages	= {12},
  doi		= {10.1145/1242531.1242541},
  acmid		= {1242541},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {data-intensive applications, irregular scientific
		  applications, multithreaded architectures}
}

@TechReport{	  npb-mz,
  title		= {{NAS Parallel Benchmarks, Multi-Zone Versions}},
  author	= {Rob F. Van der Wijngaart and Haoqiang Jin },
  institution	= {NASA Advanced Supercomputing (NAS) Division},
  optnote	= {\url{{wijngaar,hjin}@nas.nasa.gov}},
  year		= 2003,
  number	= { NAS-03-010}
}

@Article{	  numrich:1998:cfp:289918.289920,
  author	= {Numrich, Robert W. and Reid, John},
  title		= {Co-array Fortran for Parallel Programming},
  journal	= {SIGPLAN Fortran Forum},
  issue_date	= {Aug. 1998},
  volume	= {17},
  number	= {2},
  month		= aug,
  year		= {1998},
  issn		= {1061-7264},
  pages		= {1--31},
  numpages	= {31},
  doi		= {10.1145/289918.289920},
  acmid		= {289920}
}

@Misc{		  openmp13,
  author	= {{OpenMP Architecture Review Board}},
  title		= {{OpenMP} Application Program Interface Version 4.0},
  month		= july,
  year		= 2013,
  url		= {http://www.openmp.org/mp-documents/OpenMP4.0.0.pdf}
}

@InProceedings{	  patki:2013:eho:2464996.2465009,
  author	= {Patki, Tapasya and Lowenthal, David K. and Rountree, Barry
		  and Schulz, Martin and de Supinski, Bronis R.},
  title		= {Exploring Hardware Overprovisioning in Power-constrained,
		  High Performance Computing},
  booktitle	= {Internations Confernece on Supercomputing},
  series	= {ICS'13},
  year		= {2013},
  isbn		= {978-1-4503-2130-3},
  location	= {Eugene, Oregon, USA},
  pages		= {173--182},
  numpages	= {10},
  doi		= {10.1145/2464996.2465009},
  acmid		= {2465009}
}

@InProceedings{	  perez:ics2010,
  author	= {Perez, Josep M. and Badia, Rosa M. and Labarta, Jesus},
  title		= {Handling task dependencies under strided and aliased
		  references},
  booktitle	= {ICS},
  year		= {2010},
  isbn		= {978-1-4503-0018-6},
  location	= {Tsukuba, Ibaraki, Japan},
  pages		= {263--274},
  numpages	= {12},
  doi		= {10.1145/1810085.1810122},
  acmid		= {1810122},
  keywords	= {dependencies, discontiguous data, domains, parallelism,
		  region tree, regions, tasks}
}

@Article{	  planas:2009:htp:1572226.1572233,
  author	= {Planas, Judit and Badia, Rosa M. and Ayguad{\'e}, Eduard
		  and Labarta, Jesus},
  title		= {Hierarchical Task-Based Programming With StarSs},
  journal	= {International Journal on High Performance Computing Applications},
  issue_date	= {August 2009},
  volume	= {23},
  number	= {3},
  month		= aug,
  year		= {2009},
  issn		= {1094-3420},
  pages		= {284--299},
  numpages	= {16},
  doi		= {10.1177/1094342009106195},
  acmid		= {1572233},
  NOpublisher	= {Sage Publications, Inc.},
  @NOaddress	= {Thousand Oaks, CA, USA},
  keywords	= {SMP Superscalar, locality exploitation, programming models
		  for multicore, task scheduling}
}

@InProceedings{	  podobas503167,
  author	= {Podobas, Artur and Brorsson, Mats},
  booktitle	= {Multiprog},
  institution	= {KTH, Software and Computer Systems, SCS},
  title		= {A Comparison of some recent Task-based Parallel
		  Programming Models},
  year		= {2010}
}

@InProceedings{	  quinlan:2002:abp:1083323.1083333,
  author	= {Quinlan, Sean and Dorward, Sean},
  title		= {Awarded Best Paper! - Venti: A New Approach to Archival
		  Data Storage},
  booktitle	= {FAST},
  year		= {2002},
  location	= {Monterey, CA},
  articleno	= {7},
  acmid		= {1083333}
}

@InProceedings{	  rafique:2007:emd:1299042.1299052,
  author	= {Rafique, Nauman and Lim, Won-Taek and Thottethodi,
		  Mithuna},
  title		= {Effective Management of DRAM Bandwidth in Multicore
		  Processors},
  booktitle	= {Proceedings of the 16th International Conference on
		  Parallel Architecture and Compilation Techniques},
  series	= {PACT '07},
  year		= {2007},
  isbn		= {0-7695-2944-5},
  pages		= {245--258},
  numpages	= {14},
  doi		= {10.1109/PACT.2007.29},
  acmid		= {1299052},
  NOpublisher	= {IEEE Computer Society},
  NOaddress	= {Washington, DC, USA}
}

@InProceedings{	  rajovic2013,
  author	= {Rajovic, N. and Carpenter, P.M. and Gelado, I. and
		  Puzovic, N. and Ramirez, A. and Valero, M.},
  booktitle	= {Proceedings of the 2013 ACM/IEEE Conference on Supercomputing},
  series	= {SC'13},
  title		= {{Supercomputing with commodity CPUs: Are mobile SoCs ready
		  for HPC?}},
  year		= {2013},
  pages		= {1-12},
  month		= {Nov}
}

@Article{	  ramanathanintelmulticore,
  author	= {Ramanathan, R.},
  title		= {Intel multi-core processors: Making The Move To Quad-Core
		  And Beyond},
  journal	= {Intel Magazine},
  issue_date	= {December 2006},
  volume	= {4},
  number	= {1},
  month		= dec,
  year		= {2006},
  issn		= {0272-1732},
  pages		= {2--4},
  NOpublisher	= {Intel}
}

@InProceedings{	  rangan:2009:tmf:1555754.1555793,
  author	= {Rangan, Krishna K. and Wei, Gu-Yeon and Brooks, David},
  title		= {Thread Motion: Fine-grained Power Management for
		  Multi-core Systems},
  booktitle	= {Proceedings of the 36th Annual International Symposium on
		  Computer Architecture},
  series	= {ISCA '09},
  year		= {2009},
  isbn		= {978-1-60558-526-0},
  location	= {Austin, TX, USA},
  pages		= {302--313},
  numpages	= {12},
  doi		= {10.1145/1555754.1555793},
  acmid		= {1555793},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {dvfs, multi-core power management, thread motion}
}

@InProceedings{	  ravichandran2011,
  author	= {Ravichandran, Kaushik and Lee, Sangho and Pande, Santosh},
  title		= {Work Stealing for Multi-core HPC Clusters},
  booktitle	= {Euro-Par},
  year		= {2011},
  pages		= {205--217},
  numpages	= {13},
  acmid		= {2033368}
}

@Article{	  repec:ecm:emetrp:v:60:y:1992:i:1:p:77-105,
  author	= {Heath, David and Jarrow, Robert and Morton, Andrew},
  title		= {{Bond Pricing and the Term Structure of Interest Rates: A
		  New Methodology for Contingent Claims Valuation}},
  journal	= {Econometrica},
  year		= 1992,
  volume	= {60},
  number	= {1},
  pages		= {77-105},
  month		= {January},
  keywords	= {},
  abstract	= { This paper presents a unifying theory for valuing
		  contingent claims under a stochastic term structure of
		  interest rates. The methodology, based on the equivalent
		  martingale measure technique, takes as given an initial
		  forward rate curve and a family of potential stochastic
		  processes for its subsequent movements. A no-arbitrage
		  condition restricts this family of processes, yielding
		  valuation formula for interest rate sensitive contingent
		  claims that do not explicitly depend on the market prices
		  of risk. Examples are provided to illustrate the key
		  results. Copyright 1992 by The Econometric Society.}
}

@Article{	  repec:ucp:jpolec:v:81:y:1973:i:3:p:637-54,
  author	= {Black, Fischer and Scholes, Myron S},
  title		= {{The Pricing of Options and Corporate Liabilities}},
  journal	= {J. Pol. Economy, University of Chicago Press},
  year		= 1973,
  volume	= {81},
  number	= {3},
  pages		= {637-54},
  month		= {May-June},
  keywords	= {}
}

@Article{	  rinard:ieeecomputer1993,
  title		= {Jade: A high-level, machine-independent language for
		  parallel programming},
  author	= {Rinard, Martin C. and Scales, Daniel J. and Lam, Monica
		  S.},
  journal	= {Computer},
  volume	= {26},
  number	= {6},
  pages		= {28--38},
  year		= {1993},
  NOpublisher	= {IEEE}
}

@InProceedings{	  rountree2009,
  author	= {Rountree, Barry and Lownenthal, David K. and de Supinski,
		  Bronis R. and Schulz, Martin and Freeh, Vincent W. and
		  Bletsch, Tyler},
  title		= {Adagio: Making DVS Practical for Complex HPC
		  Applications},
  booktitle	= {Proceedings of the 23rd International Conference on
		  Supercomputing},
  series	= {ICS '09},
  year		= {2009},
  isbn		= {978-1-60558-498-0},
  location	= {Yorktown Heights, NY, USA},
  pages		= {460--469},
  numpages	= {10},
  doi		= {10.1145/1542275.1542340},
  acmid		= {1542340},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {dvfs, dvs, energy, mpi, runtime}
}

@InProceedings{Rountree2012,
  author	= {Rountree, B. and Ahn, D.H. and de Supinski, B.R. and
		  Lowenthal, D.K. and Schulz, M.},
  booktitle	= {IPDPS Workshops PhD Forum},
  title		= {Beyond {DVFS}: A First Look at Performance under a
		  Hardware-Enforced Power Bound},
  year		= {2012},
  pages		= {947-953},
  keywords	= {parallel machines;power aware computing;DVFS:;HPC;Intel
		  Sandy Bridge processor family;MG;NAS parallel
		  benchmarks;dynamic voltage frequency
		  scaling;hardware-enforced processor power
		  bounds;high-performance computing;processor power
		  efficiency;Benchmark testing;Clamps;Computer
		  architecture;Power demand;Power measurement;Program
		  processors;Time measurement;Power bound;RAPL},
  doi		= {10.1109/IPDPSW.2012.116},
  month		= {May}
}

@InProceedings{	  rountree:ics2009,
  author	= {Barry Rountree and David K. Lowenthal and Bronis R. de
		  Supinski and Martin Schulz and Vincent W. Freeh and Tyler
		  K. Bletsch},
  title		= {Adagio: making DVS practical for complex HPC
		  applications},
  booktitle	= {ICS},
  year		= {2009},
  pages		= {460-469},
  ee		= {http://doi.acm.org/10.1145/1542275.1542340}
}

@Misc{		  saini_subhash,
  author	= {Saini Subhash},
  abstract	= {The Columbia system at the NASA Advanced Supercomputing
		  (NAS) facility is a cluster of 20 SGI Altix nodes, each
		  with 512 Itanium 2 processors and 1 terabyte (TB) of
		  shared-access memory. Four of the nodes are organized as a
		  2048-processor capability computing platform connected by
		  two low-latency interconnects – NUMALink4 (NL4) and
		  InfiniBand (IB). To evaluate the scalability of Columbia
		  with respect to both increased processor counts and
		  increased problem sizes, we used seven of the NAS Parallel
		  Benchmarks and all three of the NAS multi-zone benchmarks.
		  For NPB we ran three Classes B, C, and D of benchmarks. To
		  measure the impact of some architectural features, we
		  compared Columbia results with results obtained on a Cray
		  Opteron Cluster consisting of 64 nodes, each with 2 AMD
		  Opteron processors and 2 gigabytes (GB) of memory,
		  connected with Myrinet 2000. In these experiments, we
		  measured performance degradation due to contention for the
		  memory buses on the SGI Altix BX2 nodes. We also observed
		  the effectiveness of SGI’s NL4 interconnect over Myrinet.
		  Finally, we saw that computations spanning multiple BX2
		  nodes connected with NL4 performed well. Some computations
		  did almost as well when the IB interconnects was used.},
  type		= {artykuł},
  NOpublisher	= {OWN},
  NOaddress	= {Poznań},
  language	= {eng}
}

@InProceedings{	  Sarood:2014:MTO:2683593.2683682,
  author	= {Sarood, Osman and Langer, Akhil and Gupta, Abhishek and
		  Kale, Laxmikant},
  title		= {Maximizing Throughput of Overprovisioned HPC Data Centers
		  Under a Strict Power Budget},
  booktitle	= {SC},
  year		= {2014},
  isbn		= {978-1-4799-5500-8},
  location	= {New Orleans, Louisana},
  pages		= {807--818},
  numpages	= {12},
  url		= {http://dx.doi.org/10.1109/SC.2014.71},
  doi		= {10.1109/SC.2014.71}
}

@InProceedings{	  shirako:ics2009,
  author	= {Shirako, Jun and Zhao, Jisheng M. and Nandivada, V.
		  Krishna and Sarkar, Vivek N.},
  title		= {Chunking parallel loops in the presence of
		  synchronization},
  booktitle	= {ICS},
  year		= {2009},
  isbn		= {978-1-60558-498-0},
  location	= {Yorktown Heights, NY, USA},
  pages		= {181--192},
  numpages	= {12},
  doi		= {10.1145/1542275.1542304},
  acmid		= {1542304},
  keywords	= {exceptions, loop chunking, phasers}
}

@Article{	  sifakis:2005:adf:1073204.1073208,
  author	= {Sifakis, Eftychios and Neverov, Igor and Fedkiw, Ronald},
  title		= {Automatic Determination of Facial Muscle Activations from
		  Sparse Motion Capture Marker Data},
  journal	= {ACM Transactions on Graphics},
  issue_date	= {July 2005},
  volume	= {24},
  number	= {3},
  month		= jul,
  year		= {2005},
  issn		= {0730-0301},
  pages		= {417--425},
  numpages	= {9},
  doi		= {10.1145/1073204.1073208},
  acmid		= {1073208},
  NOpublisher	= {ACM},
  @NOaddress	= {New York, NY, USA},
  keywords	= {facial animation, finite element method, muscles}
}

@InProceedings{	  sifakis:2005:adf:1186822.1073208,
  author	= {Sifakis, Eftychios and Neverov, Igor and Fedkiw, Ronald},
  title		= {Automatic Determination of Facial Muscle Activations from
		  Sparse Motion Capture Marker Data},
  booktitle	= {SIGGRAPH},
  year		= {2005},
  location	= {Los Angeles, California},
  pages		= {417--425},
  numpages	= {9},
  doi		= {10.1145/1186822.1073208},
  acmid		= {1073208},
  keywords	= {facial animation, finite element method, muscles}
}

@InProceedings{	  smith:micro2006,
  author	= {Smith, Aaron and Nagarajan, Ramadass and Sankaralingam,
		  Karthikeyan and McDonald, Robert and Burger, Doug and
		  Keckler, Stephen W. and McKinley, Kathryn S.},
  title		= {Dataflow Predication},
  booktitle	= {MICRO 39},
  year		= {2006},
  isbn		= {0-7695-2732-9},
  pages		= {89--102},
  numpages	= {14},
  doi		= {10.1109/MICRO.2006.17},
  acmid		= {1194830}
}

@Book{		  snir:1998:mcr:552013,
  author	= {Snir, Marc and Otto, Steve and Huss-Lederman, Steven and
		  Walker, David and Dongarra, Jack},
  title		= {{MPI}-The Complete Reference, Volume 1: The {MPI} Core},
  year		= {1998},
  isbn		= {0262692155},
  edition	= {2nd. (Revised)},
  NOpublisher	= {The MIT Press}
}

@InProceedings{	  sridharan:ics2013,
  author	= {Srinath Sridharan and Gagan Gupta and Gurindar S. Sohi},
  title		= {Holistic run-time parallelism management for time and
		  energy efficiency},
  booktitle	= {ICS},
  year		= {2013},
  pages		= {337-348},
  ee		= {http://doi.acm.org/10.1145/2464996.2465016}
}

@InProceedings{	  srikantaiah:2009:scc:1669112.1669177,
  author	= {Srikantaiah, Shekhar and Kandemir, Mahmut and Wang, Qian},
  title		= {SHARP Control: Controlled Shared Cache Management in Chip
		  Multiprocessors},
  booktitle	= {Proceedings of the 42Nd Annual IEEE/ACM International
		  Symposium on Microarchitecture},
  series	= {MICRO 42},
  year		= {2009},
  isbn		= {978-1-60558-798-1},
  location	= {New York, New York},
  pages		= {517--528},
  numpages	= {12},
  doi		= {10.1145/1669112.1669177},
  acmid		= {1669177},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA}
}

@Article{	  suleman:2008:ftp:1353534.1346317,
  author	= {Suleman, M. Aater and Qureshi, Moinuddin K. and Patt, Yale
		  N.},
  title		= {Feedback-driven Threading: Power-efficient and
		  High-performance Execution of Multi-threaded Workloads on
		  CMPs},
  journal	= {SIGARCH Computer Architecture News},
  issue_date	= {March 2008},
  volume	= {36},
  number	= {1},
  month		= mar,
  year		= {2008},
  issn		= {0163-5964},
  pages		= {277--286},
  numpages	= {10},
  doi		= {10.1145/1353534.1346317},
  acmid		= {1346317},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {CMP, bandwidth, multi-threaded, synchronization}
}

@InProceedings{	  symeonidou:2013:ddr:2488551.2488558,
  author	= {Symeonidou, Christi and Pratikakis, Polyvios and Bilas,
		  Angelos and Nikolopoulos, Dimitrios S.},
  title		= {{DRASync}: Distributed Region-based Memory Allocation and
		  Synchronization},
  booktitle	= {EuroMPI},
  year		= {2013},
  isbn		= {978-1-4503-1903-4},
  location	= {Madrid, Spain},
  pages		= {49--54},
  numpages	= {6},
  doi		= {10.1145/2488551.2488558},
  acmid		= {2488558},
  keywords	= {distributed, locking, memory management, synchronization}
}

@InProceedings{	  t.c.:2011:cpp:2058521.2058740,
  author	= {T.C., Deepak Shekhar and Varaganti, Kiran and Suresh,
		  Rahul and Garg, Rahul and Ramamoorthy, Ramalingam},
  title		= {Comparison of Parallel Programming Models for Multicore
		  Architectures},
  booktitle	= {IPDPSW},
  year		= {2011},
  isbn		= {978-0-7695-4577-6},
  pages		= {1675--1682},
  numpages	= {8},
  doi		= {10.1109/IPDPS.2011.324},
  acmid		= {2058740}
}

@InProceedings{	  teran:2005:rqf:1073368.1073394,
  author	= {Teran, Joseph and Sifakis, Eftychios and Irving, Geoffrey
		  and Fedkiw, Ronald},
  title		= {Robust Quasistatic Finite Elements and Flesh Simulation},
  booktitle	= {SCA},
  year		= {2005},
  isbn		= {1-59593-198-8},
  location	= {Los Angeles, California},
  pages		= {181--190},
  numpages	= {10},
  doi		= {10.1145/1073368.1073394},
  acmid		= {1073394}
}

@InProceedings{	  totoni2014,
  author	= {Totoni, Ehsan and Torrellas, Josep and Kale, Laxmikant
		  V.},
  title		= {Using an Adaptive HPC Runtime System to Reconfigure the
		  Cache Hierarchy},
  booktitle={Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
  series	= {SC'14},
  year		= {2014},
  isbn		= {978-1-4799-5500-8},
  location	= {New Orleans, Louisana},
  pages		= {1047--1058},
  numpages	= {12},
  doi		= {10.1109/SC.2014.90}
}

@Article{	  tzenakis:2012:bbd:2370036.2145864,
  author	= {Tzenakis, George and Papatriantafyllou, Angelos and
		  Kesapides, John and Pratikakis, Polyvios and
		  Vandierendonck, Hans and Nikolopoulos, Dimitrios S.},
  title		= {{BDDT}: Block-level Dynamic Dependence Analysis for
		  Deterministic Task-based Parallelism},
  journal	= {SIGPLAN Notices},
  issue_date	= {August 2012},
  volume	= {47},
  number	= {8},
  month		= feb,
  year		= {2012},
  issn		= {0362-1340},
  pages		= {301--302},
  numpages	= {2},
  doi		= {10.1145/2370036.2145864},
  acmid		= {2145864},
  keywords	= {compilers and runtime systems, middleware for parallel
		  systems, synchronization and concurrency control,
		  task-parallel libraries}
}

@InProceedings{	  vandierendonck:2011:ppg:2001252.2001265,
  acmid		= {2001265},
  @NOaddress	= {Berkeley, CA, USA},
  author	= {Vandierendonck, Hans and Pratikakis, Polyvios and
		  Nikolopoulos, Dimitrios S.},
  booktitle	= {Proceedings of the 3rd USENIX Conference on Hot Topic in
		  Parallelism},
  location	= {Berkeley, CA},
  numpages	= {1},
  pages		= {13--13},
  NOpublisher	= {USENIX Association},
  series	= {HotPar'11},
  title		= {Parallel Programming of General-purpose Programs Using
		  Task-based Programming Models},
  year		= {2011},
  bdsk-url-1	= {http://dl.acm.org/citation.cfm?id=2001252.2001265}
}

@InProceedings{	  vandierendonck:2013:dsp:2503210.2503233,
  acmid		= {2503233},
  @NOaddress	= {New York, NY, USA},
  articleno	= {32},
  author	= {Vandierendonck, Hans and Chronaki, Kallia and
		  Nikolopoulos, Dimitrios S.},
  booktitle	= {Proceedings of the International Conference on High
		  Performance Computing, Networking, Storage and Analysis},
  isbn		= {978-1-4503-2378-9},
  location	= {Denver, Colorado},
  numpages	= {12},
  pages		= {32:1--32:12},
  NOpublisher	= {ACM},
  series	= {SC '13},
  title		= {Deterministic Scale-free Pipeline Parallelism with
		  Hyperqueues},
  year		= {2013},
  bdsk-url-1	= {http://doi.acm.org/10.1145/2503210.2503233},
  bdsk-url-2	= {http://dx.doi.org/10.1145/2503210.2503233}
}

@InProceedings{	  xu:2010:mmb:1854273.1854306,
  author	= {Xu, Di and Wu, Chenggang and Yew, Pen-Chung},
  title		= {On Mitigating Memory Bandwidth Contention Through
		  Bandwidth-aware Scheduling},
  booktitle	= {Proceedings of the 19th International Conference on
		  Parallel Architectures and Compilation Techniques},
  series	= {PACT '10},
  year		= {2010},
  isbn		= {978-1-4503-0178-7},
  location	= {Vienna, Austria},
  pages		= {237--248},
  numpages	= {12},
  doi		= {10.1145/1854273.1854306},
  acmid		= {1854306},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {bus contention, memory bandwidth, process scheduling}
}

@InProceedings{	  yazdanpanah:iccs2013,
  author	= {Fahimeh Yazdanpanah and Daniel Jim{\'e}nez-Gonz{\'a}lez
		  and Carlos Alvarez-Martinez and Yoav Etsion and Rosa M.
		  Badia},
  title		= {Analysis of the Task Superscalar Architecture Hardware
		  Design},
  booktitle	= {ICCS},
  year		= {2013},
  pages		= {339-348},
  ee		= {http://dx.doi.org/10.1016/j.procs.2013.05.197}
}

@InCollection{	  zakkak,
  year		= {2013},
  isbn		= {978-3-642-45292-5},
  booktitle	= {APPT},
  volume	= {8299},
  doi		= {10.1007/978-3-642-45293-2_1},
  title		= {Inference and Declaration of Independence in Task-Parallel
		  Programs},
  keywords	= {Task-Parallelism; Static Analysis; Dependence Analysis;
		  Deterministic Execution},
  author	= {Zakkak, FoivosS. and Chasapis, Dimitrios and Pratikakis,
		  Polyvios and Bilas, Angelos and Nikolopoulos, DimitriosS.},
  pages		= {1-16},
  language	= {English}
}

@Article{	  zheng2011,
  author	= {Zheng, Gengbin and Bhatel{\'e}, Abhinav and Meneses,
		  Esteban and Kal{\'e}, Laxmikant V.},
  title		= {Periodic Hierarchical Load Balancing for Large
		  Supercomputers},
  journal	= {International Journal on High Performance Computing Applications},
  issue_date	= {November 2011},
  volume	= {25},
  number	= {4},
  month		= nov,
  year		= {2011},
  issn		= {1094-3420},
  pages		= {371--385},
  numpages	= {15},
  doi		= {10.1177/1094342010394383},
  acmid		= {2076561},
  NOpublisher	= {Sage Publications, Inc.},
  NOaddress	= {Thousand Oaks, CA, USA},
  keywords	= {hierarchical algorithms, load balancing, parallel
		  applications, performance study, scalability}
}

@Article{	  zhuravlev:2010:asr:1735971.1736036,
  author	= {Zhuravlev, Sergey and Blagodurov, Sergey and Fedorova,
		  Alexandra},
  title		= {Addressing Shared Resource Contention in Multicore
		  Processors via Scheduling},
  journal	= {SIGPLAN Notices},
  issue_date	= {March 2010},
  volume	= {45},
  number	= {3},
  month		= mar,
  year		= {2010},
  issn		= {0362-1340},
  pages		= {129--142},
  numpages	= {14},
  doi		= {10.1145/1735971.1736036},
  acmid		= {1736036},
  NOpublisher	= {ACM},
  NOaddress	= {New York, NY, USA},
  keywords	= {multicore processors, scheduling, shared resource
		  contention}
}

@InProceedings{	  zuckerman:2011:ucp:2000417.2000424,
  acmid		= {2000424},
  author	= {Zuckerman, St{\'e}phane and Suetterlein, Joshua and
		  Knauerhase, Rob and Gao, Guang R.},
  booktitle	= {International Workshop on Adaptive Self-Tuning Computing Systems for the Exaflop Era},
  series	= {EXADAPT '11},
  isbn		= {978-1-4503-0708-6},
  keywords	= {dataflow, exascale, manycore, program execution model},
  location	= {San Jose, California, USA},
  numpages	= {6},
  pages		= {64--69},
  NOpublisher	= {ACM},
  title		= {Using a "Codelet" Program Execution Model for Exascale
		  Machines: Position Paper},
  year		= {2011},
  bdsk-url-1	= {http://doi.acm.org/10.1145/2000417.2000424},
  bdsk-url-2	= {http://dx.doi.org/10.1145/2000417.2000424}
}

@article{Chasapis:2015:PEI:2836331.2829952,
 author = {Chasapis, Dimitrios and Casas, Marc and Moret\'{o}, Miquel and Vidal, Raul and Ayguad{\'e}, Eduard and Labarta, Jes\'{u}s and Valero, Mateo},
 title = {PARSECSs: Evaluating the Impact of Task Parallelism in the PARSEC Benchmark Suite},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {January 2016},
 volume = {12},
 number = {4},
 month = dec,
 year = {2015},
 issn = {1544-3566},
 pages = {41:1--41:22},
 articleno = {41},
 numpages = {22},
 doi = {10.1145/2829952},
 acmid = {2829952},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {Parallel Applications, concurrency, parallel architectures, parallel benchmarks, parallel runtime systems, scalable applications, synchronization, task-based programming models},
}

@inproceedings{slurm_02,
    author = {Jette, Morris A. and Yoo, Andy B. and Grondona, Mark},
    booktitle = {In Lecture Notices in Computer Science: Proceedings of Job Scheduling Strategies for Parallel Processing (JSSPP) 2003},
    citeulike-article-id = {10601753},
    keywords = {batch, scheduling},
    pages = {44--60},
    posted-at = {2012-04-23 17:57:06},
    priority = {2},
    NOpublisher = {Springer-Verlag},
    title = {{SLURM: Simple Linux Utility for Resource Management}},
    year = {2002}
}

 
@inproceedings{Rangan:2009:TMF:1555754.1555793,
 author = {Rangan, Krishna K. and Wei, Gu-Yeon and Brooks, David},
 title = {Thread Motion: Fine-grained Power Management for Multi-core Systems},
 booktitle = {Proceedings of the 36th Annual International Symposium on Computer Architecture},
 series = {ISCA '09},
 year = {2009},
 isbn = {978-1-60558-526-0},
 location = {Austin, TX, USA},
 pages = {302--313},
 numpages = {12},
 doi = {10.1145/1555754.1555793},
 acmid = {1555793},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {dvfs, multi-core power management, thread motion},
} 

@inproceedings{Hoffmann:2013:RPI:2525526.2525854,
 author = {Hoffmann, Henry},
 title = {Racing and Pacing to Idle: An Evaluation of Heuristics for Energy-aware Resource Allocation},
 booktitle = {Proceedings of the Workshop on Power-Aware Computing and Systems},
 series = {HotPower '13},
 year = {2013},
 isbn = {978-1-4503-2458-8},
 location = {Farmington, Pennsylvania},
 pages = {13:1--13:5},
 articleno = {13},
 numpages = {5},
 doi = {10.1145/2525526.2525854},
 acmid = {2525854},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {energy-aware computing, optimization, power-aware computing, resource allocation},
} 

@inproceedings{Wang:2012:EVM:2499406.2499453,
 author = {Wang, Yefu and Wang, Xiaorui and Chen, Yuan},
 title = {Energy-efficient Virtual Machine Scheduling in Performance-asymmetric Multi-core Architectures},
 booktitle = {Proceedings of the 8th International Conference on Network and Service Management},
 series = {CNSM '12},
 year = {2013},
 isbn = {978-1-4503-2210-2},
 location = {Las Vegas, Nevada},
 pages = {288--294},
 numpages = {7},
 acmid = {2499453},
 NOpublisher = {International Federation for Information Processing},
 NOaddress = {Laxenburg, Austria, Austria},
} 
 
@INPROCEEDINGS{4798265,
  author={Herbert, S. and Marculescu, D.},
  booktitle={High Performance Computer Architectures},
  series={HPCA'09},
  title={Variation-aware dynamic voltage/frequency scaling},
  year={2009},
  pages={301-312},
}

@inproceedings{Gholkar:2016:PTH:2967938.2967961,
 author = {Gholkar, Neha and Mueller, Frank and Rountree, Barry},
 title = {Power Tuning HPC Jobs on Power-Constrained Systems},
 booktitle = {Proceedings of the 2016 International Conference on Parallel Architectures and Compilation},
 series = {PACT '16},
 year = {2016},
 isbn = {978-1-4503-4121-9},
 location = {Haifa, Israel},
 pages = {179--191},
 numpages = {13},
 doi = {10.1145/2967938.2967961},
 acmid = {2967961},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {performance variation, power-constrained computing},
}

@Inbook{Marathe2015,
author="Marathe, Aniruddha and Bailey, Peter E. and Lowenthal, David K. and Rountree, Barry and Schulz, Martin and de Supinski, Bronis R.",
editor="Kunkel, Julian M. and Ludwig, Thomas",
title="A Run-Time System for Power-Constrained HPC Applications",
bookTitle="High Performance Computing: 30th International Conference, ISC High Performance 2015, Frankfurt, Germany, July 12-16, 2015, Proceedings",
year="2015",
NOpublisher="Springer International Publishing",
NOaddress="Cham",
pages="394--408",
abstract="As the HPC community attempts to reach exascale performance, power will be one of the most critical constrained resources. Achieving practical exascale computing will therefore rely on optimizing performance subject to a power constraint. However, this additional complication should not add to the burden of application developers; optimizing the run-time environment given restricted power will primarily be the job of high-performance system software.",
isbn="978-3-319-20119-1", doi="10.1007/978-3-319-20119-1_28",
url="https://doi.org/10.1007/978-3-319-20119-1_28",
}

@inproceedings{Bertran:2012:SEC:2457472.2457499,
 author = {Bertran, Ramon and Buyuktosunoglu, Alper and Gupta, Meeta S. and Gonzalez, Marc and Bose, Pradip},
 title = {Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks},
 booktitle = {Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-45},
 year = {2012},
 isbn = {978-0-7695-4924-8},
 location = {Vancouver, B.C., CANADA},
 pages = {199--211},
 numpages = {13},
 doi = {10.1109/MICRO.2012.27},
 acmid = {2457499},
 NOpublisher = {IEEE Computer Society},
 NOaddress = {Washington, DC, USA},
 keywords = {automated micro-benchmarks, counter-based power models, energy per instruction, max-power stressmark},
} 

@inproceedings{Bertran:2010:DRP:1810085.1810108,
 author = {Bertran, Ramon and Gonzalez, Marc and Martorell, Xavier and Navarro, Nacho and Ayguade, Eduard},
 title = {Decomposable and Responsive Power Models for Multicore Processors Using Performance Counters},
 booktitle = {Proceedings of the 24th ACM International Conference on Supercomputing},
 series = {ICS '10},
 year = {2010},
 isbn = {978-1-4503-0018-6},
 location = {Tsukuba, Ibaraki, Japan},
 pages = {147--158},
 numpages = {12},
 doi = {10.1145/1810085.1810108},
 acmid = {1810108},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {performance counters, power estimation},
} 

@ARTICLE{6189333,
author={R. Bertran and M. Gonzalez and X. Martorell and N. Navarro and E. Ayguade},
journal={IEEE Transactions on Computers},
title={A Systematic Methodology to Generate Decomposable and Responsive Power Models for CMPs},
year={2013},
volume={62},
number={7},
pages={1289-1302},
keywords={multiprocessing systems;power aware computing;resource allocation;CMP;DVFS configuration;Intel Core 2 Duo;LMBENCH benchmark;NAS benchmark;PMC;SPECcpu2006 benchmark;decomposable power model;energy-efficient multicore processors;multicore architecture;multiple cores;performance monitoring counter;power behavior;power consumption;power phase detection;power saving technique;power-aware policy;processor design;resource sharing;responsive power model generation;Accuracy;Central Processing Unit;Computer architecture;Iron;Microarchitecture;Power demand;Program processors;Accuracy;Central Processing Unit;Computer architecture;Iron;Microarchitecture;Modeling techniques;Power demand;Program processors;dynamic voltage and frequency scaling;energy accounting;performance counters;power modeling;responsiveness},
doi={10.1109/TC.2012.97},
ISSN={0018-9340},
month={July},
}

@inproceedings{Inadomi:2015:AMI:2807591.2807638,
 author = {Inadomi, Yuichi and Patki, Tapasya and Inoue, Koji and Aoyagi, Mutsumi and Rountree, Barry and Schulz, Martin and Lowenthal, David and Wada, Yasutaka and Fukazawa, Keiichiro and Ueda, Masatsugu and Kondo, Masaaki and Miyoshi, Ikuo},
 title = {Analyzing and Mitigating the Impact of Manufacturing Variability in Power-constrained Supercomputing},
 booktitle = {Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
 series = {SC '15},
 year = {2015},
 isbn = {978-1-4503-3723-6},
 location = {Austin, Texas},
 pages = {78:1--78:12},
 articleno = {78},
 numpages = {12},
 doi = {10.1145/2807591.2807638},
 acmid = {2807638},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {performance modeling, power-constrained HPC},
}

@inproceedings{Ellsworth:2015:DPS:2807591.2807643,
 author = {Ellsworth, Daniel A. and Malony, Allen D. and Rountree, Barry and Schulz, Martin},
 title = {Dynamic Power Sharing for Higher Job Throughput},
 booktitle = {Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
 series = {SC '15},
 year = {2015},
 isbn = {978-1-4503-3723-6},
 location = {Austin, Texas},
 pages = {80:1--80:11},
 articleno = {80},
 numpages = {11},
 doi = {10.1145/2807591.2807643},
 acmid = {2807643},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {HPC, RAPL, hardware over-provisioning, power bound},
} 

@inproceedings{Chasapis:2016:RMM:2925426.2926279,
 author = {Chasapis, Dimitrios and Casas, Marc and Moret\'{o}, Miquel and Schulz, Martin and Ayguad{\'e}, Eduard and Labarta, Jesus and Valero, Mateo},
 title = {Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes},
 booktitle = {Proceedings of the 2016 International Conference on Supercomputing},
 series = {ICS '16},
 year = {2016},
 isbn = {978-1-4503-4361-9},
 location = {Istanbul, Turkey},
 pages = {5:1--5:12},
 articleno = {5},
 numpages = {12},
 doi = {10.1145/2925426.2926279},
 acmid = {2926279},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {High Performance Computing, Manufacturing Variability, Parallel Architectures, Parallel Programming, Pararallel Runtimes, Power and Energy},
} 

@article{Singh:2009:RTP:1577129.1577137,
 author = {Singh, Karan and Bhadauria, Major and McKee, Sally A.},
 title = {Real Time Power Estimation and Thread Scheduling via Performance Counters},
 journal = {SIGARCH Computer Architectures News},
 issue_date = {May 2009},
 volume = {37},
 number = {2},
 month = jul,
 year = {2009},
 issn = {0163-5964},
 pages = {46--55},
 numpages = {10},
 doi = {10.1145/1577129.1577137},
 acmid = {1577137},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
} 

@inproceedings{Teodorescu:2008:VAS:1381306.1382152,
 author = {Teodorescu, Radu and Torrellas, Josep},
 title = {Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors},
 booktitle = {Proceedings of the 35th Annual International Symposium on Computer Architecture},
 series = {ISCA '08},
 year = {2008},
 isbn = {978-0-7695-3174-8},
 pages = {363--374},
 numpages = {12},
 doi = {10.1109/ISCA.2008.40},
 acmid = {1382152},
 NOpublisher = {IEEE Computer Society},
 NOaddress = {Washington, DC, USA},
 keywords = {Process variation, power management, application scheduling},
} 

@inproceedings{Rountree:2012:BDF:2357488.2357648,
 author = {Rountree, Barry and Ahn, Dong H. and de Supinski, Bronis R. and Lowenthal, David K. and Schulz, Martin},
 title = {Beyond DVFS: A First Look at Performance Under a Hardware-Enforced Power Bound},
 booktitle = {Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops \& PhD Forum},
 series = {IPDPSW '12},
 year = {2012},
 isbn = {978-0-7695-4676-6},
 pages = {947--953},
 numpages = {7},
 doi = {10.1109/IPDPSW.2012.116},
 acmid = {2357648},
 NOpublisher = {IEEE Computer Society},
 NOaddress = {Washington, DC, USA},
 keywords = {Power bound, RAPL},
} 

@manual{fquesnel:progguide:intel10,
    NOaddress = {Santa Clara, CA, USA},
    citeulike-article-id = {7544406},
    keywords = {technical\_doc},
    month = jun,
    organization = {Intel},
    posted-at = {2010-07-27 14:35:07},
    priority = {2},
    title = {{Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, Part 1}},
    year = {2010}
} 

@inproceedings{Isci:2003:RPM:956417.956567,
 author = {Isci, Canturk and Martonosi, Margaret},
 title = {Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data},
 booktitle = {Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 36},
 year = {2003},
 isbn = {0-7695-2043-X},
 pages = {93--},
 acmid = {956567},
 NOpublisher = {IEEE Computer Society},
 NOaddress = {Washington, DC, USA},
} 

@inproceedings{Joseph:2001:RPE:383082.383119,
 author = {Joseph, Russ and Martonosi, Margaret},
 title = {Run-time Power Estimation in High Performance Microprocessors},
 booktitle = {Proceedings of the 2001 International Symposium on Low Power Electronics and Design},
 series = {ISLPED '01},
 year = {2001},
 isbn = {1-58113-371-5},
 location = {Huntington Beach, California, USA},
 pages = {135--140},
 numpages = {6},
 doi = {10.1145/383082.383119},
 acmid = {383119},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
}  

@inproceedings{Bellosa:2000:BED:566726.566736,
 author = {Bellosa, Frank},
 title = {The Benefits of Event: Driven Energy Accounting in Power-sensitive Systems},
 booktitle = {Proceedings of the 9th Workshop on ACM SIGOPS European Workshop: Beyond the PC: New Challenges for the Operating System},
 series = {EW 9},
 year = {2000},
 location = {Kolding, Denmark},
 pages = {37--42},
 numpages = {6},
 doi = {10.1145/566726.566736},
 acmid = {566736},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
}

@inproceedings{Bircher:2005:RIM:1077603.1077668,
 author = {Bircher, W. L. and Valluri, M. and Law, J. and John, L. K.},
 title = {Runtime Identification of Microprocessor Energy Saving Opportunities},
 booktitle = {Proceedings of the 2005 International Symposium on Low Power Electronics and Design},
 series = {ISLPED '05},
 year = {2005},
 isbn = {1-59593-137-6},
 location = {San Diego, CA, USA},
 pages = {275--280},
 numpages = {6},
 doi = {10.1145/1077603.1077668},
 acmid = {1077668},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {energy efficiency, modeling, power, speculative microprocessors},
} 
 
@inproceedings{Li:2003:RME:781027.781048,
 author = {Li, Tao and John, Lizy Kurian},
 title = {Run-time Modeling and Estimation of Operating System Power Consumption},
 booktitle = {Proceedings of the 2003 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems},
 series = {SIGMETRICS '03},
 year = {2003},
 isbn = {1-58113-664-1},
 location = {San Diego, CA, USA},
 pages = {160--171},
 numpages = {12},
 doi = {10.1145/781027.781048},
 acmid = {781048},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {low power, operating system, power estimation},
} 

@techreport{Totoni:tech:2014,
     title = {Scheduling for HPC Systems with Process Variation Heterogeneity},
     author = {Ehsan Totoni and Akhil Langer and Josep Torrellas and Laxmikant V.Kale},
     year = {2014},
     institution = {University of Illinois at Urbana-Champaign},
}

@misc{Green500:2017,
  title = {The {Green500} List},
  howpublished = {\url{http://www.green500.org}},
	month = {June},
	year = {2017},
	key = {green500}
}

@techreport{ASCAC:tech:2014,
	title = {Top ten exascale research challenges},
	author = {ASCAC Subcomittee},
	month = {February},
	year = {2014},
	institution = {US Department of Energy},
	NOaddress = {Washignton, DC, USA}
}

@INPROCEEDINGS{7515666,
author={T. Cao and Y. He and M. Kondo},
booktitle={2016 16th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid)},
title={Demand-Aware Power Management for Power-Constrained HPC Systems},
year={2016},
volume={},
number={},
pages={21-31},
keywords={large-scale systems;parallel processing;power aware computing;scheduling;CPU power cap;demand-aware power management framework;high-performance computing systems;job scheduler;large scale system;overprovisioned HPC systems;power budget;power manager;power-constrained HPC systems;Hardware;Monitoring;Power control;Power demand;Resource management;Supercomputers;Throughput;Adaptive Power Management;Extreme-Scale Computing;HPC System;Hardware Overprovisioned System;Job Scheduling},
doi={10.1109/CCGrid.2016.25},
ISSN={},
month={May},}

@article{Etinski2012615,
title = "Parallel job scheduling for power constrained \{HPC\} systems ",
journal = "Parallel Computing ",
volume = "38",
number = "12",
pages = "615 - 630",
year = "2012",
note = "",
issn = "0167-8191",
doi = "https://doi.org/10.1016/j.parco.2012.08.001",
author = "M. Etinski and J. Corbalan and J. Labarta and M. Valero",
keywords = "Power budget",
keywords = "CPU power consumption",
keywords = "Parallel job scheduling "
}

@article{Bircher:2012:CSP:2196827.2196987,
 author = {Bircher, William Lloyd and John, Lizy K.},
 title = {Complete System Power Estimation Using Processor Performance Events},
 journal = {IEEE Transactions on Computers},
 issue_date = {April 2012},
 volume = {61},
 number = {4},
 month = apr,
 year = {2012},
 issn = {0018-9340},
 pages = {563--577},
 numpages = {15},
 doi = {10.1109/TC.2011.47},
 acmid = {2196987},
 NOpublisher = {IEEE Computer Society},
 NOaddress = {Washington, DC, USA},
 keywords = {Energy-aware systems, evaluation, measurement, modeling, power management.},
} 

@inproceedings{Goel:2010:PSP:1909624.1909734,
 author = {Goel, Bhavishya and McKee, Sally A. and Gioiosa, Roberto and Singh, Karan and Bhadauria, Major and Cesati, Marco},
 title = {Portable, Scalable, Per-core Power Estimation for Intelligent Resource Management},
 booktitle = {Proceedings of the International Conference on Green Computing},
 series = {GREENCOMP '10},
 year = {2010},
 isbn = {978-1-4244-7612-1},
 pages = {135--146},
 numpages = {12},
 doi = {10.1109/GREENCOMP.2010.5598313},
 acmid = {1909734},
 NOpublisher = {IEEE Computer Society},
 NOaddress = {Washington, DC, USA},
}

@inproceedings{Patki:2015:PRM:2749246.2749262,
 author = {Patki, Tapasya and Lowenthal, David K. and Sasidharan, Anjana and Maiterth, Matthias and Rountree, Barry L. and Schulz, Martin and de Supinski, Bronis R.},
 title = {Practical Resource Management in Power-Constrained, High Performance Computing},
 booktitle = {Proceedings of the 24th International Symposium on High-Performance Parallel and Distributed Computing},
 series = {HPDC '15},
 year = {2015},
 isbn = {978-1-4503-3550-8},
 location = {Portland, Oregon, USA},
 pages = {121--132},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2749246.2749262},
 doi = {10.1145/2749246.2749262},
 acmid = {2749262},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {power-constrained hpc, resource management},
} 

@article{Jin:2006:PCM:1143496.1143503,
 author = {Jin, Haoqiang and Van der Wijngaart, Rob F.},
 title = {Performance Characteristics of the Multi-zone NAS Parallel Benchmarks},
 journal = {Journal of Parallel and Distributed Computing},
 issue_date = {May 2006},
 volume = {66},
 number = {5},
 month = may,
 year = {2006},
 issn = {0743-7315},
 pages = {674--685},
 numpages = {12},
 url = {http://dx.doi.org/10.1016/j.jpdc.2005.06.016},
 doi = {10.1016/j.jpdc.2005.06.016},
 acmid = {1143503},
 NOpublisher = {Academic Press, Inc.},
 NOaddress = {Orlando, FL, USA},
 keywords = {Hybrid programming, Multi-zone parallel benchmarks, Parallel computers, Performance model},
} 

@article{Esmaeilzadeh:2013:PCM:2408776.2408797,
	author = {Esmaeilzadeh, Hadi and Blem, Emily and Amant, Ren{\'e}e St. and Sankaralingam, Karthikeyan and Burger, Doug},
	title = {Power Challenges May End the Multicore Era},
	journal = {Commun. ACM},
	issue_date = {February 2013},
	volume = {56},
	number = {2},
	month = feb,
	year = {2013},
	issn = {0001-0782},
	pages = {93--102},
	numpages = {10},
	url = {http://doi.acm.org.recursos.biblioteca.upc.edu/10.1145/2408776.2408797},
	doi = {10.1145/2408776.2408797},
	acmid = {2408797},
	NOpublisher = {ACM},
	NOaddress = {New York, NY, USA},
} 

@article{Borkar:2005:DRS:1108266.1108285,
	author = {Borkar, Shekhar},
	title = {Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation},
	journal = {IEEE Micro},
	issue_date = {November 2005},
	volume = {25},
	number = {6},
	month = nov,
	year = {2005},
	issn = {0272-1732},
	pages = {10--16},
	numpages = {7},
	url = {http://dx.doi.org/10.1109/MM.2005.110},
	doi = {10.1109/MM.2005.110},
	acmid = {1108285},
	NOpublisher = {IEEE Computer Society Press},
	NOaddress = {Los Alamitos, CA, USA},
	keywords = {Hardware Computer System Organization},
} 

@article{Bowman:2009:IDW:1721474.1721476,
	author = {Bowman, Keith A. and Alameldeen, Alaa R. and Srinivasan, Srikanth T. and Wilkerson, Chris B.},
	title = {Impact of Die-to-die and Within-die Parameter Variations on the Clock Frequency and Throughput of Multi-core Processors},
	journal = {IEEE Transactions on Very Large Scale Integrated Systems},
	issue_date = {December 2009},
	volume = {17},
	number = {12},
	month = dec,
	year = {2009},
	issn = {1063-8210},
	pages = {1679--1690},
	numpages = {12},
	url = {http://dx.doi.org/10.1109/TVLSI.2008.2006057},
	doi = {10.1109/TVLSI.2008.2006057},
	acmid = {1721476},
	NOpublisher = {IEEE Educational Activities Department},
	NOaddress = {Piscataway, NJ, USA},
	keywords = {Clock frequency distribution, clock frequency distribution, critical path delay variations, die-to-die (D2D) variations, inter-die variations, intra-die variations, maximum clock frequency (FMAX) distribution, multi-core, parameter fluctuations, parameter variations, performance distribution, throughput distribution, within-die (WID) variations},
} 


@inproceedings{DBLP:conf/iwomp/VidalCMCFMALV15,
	author = {Raul Vidal and Marc Casas and Miquel Moret{\'{o}} and Dimitrios Chasapis and Roger Ferrer and Xavier Martorell and Eduard Ayguad{\'{e}} and Jes{\'{u}}s Labarta and Mateo Valero},
	title = {Evaluating the Impact of OpenMP 4.0 Extensions on Relevant Parallel Workloads},
	booktitle = {OpenMP: Heterogenous Execution and Data Movements - 11th International Workshop on OpenMP, {IWOMP} 2015, Aachen, Germany, October 1-2, 2015, Proceedings},
	pages = {60--72},
	year = {2015},
	url = {https://doi.org/10.1007/978-3-319-24595-9_5},
	doi = {10.1007/978-3-319-24595-9_5},
	timestamp = {Sat, 16 Sep 2017 12:10:21 +0200},
	biburl = {https://dblp.org/rec/bib/conf/iwomp/VidalCMCFMALV15},
	bibsource = {dblp computer science bibliography, https://dblp.org}
}

@incollection{Moore:2000:CMC:333067.333074,
	author = {Moore, Gordon E.},
	chapter = {Cramming More Components Onto Integrated Circuits},
	title = {Readings in Computer Architecture},
	editor = {Hill, Mark D. and Jouppi, Norman P. and Sohi, Gurindar S.},
	year = {2000},
	isbn = {1-55860-539-8},
	pages = {56--59},
	numpages = {4},
	url = {http://dl.acm.org/citation.cfm?id=333067.333074},
	acmid = {333074},
	NOpublisher = {Morgan Kaufmann Publishers Inc.},
	NOaddress = {San Francisco, CA, USA},
} 

@inproceedings{Wall:1991:LIP:106972.106991,
	author = {Wall, David W.},
	title = {Limits of Instruction-level Parallelism},
	booktitle = {Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems},
	series = {ASPLOS IV},
	year = {1991},
	isbn = {0-89791-380-9},
	location = {Santa Clara, California, USA},
	pages = {176--188},
	numpages = {13},
	url = {http://doi.acm.org/10.1145/106972.106991},
	doi = {10.1145/106972.106991},
	acmid = {106991},
	NOpublisher = {ACM},
	NOaddress = {New York, NY, USA},
}

@inproceedings{Rimal:2009:TSC:1683301.1684085,
	author = {Rimal, Bhaskar Prasad and Choi, Eunmi and Lumb, Ian},
	title = {A Taxonomy and Survey of Cloud Computing Systems},
	booktitle = {Proceedings of the 2009 Fifth International Joint Conference on INC, IMS and IDC},
	series = {NCM '09},
	year = {2009},
	isbn = {978-0-7695-3769-6},
	pages = {44--51},
	numpages = {8},
	url = {https://doi.org/10.1109/NCM.2009.218},
	doi = {10.1109/NCM.2009.218},
	acmid = {1684085},
	NOpublisher = {IEEE Computer Society},
	NOaddress = {Washington, DC, USA},
	keywords = {Cloud Computing, Distributed Computing, Taxonomy, Evolution, Massive Data, Large Scale Processors},
} 

@ARTICLE{917539,
				author={T. Mudge},
				journal={Computer},
				title={Power: a first-class architectural design constraint},
				year={2001},
				volume={34},
				number={4},
				pages={52-58},
				keywords={computer architecture;computer power supplies;logic design;mobile communication;portable computers;power consumption;architectural design constraint;computer architecture;design process;high-end systems;mobile communication devices;performance;portable computers;power consumption;CMOS logic circuits;Energy consumption;Equations;Frequency;Portable computers;Power system modeling;Semiconductor device modeling;Switches;Voltage;Web server},
				doi={10.1109/2.917539},
				ISSN={0018-9162},
				month={Apr},}

@ARTICLE{1050511,
				author={R. H. Dennard and F. H. Gaensslen and V. L. Rideout and E. Bassous and A. R. LeBlanc},
				journal={IEEE Journal of Solid-State Circuits},
				title={Design of ion-implanted MOSFET's with very small physical dimensions},
				year={1974},
				volume={9},
				number={5},
				pages={256-268},
				keywords={Digital integrated circuits;Field effect transistors;Ion implantation;Semiconductor device manufacture;Switching circuits;digital integrated circuits;field effect transistors;ion implantation;semiconductor device manufacture;switching circuits;Digital integrated circuits;Doping profiles;Fabrication;Ion implantation;Length measurement;MOSFET circuits;Predictive models;Semiconductor process modeling;Switching circuits;Threshold voltage},
				doi={10.1109/JSSC.1974.1050511},
				ISSN={0018-9200},
				month={Oct},}

@misc{TOP500,
	title = {{TOP500 Supercomputer Site}},
	howpublished = {\url{http://www.top500.org}},
	year = 2018,
	key = {TOP500}
}

@inproceedings{Marathe:2017:ESP:3149412.3149421,
	author = {Marathe, Aniruddha and Zhang, Yijia and Blanks, Grayson and Kumbhare, Nirmal and Abdulla, Ghaleb and Rountree, Barry},
	title = {An Empirical Survey of Performance and Energy Efficiency Variation on Intel Processors},
	booktitle = {Proceedings of the 5th International Workshop on Energy Efficient Supercomputing},
	series = {E2SC'17},
	year = {2017},
	isbn = {978-1-4503-5132-4},
	location = {Denver, CO, USA},
	pages = {9:1--9:8},
	articleno = {9},
	numpages = {8},
	url = {http://doi.acm.org/10.1145/3149412.3149421},
	doi = {10.1145/3149412.3149421},
	acmid = {3149421},
	NOpublisher = {ACM},
	NOaddress = {New York, NY, USA},
	keywords = {Empirical studies, Energy distribution, Performance analysis},
}

@article{ShuaiwenSong:2009:EPA:1572226.1572228,
	author = {Shuaiwen Song and Rong Ge and Xizhou Feng and Cameron, Kirk W.},
	title = {Energy Profiling and Analysis of the HPC Challenge Benchmarks},
	journal = {Internations Journal on High Performance Computing Applications},
	issue_date = {August    2009},
	volume = {23},
	number = {3},
	month = aug,
	year = {2009},
	issn = {1094-3420},
	pages = {265--276},
	numpages = {12},
	url = {http://dx.doi.org/10.1177/1094342009106193},
	doi = {10.1177/1094342009106193},
	acmid = {1572228},
	NOpublisher = {Sage Publications, Inc.},
	NOaddress = {Thousand Oaks, CA, USA},
	keywords = {HPC challenge, energy efficiency, exaflop, power consumption, power-performance profiling},
}

@article{Henning:2006:SCB:1186736.1186737,
 author = {Henning, John L.},
 title = {{SPEC} {CPU}2006 Benchmark Descriptions},
 journal = {SIGARCH Computer Architecture News},
 issue_date = {September 2006},
 volume = {34},
 number = {4},
 month = sep,
 year = {2006},
 issn = {0163-5964},
 pages = {1--17},
 numpages = {17},
 url = {http://doi.acm.org/10.1145/1186736.1186737},
 doi = {10.1145/1186736.1186737},
 acmid = {1186737},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
} 

@inproceedings{Bucek:2018:SCN:3185768.3185771,
 author = {Bucek, James and Lange, Klaus-Dieter and v. Kistowski, J\'{o}akim},
 title = {SPEC CPU2017: Next-Generation Compute Benchmark},
 booktitle = {Companion of the 2018 ACM/SPEC International Conference on Performance Engineering},
 series = {ICPE '18},
 year = {2018},
 isbn = {978-1-4503-5629-9},
 location = {Berlin, Germany},
 pages = {41--42},
 numpages = {2},
 url = {http://doi.acm.org/10.1145/3185768.3185771},
 doi = {10.1145/3185768.3185771},
 acmid = {3185771},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {CPU, SPEC, compiler, performance},
} 









@inproceedings{Feng:2007:PUP:1254882.1254906,
	author = {Feng, Hanhua and Misra, Vishal and Rubenstein, Dan},
	title = {PBS: A Unified Priority-based Scheduler},
	booktitle = {Proceedings of the 2007 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems},
	series = {SIGMETRICS '07},
	year = {2007},
	isbn = {978-1-59593-639-4},
	location = {San Diego, California, USA},
	pages = {203--214},
	numpages = {12},
	url = {http://doi.acm.org/10.1145/1254882.1254906},
	doi = {10.1145/1254882.1254906},
	acmid = {1254906},
	NOpublisher = {ACM},
	NOaddress = {New York, NY, USA},
	keywords = {FCFS, LAS, PBS, linux, queueing systems, scheduling},
}

@INPROCEEDINGS{4041872,
				author={X. Liang and D. Brooks},
				booktitle={2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06)},
				title={Mitigating the Impact of Process Variations on Processor Register Files and Execution Units},
				year={2006},
				volume={},
				number={},
				pages={504-514},
				keywords={logic design;microprocessor chips;fabricated chip;process variation mitigation;variable-latency register file;Circuits;Delay;Fluctuations;Frequency estimation;Microarchitecture;Microprocessors;Pipelines;Radio frequency;Registers;Transistors},
				doi={10.1109/MICRO.2006.37},
				ISSN={1072-4451},
				month={Dec},
}

@INPROCEEDINGS{1510283,
				author={D. Marculescu and E. Talpes},
				booktitle={Proceedings. 42nd Design Automation Conference, 2005.},
				title={Variability and energy awareness: a microarchitecture-level perspective},
				year={2005},
				volume={},
				number={},
				pages={11-16},
				keywords={logic design;microprocessor chips;power consumption;DVS;GALS design;WID process;global variability;microarchitecture decision;microarchitecture-level model;on-chip temperature variability;power consumption;system parameter variability;voltage scaling;within die process;Clocks;Logic design;Microarchitecture;Performance analysis;Permission;Power system modeling;Power system reliability;Process design;Temperature;Voltage control},
				doi={10.1145/1065579.1065588},
				ISSN={0738-100X},
				month={June},
}

@article{article,
				author = {F. Romanescu, Bogdan and Ozev, Sule and Sorin, Daniel},
				year = {2018},
				month = {07},
				pages = {},
				title = {Quantifying the Impact of Process Variability on Microprocessor Behavior}
}

@ARTICLE{4447311,
				author={S. R. Sarangi and B. Greskamp and R. Teodorescu and J. Nakano and A. Tiwari and J. Torrellas},
				journal={IEEE Transactions on Semiconductor Manufacturing},
				title={VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects},
				year={2008},
				volume={21},
				number={1},
				pages={3-13},
				keywords={error statistics;logic design;microprocessor chips;VARIUS;microarchitecture-aware model;microprocessor design;timing error statistics;variation model;Clocks;Error analysis;Frequency;Microarchitecture;Microprocessors;Power system modeling;Process design;Temperature;Timing;Voltage},
				doi={10.1109/TSM.2007.913186},
				ISSN={0894-6507},
				month={Feb},
}

@book{Reinders:2007:ITB:1461409,
	author = {Reinders, James},
	title = {Intel Threading Building Blocks},
	year = {2007},
	isbn = {9780596514808},
	edition = {First},
	NOpublisher = {O'Reilly \& Associates, Inc.},
	NOaddress = {Sebastopol, CA, USA},
} 

@inproceedings{Kale:1993:CPC:165854.165874,
	author = {Kale, Laxmikant V. and Krishnan, Sanjeev},
	title = {CHARM++: A Portable Concurrent Object Oriented System Based on C++},
	booktitle = {Proceedings of the Eighth Annual Conference on Object-oriented Programming Systems, Languages, and Applications},
	series = {OOPSLA '93},
	year = {1993},
	isbn = {0-89791-587-9},
	location = {Washington, D.C., USA},
	pages = {91--108},
	numpages = {18},
	url = {http://doi.acm.org/10.1145/165854.165874},
	doi = {10.1145/165854.165874},
	acmid = {165874},
	NOpublisher = {ACM},
	NOaddress = {New York, NY, USA},
} 

@inproceedings{El-Ghazawi:2006:UUP:1188455.1188483,
	author = {El-Ghazawi, Tarek and Smith, Lauren},
	title = {{UPC}: Unified Parallel C},
	booktitle = {Proceedings of the 2006 ACM/IEEE Conference on Supercomputing},
	series = {SC '06},
	year = {2006},
	isbn = {0-7695-2700-0},
	location = {Tampa, Florida},
	articleno = {27},
	url = {http://doi.acm.org/10.1145/1188455.1188483},
	doi = {10.1145/1188455.1188483},
	acmid = {1188483},
	NOpublisher = {ACM},
	NOaddress = {New York, NY, USA},
} 

@book{Schling:2011:BCL:2049814,
	author = {Schling, Boris},
	title = {The Boost C++ Libraries},
	year = {2011},
	isbn = {0982219199, 9780982219195},
	NOpublisher = {XML Press},
} 

@mastersthesis{DFChasapis,
	author       = {Dimitrios Chasapis}, 
	title        = {Distributed {F}utures},
	school       = {Universit\'{e} Paris-Sud},
	year         = 2013,
	howpublished = {\url{https://github.com/k4s4s/Distributed-Futures}},
}

@inproceedings{ChasapisICS19,
 author = {Chasapis, Dimitrios and Casas, Marc and Moret\'{o}, Miquel and Schulz, Martin and Rountree, Barry and Valero, Mateo},
 title = {Power Efficient Job Scheduling by Predicting the Impact of Processor Manufacturing Variability},
 location = {Istanbul, Turkey},
 keywords = {High Performance Computing, Manufacturing Variability, Parallel Architectures, Parallel Programming, Pararallel Runtimes, Power and Energy},
 booktitle = {Proceedings of the 2018 International Conference on Supercomputing},
 series = {ICS'19},
 year = {2019},
 NOpublisher = {IEEE Computer Society},
 keywords = {Manufacturing Variability, Energy Efficiency},
} 

@Misc{slurm_sim,
  author	= {},
  title		= {SLURM Simulator},
  howpublished	= {\url{https://github.com/BSC-RM/slurm_simulator}},
  month		= {},
  year		= {2018},
  key		= {slurmsim}
}

@Misc{flux_sim,
  author	= {},
  title		= {Flux Simulator},
  howpublished		= {\url{http://confluence.sammeth.net/display/SIM/Home}},
  month		= {},
  year		= {2018},
  key		= {fluxsim}
}

@InProceedings{10.1007/11407522_1,
	author="Feitelson, Dror G. and Rudolph, Larry and Schwiegelshohn, Uwe",
	editor="Feitelson, Dror G. and Rudolph, Larry and Schwiegelshohn, Uwe",
	title="Parallel Job Scheduling --- A Status Report",
	booktitle="Job Scheduling Strategies for Parallel Processing",
	year="2005",
	NOpublisher="Springer Berlin Heidelberg",
	NOaddress="Berlin, Heidelberg",
	pages="1--16",
	abstract="The popularity of research on the scheduling of parallel jobs demands a periodic review of the status of the field. Indeed, several surveys have been written on this topic in the context of parallel supercomputers [17, 20]. The purpose of the present paper is to update that material, and to extend it to include work concerning clusters and the grid.",
isbn="978-3-540-31795-1"
}

@Article{Etinski2010,
	author="Etinski, Maja	and Corbalan, Julita and Labarta, Jesus and Valero, Mateo",
	title="Utilization driven power-aware parallel job scheduling",
	journal="Computer Science - Research and Development",
	year="2010",
	month="Sep",
	day="01",
	volume="25",
	number="3",
	pages="207--216",
	issn="1865-2042",
	doi="10.1007/s00450-010-0129-x",
	url="https://doi.org/10.1007/s00450-010-0129-x"
}

@INPROCEEDINGS{8425478,
	author={M. Maiterth and G. Koenig and K. Pedretti and S. Jana and N. Bates and A. Borghesi and D. Montoya and A. Bartolini and M. Puzovic},
	booktitle={2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)},
	title={Energy and Power Aware Job Scheduling and Resource Management: Global Survey — Initial Analysis},
	year={2018},
	volume={},
	number={},
	pages={685-693},
	keywords={job shop scheduling;parallel processing;power aware computing;technology transfer;production systems;EE HPC WG;technology transfer;energy-efficient high-performance-computing working-group;resource management;HPC centers;power aware job scheduling;EPA JSRM team;Resource management;Software;Processor scheduling;Monitoring;Europe;Production systems;power;energy;performance;power-aware;computing;scheduling},
	doi={10.1109/IPDPSW.2018.00111},
	ISSN={},
	month={May},
}

@ARTICLE{932708,
	author={A. W. Mu'alem and D. G. Feitelson},
	journal={IEEE Transactions on Parallel and Distributed Systems},
	title={Utilization, predictability, workloads, and user runtime estimates in scheduling the IBM SP2 with backfilling},
	year={2001},
	volume={12},
	number={6},
	pages={529-543},
	keywords={processor scheduling;distributed memory systems;performance evaluation;predictability;workloads;user runtime estimates;jobs scheduling;IBM SP2;backfilling;distributed-memory MPPs;EASY scheduler;SP2 systems;sensitivity;Runtime;Processor scheduling;Delay;Supercomputers;Measurement;Helium;Dynamic scheduling;Production;Laboratories},
	doi={10.1109/71.932708},
	ISSN={1045-9219},
	month={June},
}

@phdthesis {ShoukourianPhD,
	author = "Shoukourian, Hayk",
	title = "Adviser for Energy Consumption Management: Green Energy Conservation",
	type = "Dissertation",
	school = "Technische Universität München",
	NOaddress = "München",
	year = 2015
}

@InProceedings{10.1007/978-3-319-07518-1_25,
author="Auweter, Axel
and Bode, Arndt
and Brehm, Matthias
and Brochard, Luigi
and Hammer, Nicolay
and Huber, Herbert
and Panda, Raj
and Thomas, Francois
and Wilde, Torsten",
editor="Kunkel, Julian Martin
and Ludwig, Thomas
and Meuer, Hans Werner",
title="A Case Study of Energy Aware Scheduling on SuperMUC",
booktitle="Supercomputing",
year="2014",
NOpublisher="Springer International Publishing",
NOaddress="Cham",
pages="394--409",
isbn="978-3-319-07518-1"
}

@INPROCEEDINGS{1559953,
author={{Chung-hsing} Hsu and Wu-chun Feng},
booktitle={Proceedings of the 2005 ACM/IEEE Conference on Supercomputing},
series={SC'05},
title={A Power-Aware Run-Time System for High-Performance Computing},
year={2005},
volume={},
number={},
pages={1-1},
keywords={Frequency;Power system reliability;Embedded computing;Portable computers;Energy consumption;Dynamic voltage scaling;Large-scale systems;Mobile computing;Batteries;Government},
doi={10.1109/SC.2005.3},
ISSN={},
month={Nov},
}

@ARTICLE{8081827,
author={F. Fraternali and A. Bartolini and C. Cavazzoni and L. Benini},
journal={IEEE Transactions on Parallel and Distributed Systems},
title={Quantifying the Impact of Variability and Heterogeneity on the Energy Efficiency for a Next-Generation Ultra-Green Supercomputer},
year={2018},
volume={29},
number={7},
pages={1575-1588},
keywords={green computing;mainframes;parallel machines;power aware computing;unique living lab;ultra-green supercomputers;workloads intensity;run-time energy management;workload variations;energy efficiency;Eurora machine;variability management;future green supercomputers;next-generation ultra-Green supercomputer;GPGPUS;variability sources;temperature operating points;ACPI p-states;Green500;Eurora energy-performance tradeoffs;Supercomputers;Frequency measurement;Computer architecture;Power measurement;Hardware;Energy measurement;Program processors;Green500;high-performance computing;hardware variability;energy-efficient software design;energy-aware computing;green supercomputer;heterogeneous supercomputer;dynamic resource management;hardware accelerator;DVFS},
doi={10.1109/TPDS.2017.2766151},
ISSN={1045-9219},
month={July},
}

@article{KHEMKA201514,
title = "Utility maximizing dynamic resource management in an oversubscribed energy-constrained heterogeneous computing system",
journal = "Sustainable Computing: Informatics and Systems",
volume = "5",
pages = "14 - 30",
year = "2015",
issn = "2210-5379",
doi = "https://doi.org/10.1016/j.suscom.2014.08.001",
url = "http://www.sciencedirect.com/science/article/pii/S2210537914000420",
author = "Bhavesh Khemka and Ryan Friese and Sudeep Pasricha and Anthony A. Maciejewski and Howard Jay Siegel and Gregory A. Koenig and Sarah Powers and Marcia Hilton and Rajendra Rambharos and Steve Poole",
keywords = "High performance computing system, Energy-constrained computing, Heterogeneous distributed computing, Energy-aware resource management",
}

@article{LEAL201633,
title = "Energy efficient scheduling strategies in Federated Grids",
journal = "Sustainable Computing: Informatics and Systems",
volume = "9",
pages = "33 - 41",
year = "2016",
issn = "2210-5379",
doi = "https://doi.org/10.1016/j.suscom.2015.08.002",
url = "http://www.sciencedirect.com/science/article/pii/S2210537915000232",
author = "Katia Leal",
keywords = "Scheduling, Resource sharing, Energy efficient, Power consumption, Communication cost, Federated Grid",
}

@INPROCEEDINGS{7516037,
author={E. Castillo and M. Moreto and M. Casas and L. Alvarez and E. Vallejo and K. Chronaki and R. Badia and J. L. Bosque and R. Beivide and E. Ayguade and J. Labarta and M. Valero},
booktitle={2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS)},
title={CATA: Criticality Aware Task Acceleration for Multicore Processors},
year={2016},
volume={},
number={},
pages={413-422},
keywords={multiprocessing systems;scheduling;CATA mechanism;criticality aware task acceleration;multicore processors;task-based programming models;power optimization opportunities;manycore systems;criticality aware task schedulers;static binding problems;hardware reconfigurations;energy-delay product;EDP;simulated 32-core system;software-only solution;lock contention;reconfiguration overhead;hardware structures;Runtime;Hardware;Acceleration;Programming;Program processors;Multicore processing;Cats;data-flow;criticality;heterogeneous},
doi={10.1109/IPDPS.2016.49},
ISSN={1530-2075},
month={May},
}

@ARTICLE{7762236,
author={K. Chronaki and A. Rico and M. Casas and M. Moretó and R. M. Badia and E. Ayguadé and J. Labarta and M. Valero},
journal={IEEE Transactions on Parallel and Distributed Systems},
title={Task Scheduling Techniques for Asymmetric Multi-Core Systems},
year={2017},
volume={28},
number={7},
pages={2074-2087},
keywords={Dynamic scheduling;Cats;Programming;Runtime;Processor scheduling;Computer architecture;Electronic mail;Scheduling;heterogeneous;multi-core},
doi={10.1109/TPDS.2016.2633347},
ISSN={1045-9219},
month={July},
}

@INPROCEEDINGS{7967204,
author={I. Brumar and M. Casas and M. Moreto and M. Valero and G. S. Sohi},
booktitle={2017 IEEE International Parallel and Distributed Processing Symposium},
series = {IPDPS'17},
title={ATM: Approximate Task Memoization in the Runtime System},
year={2017},
volume={},
number={},
pages={1140-1150},
keywords={approximation theory;parallel processing;adaptive algorithm;dynamic redundancy;approximate task memoization technique;ATM;Runtime;Programming;Approximate computing;History;Redundancy;Data structures;Parallel processing},
doi={10.1109/IPDPS.2017.49},
ISSN={1530-2075},
month={May},
}

@INPROCEEDINGS{7832827,
author={L. Jaulmes and M. Casas and M. Moretó and E. Ayguadé and J. Labarta and M. Valero},
booktitle={Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
series={SC'15},
title={Exploiting asynchrony from exact forward recovery for DUE in iterative solvers},
year={2015},
volume={},
number={},
pages={1-12},
keywords={checkpointing;iterative methods;parallel processing;exact forward recovery;DUE;iterative solvers;detected and uncorrected errors;error detection techniques;memory page level;algorithmic redundancies;coarse grain error detection;checkpointing;mathematical convergence properties;Krylov subspace methods;CG;GMRES;BiCGStab;recovery techniques;realistic error rates;Hardware;Redundancy;Resilience;Error correction codes;Error analysis;Iterative methods;Program processors},
doi={10.1145/2807591.2807599},
ISSN={2167-4337},
month={Nov},
}

@inproceedings{SanchezBarrera:2018:RDM:3205289.3205310,
 author = {S\'{a}nchez Barrera, Isaac and Moret\'{o}, Miquel and Ayguad{\'e}, Eduard and Labarta, Jes\'{u}s and Valero, Mateo and Casas, Marc},
 title = {Reducing Data Movement on Large Shared Memory Systems by Exploiting Computation Dependencies},
 booktitle = {Proceedings of the 2018 International Conference on Supercomputing},
 series = {ICS '18},
 year = {2018},
 isbn = {978-1-4503-5783-8},
 location = {Beijing, China},
 pages = {207--217},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/3205289.3205310},
 doi = {10.1145/3205289.3205310},
 acmid = {3205310},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {NUMA, scheduling, shared memory, task-based programming model},
}

@inproceedings{Alvarez:2018:RMS:3205289.3205312,
 author = {Alvarez, Lluc and Casas, Marc and Labarta, Jesus and Ayguade, Eduard and Valero, Mateo and Moreto, Miquel},
 title = {Runtime-Guided Management of Stacked DRAM Memories in Task Parallel Programs},
 booktitle = {Proceedings of the 2018 International Conference on Supercomputing},
 series = {ICS '18},
 year = {2018},
 isbn = {978-1-4503-5783-8},
 location = {Beijing, China},
 pages = {218--228},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/3205289.3205312},
 doi = {10.1145/3205289.3205312},
 acmid = {3205312},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {Stacked DRAM memories, runtime systems, task-based dataflow programming models},
} 

@inproceedings{Caheny:2018:RCC:3291656.3291703,
 author = {Caheny, Paul and Alvarez, Lluc and Valero, Mateo and Moret\'{o}, Miquel and Casas, Marc},
 title = {Runtime-assisted Cache Coherence Deactivation in Task Parallel Programs},
 booktitle = {Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis},
 series = {SC '18},
 year = {2018},
 location = {Dallas, Texas},
 pages = {35:1--35:12},
 articleno = {35},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=3291656.3291703},
 acmid = {3291703},
 NOpublisher = {IEEE Press},
 NOaddress = {Piscataway, NJ, USA},
 keywords = {cache memory, memory architecture, parallel programming, runtime environment},
} 

@INPROCEEDINGS{7967114,
author={X. Tan and J. Bosch and M. Vidal and C. Álvarez and D. Jiménez-González and E. Ayguadé and M. Valero},
booktitle={2017 IEEE International Parallel and Distributed Processing Symposium},
series={IPDPS'17},
title={General Purpose Task-Dependence Management Hardware for Task-Based Dataflow Programming Models},
year={2017},
volume={},
number={},
pages={244-253},
keywords={data flow computing;embedded systems;energy conservation;field programmable gate arrays;general purpose computers;hardware-software codesign;Linux;microcontrollers;multi-threading;power aware computing;general purpose task-dependence management hardware;task-based dataflow programming models;runtime execution;fine-grained tasks;performance losses;general purpose hardware accelerator;Picos++ hardware accelerator;inter-task dependence management;nested task support;hardware-software codesign;system deadlocks;parallel task-based programming model;Linux embedded system;ARM Cortex-A9;FPGA;energy consumption;system scalability;energy savings;hardware task dependence manager;Hardware;Programming;Discrete cosine transforms;Runtime;Parallel processing;Instruction sets;Task-based dataflow programming models;Fine- grained task parallelism;Picos++ Hardware Accelerator;Nested tasks;Energy saving},
doi={10.1109/IPDPS.2017.48},
ISSN={1530-2075},
month={May},
}

@article{FEITELSON20142967,
title = "Experience with using the Parallel Workloads Archive",
journal = "Journal of Parallel and Distributed Computing",
volume = "74",
number = "10",
pages = "2967 - 2982",
year = "2014",
issn = "0743-7315",
doi = "https://doi.org/10.1016/j.jpdc.2014.06.013",
url = "http://www.sciencedirect.com/science/article/pii/S0743731514001154",
author = "Dror G. Feitelson and Dan Tsafrir and David Krakov",
keywords = "Workload log, Data quality, Parallel job scheduling",
}

@article{helenaArticle,
author = {Caminal, Helena and Caballero, Diego and Cebrian, Juan and Ferrer, Roger and Casas, Marc and Moretó, Miquel and Martorell, Xavier and Valero, Mateo},
year = {2018},
month = {03},
pages = {},
title = {Performance and energy effects on task-based parallelized applications: User-directed versus manual vectorization},
volume = {74},
journal = {The Journal of Supercomputing},
doi = {10.1007/s11227-018-2294-9}
} 

@inproceedings{Dimic.2017.EUROPAR,
    author    = {Vladimir Dimic and Miquel Moret{\'{o}} and Marc Casas and Mateo Valero},
    title     = {Runtime-Assisted Shared Cache Insertion Policies Based on Re-reference Intervals},
    booktitle = {Euro-Par 2017: Parallel Processing - 23rd International Conference on Parallel and Distributed Computing, Santiago de Compostela, Spain, August 28 - September 1, 2017, Proceedings},
    pages     = {247--259},
    year      = {2017},
}

@inproceedings{Papaefstathiou.2013.ICS,
    author = {Papaefstathiou, Vassilis and Katevenis, Manolis G.H. and Nikolopoulos, Dimitrios S. and Pnevmatikatos, Dionisios},
    title = {Prefetching and Cache Management Using Task Lifetimes},
    booktitle = {International Conference on Supercomputing},
    series = {ICS'13},
    year = {2013},
    pages = {325--334},
    doi = {10.1145/2464996.2465443},
}

@inproceedings{Caheny.2018.SC,
    author    = {Paul Caheny and Lluc Alvarez and Mateo Valero and Miquel Moret{\'{o}} and Marc Casas},
    title     = {Runtime-assisted cache coherence deactivation in task parallel programs},
    booktitle = {International Conference for High Performance Computing, Networking, Storage, and Analysis},
    series    = {SC'18},
    pages     = {35:1--35:12},
    year      = {2018},
}

@article{Caheny.2018.TPDS,
    author={P. Caheny and L. Alvarez and S. Derradji and M. Valero and M. Moret\'{o} and M. Casas},
    title={Reducing Cache Coherence Traffic with a NUMA-Aware Runtime Approach},
    journal={IEEE Transactions on Parallel and Distributed Systems},
    year={2018},
    volume={29},
    number={5},
    pages={1174-1187},
    month={May},
}

@inproceedings{Alvarez.2015.PACT,
    author = {Alvarez, Lluc and Moreto, Miquel and Casas, Marc and Castillo, Emilio and Martorell, Xavier and Labarta, Jesus and Ayguade, Eduard and Valero, Mateo},
    title = {Runtime-Guided Management of Scratchpad Memories in Multicore Architectures},
    booktitle = {International Conference on Parallel Architectures and Compilation},
    series = {PACT '15},
    year = {2015},
    pages = {379--391},
}

@inproceedings{Caheny:2016:RCC:2967938.2967962,
 author = {Caheny, Paul and Casas, Marc and Moret\'{o}, Miquel and Gloaguen, Herv{\'e} and Saintes, Maxime and Ayguad{\'e}, Eduard and Labarta, Jes\'{u}s and Valero, Mateo},
 title = {Reducing Cache Coherence Traffic with Hierarchical Directory Cache and NUMA-Aware Runtime Scheduling},
 booktitle = {Proceedings of the 2016 International Conference on Parallel Architectures and Compilation},
 series = {PACT '16},
 year = {2016},
 isbn = {978-1-4503-4121-9},
 location = {Haifa, Israel},
 pages = {275--286},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2967938.2967962},
 doi = {10.1145/2967938.2967962},
 acmid = {2967962},
 keywords = {cache coherence, numa, task-based programming models},
} 

@INPROCEEDINGS{8327016,
author={E. Castillo and L. Alvarez and M. Moreto and M. Casas and E. Vallejo and J. L. Bosque and R. Beivide and M. Valero},
booktitle={2018 IEEE International Symposium on High Performance Computer Architecture},
series={HPCA'18},
title={Architectural Support for Task Dependence Management with Flexible Software Scheduling},
year={2018},
volume={},
number={},
pages={283-295},
keywords={hardware-software codesign;multiprocessing systems;parallel processing;scheduling;software portability;task analysis;system adaptability;hardware software co-design;software task scheduling;system composability;runtime system overheads;Task Dependence Manager;portability;Task parallelism;parallel executions;multicore architectures;flexible software scheduling;Task Dependence Management;architectural support;software runtime system;TDM;Task analysis;Runtime;Software;Time division multiplexing;Hardware;Programming;Benchmark testing;fine grain;dataflow;task based programming models;task dynamic dependences},
doi={10.1109/HPCA.2018.00033},
ISSN={2378-203X},
month={Feb},
}

@inproceedings{Manivannan.2016.HPCA,
    author={Madhavan Manivannan and Vassilis Papaefstathiou and Miquel Pericas and Per Stenstrom},
    title={RADAR: Runtime-Assisted Dead Region Management for Last-level Caches},
    booktitle={International Symposium on High Performance Computer Architecture},
    series = {HPCA '16},
    year={2016},
    pages={644-656},
}

@inproceedings{Pan.2015.SC,
    author = {Pan, Abhisek and Pai, Vijay S.},
    title = {Runtime-driven Shared Last-level Cache Management for Task-parallel Programs},
    booktitle = {International Conference for High Performance Computing, Networking, Storage and Analysis},
    series = {SC '15},
    year = {2015},
    pages = {11:1--11:12},
}

@article{DBLP:journals/corr/LyberisPMN16,
  author    = {Spyros Lyberis and
               Polyvios Pratikakis and
               Iakovos Mavroidis and
               Dimitrios S. Nikolopoulos},
  title     = {Myrmics: Scalable, Dependency-aware Task Scheduling on Heterogeneous
               Manycores},
  journal   = {CoRR},
  volume    = {abs/1606.04282},
  year      = {2016},
  url       = {http://arxiv.org/abs/1606.04282},
  archivePrefix = {arXiv},
  eprint    = {1606.04282},
  timestamp = {Mon, 13 Aug 2018 16:46:28 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/LyberisPMN16},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{Vassiliadis:2015:PMR:2688500.2688546,
 author = {Vassiliadis, Vassilis and Parasyris, Konstantinos and Chalios, Charalambos and Antonopoulos, Christos D. and Lalis, Spyros and Bellas, Nikolaos and Vandierendonck, Hans and Nikolopoulos, Dimitrios S.},
 title = {A Programming Model and Runtime System for Significance-aware Energy-efficient Computing},
 booktitle = {Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming},
 series = {PPoPP 2015},
 year = {2015},
 isbn = {978-1-4503-3205-7},
 location = {San Francisco, CA, USA},
 pages = {275--276},
 numpages = {2},
 url = {http://doi.acm.org/10.1145/2688500.2688546},
 doi = {10.1145/2688500.2688546},
 acmid = {2688546},
 NOpublisher = {ACM},
 NOaddress = {New York, NY, USA},
 keywords = {Energy saving, approximate computing, programming model, runtime system},
}

@inproceedings{Sherwood:2001:BBD:645988.674158,
 author = {Sherwood, Timothy and Perelman, Erez and Calder, Brad},
 title = {Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications},
 booktitle = {Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '01},
 year = {2001},
 isbn = {0-7695-1363-8},
 pages = {3--14},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=645988.674158},
 acmid = {674158},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@article{simpoints3,
author = {Hamerly, Greg and Perelman, Erez and Lau, Jeremy and Calder, Brad},
year = {2005},
month = {09},
pages = {1-28},
title = {SimPoint 3.0: Faster and More Flexible Program Phase Analysis},
volume = {7},
journal = {Journal of Instruction-Level Parallelism}
}

