Protel Design System Design Rule Check
PCB File : E:\Bai_tap_tat_ca\alutium\RA6M1_1\RA6M1.PcbDoc
Date     : 11/10/2022
Time     : 3:41:57 PM

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
   Violation between Clearance Constraint: (7.087mil < 8mil) Between Pad C13-1(746.462mil,2410.403mil) on Top Layer And Pad C13-2(768.51mil,2410.403mil) on Top Layer 
   Violation between Clearance Constraint: (7.087mil < 8mil) Between Pad C14-1(747.439mil,2313.403mil) on Top Layer And Pad C14-2(769.486mil,2313.403mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-1(2118mil,240mil) on Multi-Layer And Pad J10-2(2118mil,290mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-1(2118mil,240mil) on Multi-Layer And Pad J10-3(2168mil,240mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-10(2318mil,290mil) on Multi-Layer And Pad J10-8(2268mil,290mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-10(2318mil,290mil) on Multi-Layer And Pad J10-9(2318mil,240mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-2(2118mil,290mil) on Multi-Layer And Pad J10-4(2168mil,290mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-3(2168mil,240mil) on Multi-Layer And Pad J10-4(2168mil,290mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-4(2168mil,290mil) on Multi-Layer And Pad J10-6(2218mil,290mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-5(2218mil,240mil) on Multi-Layer And Pad J10-6(2218mil,290mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-5(2218mil,240mil) on Multi-Layer And Pad J10-7(2268mil,240mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-6(2218mil,290mil) on Multi-Layer And Pad J10-8(2268mil,290mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-7(2268mil,240mil) on Multi-Layer And Pad J10-8(2268mil,290mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J10-7(2268mil,240mil) on Multi-Layer And Pad J10-9(2318mil,240mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-1(1655.517mil,2444.517mil) on Top Layer And Pad U1-2(1641.597mil,2430.597mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-10(1530.242mil,2319.242mil) on Top Layer And Pad U1-11(1516.322mil,2305.322mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-10(1530.242mil,2319.242mil) on Top Layer And Pad U1-9(1544.161mil,2333.161mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-100(1752.284mil,2444.517mil) on Top Layer And Pad U1-99(1766.204mil,2430.597mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-11(1516.322mil,2305.322mil) on Top Layer And Pad U1-12(1502.403mil,2291.403mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-12(1502.403mil,2291.403mil) on Top Layer And Pad U1-13(1488.484mil,2277.483mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-13(1488.484mil,2277.483mil) on Top Layer And Pad U1-14(1474.564mil,2263.564mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-14(1474.564mil,2263.564mil) on Top Layer And Pad U1-15(1460.645mil,2249.645mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-15(1460.645mil,2249.645mil) on Top Layer And Pad U1-16(1446.725mil,2235.725mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-16(1446.725mil,2235.725mil) on Top Layer And Pad U1-17(1432.806mil,2221.806mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-17(1432.806mil,2221.806mil) on Top Layer And Pad U1-18(1418.886mil,2207.886mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-18(1418.886mil,2207.886mil) on Top Layer And Pad U1-19(1404.967mil,2193.967mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-19(1404.967mil,2193.967mil) on Top Layer And Pad U1-20(1391.047mil,2180.047mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-2(1641.597mil,2430.597mil) on Top Layer And Pad U1-3(1627.678mil,2416.678mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-20(1391.047mil,2180.047mil) on Top Layer And Pad U1-21(1377.128mil,2166.128mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-21(1377.128mil,2166.128mil) on Top Layer And Pad U1-22(1363.209mil,2152.209mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-22(1363.209mil,2152.209mil) on Top Layer And Pad U1-23(1349.289mil,2138.289mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-23(1349.289mil,2138.289mil) on Top Layer And Pad U1-24(1335.37mil,2124.37mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-24(1335.37mil,2124.37mil) on Top Layer And Pad U1-25(1321.45mil,2110.45mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-26(1321.45mil,2013.682mil) on Top Layer And Pad U1-27(1335.37mil,1999.763mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-27(1335.37mil,1999.763mil) on Top Layer And Pad U1-28(1349.289mil,1985.844mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-28(1349.289mil,1985.844mil) on Top Layer And Pad U1-29(1363.209mil,1971.924mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-29(1363.209mil,1971.924mil) on Top Layer And Pad U1-30(1377.128mil,1958.005mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-3(1627.678mil,2416.678mil) on Top Layer And Pad U1-4(1613.758mil,2402.758mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-30(1377.128mil,1958.005mil) on Top Layer And Pad U1-31(1391.047mil,1944.085mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-31(1391.047mil,1944.085mil) on Top Layer And Pad U1-32(1404.967mil,1930.166mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-32(1404.967mil,1930.166mil) on Top Layer And Pad U1-33(1418.886mil,1916.246mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-33(1418.886mil,1916.246mil) on Top Layer And Pad U1-34(1432.806mil,1902.327mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-34(1432.806mil,1902.327mil) on Top Layer And Pad U1-35(1446.725mil,1888.408mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-35(1446.725mil,1888.408mil) on Top Layer And Pad U1-36(1460.645mil,1874.488mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-36(1460.645mil,1874.488mil) on Top Layer And Pad U1-37(1474.564mil,1860.569mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-37(1474.564mil,1860.569mil) on Top Layer And Pad U1-38(1488.484mil,1846.649mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-38(1488.484mil,1846.649mil) on Top Layer And Pad U1-39(1502.403mil,1832.73mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-39(1502.403mil,1832.73mil) on Top Layer And Pad U1-40(1516.322mil,1818.811mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-4(1613.758mil,2402.758mil) on Top Layer And Pad U1-5(1599.839mil,2388.839mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-40(1516.322mil,1818.811mil) on Top Layer And Pad U1-41(1530.242mil,1804.891mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-41(1530.242mil,1804.891mil) on Top Layer And Pad U1-42(1544.161mil,1790.972mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-42(1544.161mil,1790.972mil) on Top Layer And Pad U1-43(1558.081mil,1777.052mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-43(1558.081mil,1777.052mil) on Top Layer And Pad U1-44(1572mil,1763.133mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-44(1572mil,1763.133mil) on Top Layer And Pad U1-45(1585.919mil,1749.213mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-45(1585.919mil,1749.213mil) on Top Layer And Pad U1-46(1599.839mil,1735.294mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-46(1599.839mil,1735.294mil) on Top Layer And Pad U1-47(1613.758mil,1721.374mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-47(1613.758mil,1721.374mil) on Top Layer And Pad U1-48(1627.678mil,1707.455mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-48(1627.678mil,1707.455mil) on Top Layer And Pad U1-49(1641.597mil,1693.536mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-49(1641.597mil,1693.536mil) on Top Layer And Pad U1-50(1655.517mil,1679.616mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-5(1599.839mil,2388.839mil) on Top Layer And Pad U1-6(1585.919mil,2374.919mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-51(1752.284mil,1679.616mil) on Top Layer And Pad U1-52(1766.204mil,1693.536mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-52(1766.204mil,1693.536mil) on Top Layer And Pad U1-53(1780.123mil,1707.455mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-53(1780.123mil,1707.455mil) on Top Layer And Pad U1-54(1794.043mil,1721.374mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-54(1794.043mil,1721.374mil) on Top Layer And Pad U1-55(1807.962mil,1735.294mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-55(1807.962mil,1735.294mil) on Top Layer And Pad U1-56(1821.881mil,1749.213mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-56(1821.881mil,1749.213mil) on Top Layer And Pad U1-57(1835.801mil,1763.133mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-57(1835.801mil,1763.133mil) on Top Layer And Pad U1-58(1849.72mil,1777.052mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-58(1849.72mil,1777.052mil) on Top Layer And Pad U1-59(1863.64mil,1790.972mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-59(1863.64mil,1790.972mil) on Top Layer And Pad U1-60(1877.559mil,1804.891mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-6(1585.919mil,2374.919mil) on Top Layer And Pad U1-7(1572mil,2361mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-60(1877.559mil,1804.891mil) on Top Layer And Pad U1-61(1891.479mil,1818.811mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-61(1891.479mil,1818.811mil) on Top Layer And Pad U1-62(1905.398mil,1832.73mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-62(1905.398mil,1832.73mil) on Top Layer And Pad U1-63(1919.318mil,1846.649mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-63(1919.318mil,1846.649mil) on Top Layer And Pad U1-64(1933.237mil,1860.569mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-64(1933.237mil,1860.569mil) on Top Layer And Pad U1-65(1947.156mil,1874.488mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-65(1947.156mil,1874.488mil) on Top Layer And Pad U1-66(1961.076mil,1888.408mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-66(1961.076mil,1888.408mil) on Top Layer And Pad U1-67(1974.995mil,1902.327mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-67(1974.995mil,1902.327mil) on Top Layer And Pad U1-68(1988.915mil,1916.246mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-68(1988.915mil,1916.246mil) on Top Layer And Pad U1-69(2002.834mil,1930.166mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-69(2002.834mil,1930.166mil) on Top Layer And Pad U1-70(2016.754mil,1944.085mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-7(1572mil,2361mil) on Top Layer And Pad U1-8(1558.081mil,2347.081mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-70(2016.754mil,1944.085mil) on Top Layer And Pad U1-71(2030.673mil,1958.005mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-71(2030.673mil,1958.005mil) on Top Layer And Pad U1-72(2044.592mil,1971.924mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-72(2044.592mil,1971.924mil) on Top Layer And Pad U1-73(2058.512mil,1985.844mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-73(2058.512mil,1985.844mil) on Top Layer And Pad U1-74(2072.431mil,1999.763mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-74(2072.431mil,1999.763mil) on Top Layer And Pad U1-75(2086.351mil,2013.682mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-76(2086.351mil,2110.45mil) on Top Layer And Pad U1-77(2072.431mil,2124.37mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-77(2072.431mil,2124.37mil) on Top Layer And Pad U1-78(2058.512mil,2138.289mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-78(2058.512mil,2138.289mil) on Top Layer And Pad U1-79(2044.592mil,2152.209mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-79(2044.592mil,2152.209mil) on Top Layer And Pad U1-80(2030.673mil,2166.128mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-8(1558.081mil,2347.081mil) on Top Layer And Pad U1-9(1544.161mil,2333.161mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-80(2030.673mil,2166.128mil) on Top Layer And Pad U1-81(2016.754mil,2180.047mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-81(2016.754mil,2180.047mil) on Top Layer And Pad U1-82(2002.834mil,2193.967mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-82(2002.834mil,2193.967mil) on Top Layer And Pad U1-83(1988.915mil,2207.886mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-83(1988.915mil,2207.886mil) on Top Layer And Pad U1-84(1974.995mil,2221.806mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-84(1974.995mil,2221.806mil) on Top Layer And Pad U1-85(1961.076mil,2235.725mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-85(1961.076mil,2235.725mil) on Top Layer And Pad U1-86(1947.156mil,2249.645mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-86(1947.156mil,2249.645mil) on Top Layer And Pad U1-87(1933.237mil,2263.564mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-88(1919.318mil,2277.483mil) on Top Layer And Pad U1-89(1905.398mil,2291.403mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-90(1891.479mil,2305.322mil) on Top Layer And Pad U1-91(1877.559mil,2319.242mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-91(1877.559mil,2319.242mil) on Top Layer And Pad U1-92(1863.64mil,2333.161mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-92(1863.64mil,2333.161mil) on Top Layer And Pad U1-93(1849.72mil,2347.081mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-93(1849.72mil,2347.081mil) on Top Layer And Pad U1-94(1835.801mil,2361mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-94(1835.801mil,2361mil) on Top Layer And Pad U1-95(1821.881mil,2374.919mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-95(1821.881mil,2374.919mil) on Top Layer And Pad U1-96(1807.962mil,2388.839mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-96(1807.962mil,2388.839mil) on Top Layer And Pad U1-97(1794.043mil,2402.758mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-97(1794.043mil,2402.758mil) on Top Layer And Pad U1-98(1780.123mil,2416.678mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U1-98(1780.123mil,2416.678mil) on Top Layer And Pad U1-99(1766.204mil,2430.597mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-10(1385.86mil,4095.327mil) on Top Layer And Pad U2-11(1371.941mil,4109.247mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-11(1371.941mil,4109.247mil) on Top Layer And Pad U2-12(1358.021mil,4123.166mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-15(1316.263mil,4164.925mil) on Top Layer And Pad U2-16(1302.344mil,4178.844mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-17(1191.656mil,4178.844mil) on Top Layer And Pad U2-18(1177.737mil,4164.925mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-18(1177.737mil,4164.925mil) on Top Layer And Pad U2-19(1163.818mil,4151.005mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-19(1163.818mil,4151.005mil) on Top Layer And Pad U2-20(1149.898mil,4137.086mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-20(1149.898mil,4137.086mil) on Top Layer And Pad U2-21(1135.979mil,4123.166mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-21(1135.979mil,4123.166mil) on Top Layer And Pad U2-22(1122.059mil,4109.247mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-24(1094.22mil,4081.408mil) on Top Layer And Pad U2-25(1080.301mil,4067.489mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-25(1080.301mil,4067.489mil) on Top Layer And Pad U2-26(1066.381mil,4053.569mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-31(996.784mil,3983.972mil) on Top Layer And Pad U2-32(982.865mil,3970.053mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-33(982.865mil,3859.365mil) on Top Layer And Pad U2-34(996.784mil,3845.446mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-34(996.784mil,3845.446mil) on Top Layer And Pad U2-35(1010.704mil,3831.526mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-35(1010.704mil,3831.526mil) on Top Layer And Pad U2-36(1024.623mil,3817.607mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-38(1052.462mil,3789.768mil) on Top Layer And Pad U2-39(1066.381mil,3775.849mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-39(1066.381mil,3775.849mil) on Top Layer And Pad U2-40(1080.301mil,3761.929mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-4(1469.377mil,4011.811mil) on Top Layer And Pad U2-5(1455.457mil,4025.73mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-40(1080.301mil,3761.929mil) on Top Layer And Pad U2-41(1094.22mil,3748.01mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-44(1135.979mil,3706.252mil) on Top Layer And Pad U2-45(1149.898mil,3692.332mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-45(1149.898mil,3692.332mil) on Top Layer And Pad U2-46(1163.818mil,3678.413mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-46(1163.818mil,3678.413mil) on Top Layer And Pad U2-47(1177.737mil,3664.493mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-47(1177.737mil,3664.493mil) on Top Layer And Pad U2-48(1191.656mil,3650.574mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-5(1455.457mil,4025.73mil) on Top Layer And Pad U2-6(1441.538mil,4039.65mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-55(1385.86mil,3734.09mil) on Top Layer And Pad U2-56(1399.78mil,3748.01mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-56(1399.78mil,3748.01mil) on Top Layer And Pad U2-57(1413.699mil,3761.929mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-57(1413.699mil,3761.929mil) on Top Layer And Pad U2-58(1427.619mil,3775.849mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-63(1497.216mil,3845.446mil) on Top Layer And Pad U2-64(1511.135mil,3859.365mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-7(1427.619mil,4053.569mil) on Top Layer And Pad U2-8(1413.699mil,4067.489mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad U2-8(1413.699mil,4067.489mil) on Top Layer And Pad U2-9(1399.78mil,4081.408mil) on Top Layer 
Rule Violations :137

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C12-1(1184.467mil,1804.858mil) on Top Layer And Pad C12-2(1184.467mil,1771mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C15-1(1128.929mil,2791mil) on Top Layer And Pad C15-2(1095.071mil,2791mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.871mil < 10mil) Between Pad C15-1(1128.929mil,2791mil) on Top Layer And Via (1137mil,2823mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.871mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.599mil < 10mil) Between Pad C16-1(943mil,2696.071mil) on Top Layer And Pad C16-2(943mil,2729.929mil) on Top Layer [Top Solder] Mask Sliver [4.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C2-1(1452.929mil,4792mil) on Top Layer And Pad C2-2(1419.071mil,4792mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C22-1(2394.071mil,4416mil) on Top Layer And Pad C22-2(2427.929mil,4416mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.784mil < 10mil) Between Pad C30-2(2357mil,3191mil) on Top Layer And Via (2331mil,3152mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.784mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C3-1(175.291mil,4835.443mil) on Top Layer And Pad C3-2(209.15mil,4835.443mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C31-1(2283mil,4410.929mil) on Top Layer And Pad C31-2(2283mil,4377.071mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C32-1(2202mil,4398.929mil) on Top Layer And Pad C32-2(2202mil,4365.071mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad FL1-1(2103.173mil,4496.394mil) on Top Layer And Pad FL1-4(2124.827mil,4496.394mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad FL1-2(2103.173mil,4545.606mil) on Top Layer And Pad FL1-3(2124.827mil,4545.606mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.59mil < 10mil) Between Pad J11-1(814mil,4693mil) on Top Layer And Pad J11-2(788.409mil,4693mil) on Top Layer [Top Solder] Mask Sliver [7.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.59mil < 10mil) Between Pad J11-2(788.409mil,4693mil) on Top Layer And Pad J11-3(762.819mil,4693mil) on Top Layer [Top Solder] Mask Sliver [7.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.59mil < 10mil) Between Pad J11-3(762.819mil,4693mil) on Top Layer And Pad J11-4(737.229mil,4693mil) on Top Layer [Top Solder] Mask Sliver [7.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.409mil < 10mil) Between Pad J11-4(737.229mil,4693mil) on Top Layer And Pad J11-5(712.819mil,4693mil) on Top Layer [Top Solder] Mask Sliver [6.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.743mil < 10mil) Between Pad J2-12(139mil,3078mil) on Multi-Layer And Via (182mil,3103mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.743mil] / [Bottom Solder] Mask Sliver [2.743mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.59mil < 10mil) Between Pad J9-1(2274.771mil,4691mil) on Top Layer And Pad J9-2(2249.181mil,4691mil) on Top Layer [Top Solder] Mask Sliver [7.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.59mil < 10mil) Between Pad J9-2(2249.181mil,4691mil) on Top Layer And Pad J9-3(2223.59mil,4691mil) on Top Layer [Top Solder] Mask Sliver [7.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.59mil < 10mil) Between Pad J9-3(2223.59mil,4691mil) on Top Layer And Pad J9-4(2198mil,4691mil) on Top Layer [Top Solder] Mask Sliver [7.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.409mil < 10mil) Between Pad J9-4(2198mil,4691mil) on Top Layer And Pad J9-5(2173.591mil,4691mil) on Top Layer [Top Solder] Mask Sliver [6.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA1-1(2396.197mil,4530.567mil) on Top Layer And Pad RA1-2(2421.315mil,4530.567mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA1-1(2396.197mil,4530.567mil) on Top Layer And Pad RA1-7(2421.315mil,4566mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA1-1(2396.197mil,4530.567mil) on Top Layer And Pad RA1-8(2396.197mil,4566mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad RA1-2(2421.315mil,4530.567mil) on Top Layer And Pad RA1-3(2441mil,4530.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.964mil < 10mil) Between Pad RA1-2(2421.315mil,4530.567mil) on Top Layer And Pad RA1-6(2441mil,4566mil) on Top Layer [Top Solder] Mask Sliver [7.964mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA1-2(2421.315mil,4530.567mil) on Top Layer And Pad RA1-7(2421.315mil,4566mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA1-2(2421.315mil,4530.567mil) on Top Layer And Pad RA1-8(2396.197mil,4566mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA1-3(2441mil,4530.567mil) on Top Layer And Pad RA1-4(2466.118mil,4530.567mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA1-3(2441mil,4530.567mil) on Top Layer And Pad RA1-5(2466.118mil,4566mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA1-3(2441mil,4530.567mil) on Top Layer And Pad RA1-6(2441mil,4566mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.964mil < 10mil) Between Pad RA1-3(2441mil,4530.567mil) on Top Layer And Pad RA1-7(2421.315mil,4566mil) on Top Layer [Top Solder] Mask Sliver [7.964mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA1-4(2466.118mil,4530.567mil) on Top Layer And Pad RA1-5(2466.118mil,4566mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA1-4(2466.118mil,4530.567mil) on Top Layer And Pad RA1-6(2441mil,4566mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA1-5(2466.118mil,4566mil) on Top Layer And Pad RA1-6(2441mil,4566mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad RA1-6(2441mil,4566mil) on Top Layer And Pad RA1-7(2421.315mil,4566mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA1-7(2421.315mil,4566mil) on Top Layer And Pad RA1-8(2396.197mil,4566mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA2-1(1256.079mil,4369.567mil) on Top Layer And Pad RA2-2(1281.197mil,4369.567mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA2-1(1256.079mil,4369.567mil) on Top Layer And Pad RA2-7(1281.197mil,4405mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA2-1(1256.079mil,4369.567mil) on Top Layer And Pad RA2-8(1256.079mil,4405mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad RA2-2(1281.197mil,4369.567mil) on Top Layer And Pad RA2-3(1300.882mil,4369.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.964mil < 10mil) Between Pad RA2-2(1281.197mil,4369.567mil) on Top Layer And Pad RA2-6(1300.882mil,4405mil) on Top Layer [Top Solder] Mask Sliver [7.964mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA2-2(1281.197mil,4369.567mil) on Top Layer And Pad RA2-7(1281.197mil,4405mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA2-2(1281.197mil,4369.567mil) on Top Layer And Pad RA2-8(1256.079mil,4405mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA2-3(1300.882mil,4369.567mil) on Top Layer And Pad RA2-4(1326mil,4369.567mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA2-3(1300.882mil,4369.567mil) on Top Layer And Pad RA2-5(1326mil,4405mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA2-3(1300.882mil,4369.567mil) on Top Layer And Pad RA2-6(1300.882mil,4405mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.964mil < 10mil) Between Pad RA2-3(1300.882mil,4369.567mil) on Top Layer And Pad RA2-7(1281.197mil,4405mil) on Top Layer [Top Solder] Mask Sliver [7.964mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA2-4(1326mil,4369.567mil) on Top Layer And Pad RA2-5(1326mil,4405mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA2-4(1326mil,4369.567mil) on Top Layer And Pad RA2-6(1300.882mil,4405mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA2-5(1326mil,4405mil) on Top Layer And Pad RA2-6(1300.882mil,4405mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad RA2-6(1300.882mil,4405mil) on Top Layer And Pad RA2-7(1281.197mil,4405mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA2-7(1281.197mil,4405mil) on Top Layer And Pad RA2-8(1256.079mil,4405mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.962mil < 10mil) Between Pad U1-13(1488.484mil,2277.483mil) on Top Layer And Via (1518mil,2237mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.962mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.086mil < 10mil) Between Pad U1-14(1474.564mil,2263.564mil) on Top Layer And Via (1518mil,2237mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.604mil < 10mil) Between Pad U1-26(1321.45mil,2013.682mil) on Top Layer And Via (1271mil,1996.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.604mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.033mil < 10mil) Between Pad U1-89(1905.398mil,2291.403mil) on Top Layer And Via (1856.706mil,2268.294mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.033mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.236mil < 10mil) Between Pad U1-90(1891.479mil,2305.322mil) on Top Layer And Via (1856.706mil,2268.294mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.569mil < 10mil) Between Pad U1-91(1877.559mil,2319.242mil) on Top Layer And Via (1856.706mil,2268.294mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.569mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.865mil < 10mil) Between Pad U1-96(1807.962mil,2388.839mil) on Top Layer And Via (1826.572mil,2438.436mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.865mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.695mil < 10mil) Between Pad U1-97(1794.043mil,2402.758mil) on Top Layer And Via (1826.572mil,2438.436mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.695mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.468mil < 10mil) Between Pad U1-98(1780.123mil,2416.678mil) on Top Layer And Via (1826.572mil,2438.436mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.468mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.1mil < 10mil) Between Via (1305.157mil,2601.157mil) from Top Layer to Bottom Layer And Via (1329mil,2609mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.1mil] / [Bottom Solder] Mask Sliver [2.1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.686mil < 10mil) Between Via (1525.678mil,2532mil) from Top Layer to Bottom Layer And Via (1528.093mil,2558.576mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.686mil] / [Bottom Solder] Mask Sliver [3.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.415mil < 10mil) Between Via (1533.141mil,1934.588mil) from Top Layer to Bottom Layer And Via (1535.279mil,1911.271mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.415mil] / [Bottom Solder] Mask Sliver [0.415mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.411mil < 10mil) Between Via (1545mil,2171mil) from Top Layer to Bottom Layer And Via (1569mil,2154mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.411mil] / [Bottom Solder] Mask Sliver [6.411mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.635mil < 10mil) Between Via (1804.509mil,1649.5mil) from Top Layer to Bottom Layer And Via (1829.554mil,1640.437mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.635mil] / [Bottom Solder] Mask Sliver [3.635mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.431mil < 10mil) Between Via (1952mil,1412mil) from Top Layer to Bottom Layer And Via (1970mil,1397mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.431mil] / [Bottom Solder] Mask Sliver [0.431mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.505mil < 10mil) Between Via (2034mil,1809mil) from Top Layer to Bottom Layer And Via (2061.276mil,1817.276mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil] / [Bottom Solder] Mask Sliver [5.504mil]
Rule Violations :69

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (1255.606mil,4343.976mil) on Top Overlay And Pad RA2-1(1256.079mil,4369.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Arc (2139.516mil,4808mil) on Top Overlay And Pad J9-5(2068.079mil,4807.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (2395.724mil,4504.976mil) on Top Overlay And Pad RA1-1(2396.197mil,4530.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Arc (678.744mil,4810mil) on Top Overlay And Pad J11-5(607.307mil,4809.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.778mil < 10mil) Between Pad C1-1(1409.685mil,4727mil) on Top Layer And Text "D1" (1350mil,4699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C12-1(1184.467mil,1804.858mil) on Top Layer And Track (1165.569mil,1768.244mil)(1165.569mil,1807.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C12-1(1184.467mil,1804.858mil) on Top Layer And Track (1203.364mil,1768.244mil)(1203.364mil,1807.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C12-2(1184.467mil,1771mil) on Top Layer And Track (1165.569mil,1768.244mil)(1165.569mil,1807.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C12-2(1184.467mil,1771mil) on Top Layer And Track (1203.364mil,1768.244mil)(1203.364mil,1807.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C15-1(1128.929mil,2791mil) on Top Layer And Track (1092.315mil,2772.102mil)(1131.685mil,2772.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C15-1(1128.929mil,2791mil) on Top Layer And Track (1092.315mil,2809.898mil)(1131.685mil,2809.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C15-2(1095.071mil,2791mil) on Top Layer And Track (1092.315mil,2772.102mil)(1131.685mil,2772.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C15-2(1095.071mil,2791mil) on Top Layer And Track (1092.315mil,2809.898mil)(1131.685mil,2809.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C16-1(943mil,2696.071mil) on Top Layer And Track (924.102mil,2693.315mil)(924.102mil,2732.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C16-1(943mil,2696.071mil) on Top Layer And Track (961.898mil,2693.315mil)(961.898mil,2732.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C16-2(943mil,2729.929mil) on Top Layer And Track (924.102mil,2693.315mil)(924.102mil,2732.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C16-2(943mil,2729.929mil) on Top Layer And Track (961.898mil,2693.315mil)(961.898mil,2732.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-1(1832.685mil,3028.391mil) on Top Layer And Text "C11" (1804mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C2-1(1452.929mil,4792mil) on Top Layer And Track (1416.315mil,4773.102mil)(1455.685mil,4773.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C2-1(1452.929mil,4792mil) on Top Layer And Track (1416.315mil,4810.898mil)(1455.685mil,4810.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C21-1(1832.685mil,3575.693mil) on Top Layer And Text "C23" (1804mil,3547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.548mil < 10mil) Between Pad C21-2(1893mil,3575.693mil) on Top Layer And Text "C23" (1804mil,3547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(1419.071mil,4792mil) on Top Layer And Text "C1" (1381mil,4777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C2-2(1419.071mil,4792mil) on Top Layer And Track (1416.315mil,4773.102mil)(1455.685mil,4773.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C2-2(1419.071mil,4792mil) on Top Layer And Track (1416.315mil,4810.898mil)(1455.685mil,4810.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C22-1(2394.071mil,4416mil) on Top Layer And Track (2391.315mil,4397.102mil)(2430.685mil,4397.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C22-1(2394.071mil,4416mil) on Top Layer And Track (2391.315mil,4434.898mil)(2430.685mil,4434.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C22-2(2427.929mil,4416mil) on Top Layer And Track (2391.315mil,4397.102mil)(2430.685mil,4397.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C22-2(2427.929mil,4416mil) on Top Layer And Track (2391.315mil,4434.898mil)(2430.685mil,4434.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-1(1832.685mil,3497.507mil) on Top Layer And Text "C50" (1804mil,3469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.392mil < 10mil) Between Pad C23-2(1893mil,3497.507mil) on Top Layer And Text "C50" (1804mil,3469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.392mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(1786.165mil,4447.079mil) on Top Layer And Text "C29" (1758mil,4432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.716mil < 10mil) Between Pad C24-2(1846.48mil,4447.079mil) on Top Layer And Text "C29" (1758mil,4432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-1(1786.165mil,4511.693mil) on Top Layer And Text "C24" (1758mil,4497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.873mil < 10mil) Between Pad C25-2(1846.48mil,4511.693mil) on Top Layer And Text "C24" (1758mil,4497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-1(1786.165mil,4382.465mil) on Top Layer And Text "C27" (1758mil,4367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.795mil < 10mil) Between Pad C29-2(1846.48mil,4382.465mil) on Top Layer And Text "C27" (1758mil,4367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(175.291mil,4835.443mil) on Top Layer And Text "R1" (154mil,4823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C3-1(175.291mil,4835.443mil) on Top Layer And Track (172.536mil,4816.545mil)(211.905mil,4816.545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C3-1(175.291mil,4835.443mil) on Top Layer And Track (172.536mil,4854.341mil)(211.905mil,4854.341mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C31-1(2283mil,4410.929mil) on Top Layer And Track (2264.102mil,4374.315mil)(2264.102mil,4413.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C31-1(2283mil,4410.929mil) on Top Layer And Track (2301.898mil,4374.315mil)(2301.898mil,4413.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C31-2(2283mil,4377.071mil) on Top Layer And Track (2264.102mil,4374.315mil)(2264.102mil,4413.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C31-2(2283mil,4377.071mil) on Top Layer And Track (2301.898mil,4374.315mil)(2301.898mil,4413.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.167mil < 10mil) Between Pad C3-2(209.15mil,4835.443mil) on Top Layer And Text "R1" (154mil,4823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C3-2(209.15mil,4835.443mil) on Top Layer And Track (172.536mil,4816.545mil)(211.905mil,4816.545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C3-2(209.15mil,4835.443mil) on Top Layer And Track (172.536mil,4854.341mil)(211.905mil,4854.341mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C32-1(2202mil,4398.929mil) on Top Layer And Track (2183.102mil,4362.315mil)(2183.102mil,4401.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C32-1(2202mil,4398.929mil) on Top Layer And Track (2220.898mil,4362.315mil)(2220.898mil,4401.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C32-2(2202mil,4365.071mil) on Top Layer And Track (2183.102mil,4362.315mil)(2183.102mil,4401.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C32-2(2202mil,4365.071mil) on Top Layer And Track (2220.898mil,4362.315mil)(2220.898mil,4401.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(1832.685mil,3184.763mil) on Top Layer And Text "C8" (1804mil,3156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C50-1(1832.685mil,3419.321mil) on Top Layer And Text "C53" (1804mil,3391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.481mil < 10mil) Between Pad C50-2(1893mil,3419.321mil) on Top Layer And Text "C53" (1804mil,3391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C53-1(1832.685mil,3341.135mil) on Top Layer And Text "C7" (1804mil,3313mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(1832.685mil,3262.949mil) on Top Layer And Text "C4" (1804mil,3234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(1832.685mil,3106.577mil) on Top Layer And Text "C18" (1804mil,3078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.503mil < 10mil) Between Pad C8-2(1893mil,3106.577mil) on Top Layer And Text "C18" (1804mil,3078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-1(1499.055mil,4637mil) on Top Layer And Track (1386.85mil,4604.52mil)(1523.465mil,4604.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-1(1499.055mil,4637mil) on Top Layer And Track (1386.85mil,4669.48mil)(1493.15mil,4669.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-2(1380.945mil,4637mil) on Top Layer And Track (1386.85mil,4604.52mil)(1523.465mil,4604.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-2(1380.945mil,4637mil) on Top Layer And Track (1386.85mil,4669.48mil)(1493.15mil,4669.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J11-5(607.307mil,4809.842mil) on Top Layer And Track (607.819mil,4693mil)(607.819mil,4762.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J11-5(607.307mil,4809.842mil) on Top Layer And Track (607.819mil,4857.842mil)(607.819mil,4908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad J11-5(918.331mil,4809.842mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J11-5(918.331mil,4809.842mil) on Top Layer And Track (845.437mil,4790.315mil)(872.996mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J11-5(918.331mil,4809.842mil) on Top Layer And Track (845.437mil,4829.685mil)(872.996mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J11-5(918.331mil,4809.842mil) on Top Layer And Track (917.819mil,4692mil)(917.819mil,4762.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J11-5(918.331mil,4809.842mil) on Top Layer And Track (917.819mil,4857.842mil)(917.819mil,4908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J9-5(2068.079mil,4807.842mil) on Top Layer And Track (2068.59mil,4691mil)(2068.59mil,4760.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J9-5(2068.079mil,4807.842mil) on Top Layer And Track (2068.59mil,4855.842mil)(2068.59mil,4906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad J9-5(2379.102mil,4807.842mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J9-5(2379.102mil,4807.842mil) on Top Layer And Track (2306.209mil,4788.315mil)(2333.768mil,4808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J9-5(2379.102mil,4807.842mil) on Top Layer And Track (2306.209mil,4827.685mil)(2333.768mil,4808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J9-5(2379.102mil,4807.842mil) on Top Layer And Track (2378.59mil,4690mil)(2378.59mil,4760.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J9-5(2379.102mil,4807.842mil) on Top Layer And Track (2378.59mil,4855.842mil)(2378.59mil,4906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad LED2-1(317.85mil,4799.48mil) on Top Layer And Track (363.126mil,4816.213mil)(378.874mil,4816.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad LED2-2(424.15mil,4799.48mil) on Top Layer And Track (363.126mil,4816.213mil)(378.874mil,4816.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad LED2-3(317.85mil,4734.52mil) on Top Layer And Track (363.126mil,4717.787mil)(378.874mil,4717.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad LED2-4(424.15mil,4734.52mil) on Top Layer And Track (363.126mil,4717.787mil)(378.874mil,4717.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(173.992mil,4782.52mil) on Top Layer And Text "R2" (154mil,4758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.968mil < 10mil) Between Pad R1-2(214.307mil,4782.52mil) on Top Layer And Text "R2" (154mil,4758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R51-1(2291mil,4486.276mil) on Top Layer And Text "C31" (2261mil,4449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.445mil < 10mil) Between Pad R6-2(1236mil,885.195mil) on Top Layer And Text "S2" (1176mil,868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad RA1-1(2396.197mil,4530.567mil) on Top Layer And Track (2391.787mil,4544.346mil)(2391.787mil,4552.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad RA1-4(2466.118mil,4530.567mil) on Top Layer And Track (2470.528mil,4544.346mil)(2470.528mil,4552.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad RA1-5(2466.118mil,4566mil) on Top Layer And Track (2470.528mil,4544.346mil)(2470.528mil,4552.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad RA1-8(2396.197mil,4566mil) on Top Layer And Track (2391.787mil,4544.346mil)(2391.787mil,4552.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad RA2-1(1256.079mil,4369.567mil) on Top Layer And Track (1251.669mil,4383.346mil)(1251.669mil,4391.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad RA2-4(1326mil,4369.567mil) on Top Layer And Track (1330.409mil,4383.346mil)(1330.409mil,4391.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad RA2-5(1326mil,4405mil) on Top Layer And Track (1330.409mil,4383.346mil)(1330.409mil,4391.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad RA2-8(1256.079mil,4405mil) on Top Layer And Track (1251.669mil,4383.346mil)(1251.669mil,4391.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-1(862.583mil,756.496mil) on Top Layer And Track (655.89mil,718.11mil)(892.11mil,718.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S1-1(862.583mil,756.496mil) on Top Layer And Track (892.11mil,481.89mil)(892.11mil,718.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-2(862.583mil,443.504mil) on Top Layer And Track (655.89mil,481.89mil)(892.11mil,481.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad S1-2(862.583mil,443.504mil) on Top Layer And Track (892.11mil,481.89mil)(892.11mil,718.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S1-3(685.417mil,756.496mil) on Top Layer And Track (655.89mil,481.89mil)(655.89mil,718.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-3(685.417mil,756.496mil) on Top Layer And Track (655.89mil,718.11mil)(892.11mil,718.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S1-4(685.417mil,443.504mil) on Top Layer And Track (655.89mil,481.89mil)(655.89mil,718.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-4(685.417mil,443.504mil) on Top Layer And Track (655.89mil,481.89mil)(892.11mil,481.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S2-1(1387.583mil,753.496mil) on Top Layer And Track (1180.89mil,715.11mil)(1417.11mil,715.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S2-1(1387.583mil,753.496mil) on Top Layer And Track (1417.11mil,478.89mil)(1417.11mil,715.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S2-2(1387.583mil,440.504mil) on Top Layer And Track (1180.89mil,478.89mil)(1417.11mil,478.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad S2-2(1387.583mil,440.504mil) on Top Layer And Track (1417.11mil,478.89mil)(1417.11mil,715.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S2-3(1210.417mil,753.496mil) on Top Layer And Track (1180.89mil,478.89mil)(1180.89mil,715.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S2-3(1210.417mil,753.496mil) on Top Layer And Track (1180.89mil,715.11mil)(1417.11mil,715.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S2-4(1210.417mil,440.504mil) on Top Layer And Track (1180.89mil,478.89mil)(1180.89mil,715.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S2-4(1210.417mil,440.504mil) on Top Layer And Track (1180.89mil,478.89mil)(1417.11mil,478.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-1(1655.517mil,2444.517mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-10(1530.242mil,2319.242mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-100(1752.284mil,2444.517mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-11(1516.322mil,2305.322mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-12(1502.403mil,2291.403mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-13(1488.484mil,2277.483mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-14(1474.564mil,2263.564mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-15(1460.645mil,2249.645mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-16(1446.725mil,2235.725mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-17(1432.806mil,2221.806mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-18(1418.886mil,2207.886mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-19(1404.967mil,2193.967mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-2(1641.597mil,2430.597mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-20(1391.047mil,2180.047mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-21(1377.128mil,2166.128mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-22(1363.209mil,2152.209mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-23(1349.289mil,2138.289mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-24(1335.37mil,2124.37mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-25(1321.45mil,2110.45mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-26(1321.45mil,2013.682mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-27(1335.37mil,1999.763mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-28(1349.289mil,1985.844mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-29(1363.209mil,1971.924mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-3(1627.678mil,2416.678mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-30(1377.128mil,1958.005mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-31(1391.047mil,1944.085mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-32(1404.967mil,1930.166mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-33(1418.886mil,1916.246mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-34(1432.806mil,1902.327mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-35(1446.725mil,1888.408mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-36(1460.645mil,1874.488mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-37(1474.564mil,1860.569mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-38(1488.484mil,1846.649mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-39(1502.403mil,1832.73mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-4(1613.758mil,2402.758mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-40(1516.322mil,1818.811mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-41(1530.242mil,1804.891mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-42(1544.161mil,1790.972mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-43(1558.081mil,1777.052mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-44(1572mil,1763.133mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-45(1585.919mil,1749.213mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-46(1599.839mil,1735.294mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-47(1613.758mil,1721.374mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-48(1627.678mil,1707.455mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-49(1641.597mil,1693.536mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-5(1599.839mil,2388.839mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-50(1655.517mil,1679.616mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,1691.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-51(1752.284mil,1679.616mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-52(1766.204mil,1693.536mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-53(1780.123mil,1707.455mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-54(1794.043mil,1721.374mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-55(1807.962mil,1735.294mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-56(1821.881mil,1749.213mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-57(1835.801mil,1763.133mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-58(1849.72mil,1777.052mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-59(1863.64mil,1790.972mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-6(1585.919mil,2374.919mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-60(1877.559mil,1804.891mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-61(1891.479mil,1818.811mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-62(1905.398mil,1832.73mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-63(1919.318mil,1846.649mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-64(1933.237mil,1860.569mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-65(1947.156mil,1874.488mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-66(1961.076mil,1888.408mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-67(1974.995mil,1902.327mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-68(1988.915mil,1916.246mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-69(2002.834mil,1930.166mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-7(1572mil,2361mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-70(2016.754mil,1944.085mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-71(2030.673mil,1958.005mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-72(2044.592mil,1971.924mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-73(2058.512mil,1985.844mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-74(2072.431mil,1999.763mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-75(2086.351mil,2013.682mil) on Top Layer And Track (1703.9mil,1691.81mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-76(2086.351mil,2110.45mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-77(2072.431mil,2124.37mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-78(2058.512mil,2138.289mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-79(2044.592mil,2152.209mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-8(1558.081mil,2347.081mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-80(2030.673mil,2166.128mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-81(2016.754mil,2180.047mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-82(2002.834mil,2193.967mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-83(1988.915mil,2207.886mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-84(1974.995mil,2221.806mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-85(1961.076mil,2235.725mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-86(1947.156mil,2249.645mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-87(1933.237mil,2263.564mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-88(1919.318mil,2277.483mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-89(1905.398mil,2291.403mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-9(1544.161mil,2333.161mil) on Top Layer And Track (1333.644mil,2062.066mil)(1703.9mil,2432.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-90(1891.479mil,2305.322mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-91(1877.559mil,2319.242mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-92(1863.64mil,2333.161mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-93(1849.72mil,2347.081mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-94(1835.801mil,2361mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-95(1821.881mil,2374.919mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-96(1807.962mil,2388.839mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-97(1794.043mil,2402.758mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-98(1780.123mil,2416.678mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-99(1766.204mil,2430.597mil) on Top Layer And Track (1703.9mil,2432.323mil)(2074.157mil,2062.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-1(1511.135mil,3970.053mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-10(1385.86mil,4095.327mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-11(1371.941mil,4109.247mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-12(1358.021mil,4123.166mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-13(1344.102mil,4137.086mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-14(1330.182mil,4151.005mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-15(1316.263mil,4164.925mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-16(1302.344mil,4178.844mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-17(1191.656mil,4178.844mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-18(1177.737mil,4164.925mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-19(1163.818mil,4151.005mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-2(1497.216mil,3983.972mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-20(1149.898mil,4137.086mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-21(1135.979mil,4123.166mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-22(1122.059mil,4109.247mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-23(1108.14mil,4095.327mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-24(1094.22mil,4081.408mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-25(1080.301mil,4067.489mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-26(1066.381mil,4053.569mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-27(1052.462mil,4039.65mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-28(1038.543mil,4025.73mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-29(1024.623mil,4011.811mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-3(1483.296mil,3997.892mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-30(1010.704mil,3997.892mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-31(996.784mil,3983.972mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-32(982.865mil,3970.053mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,4173.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-33(982.865mil,3859.365mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-34(996.784mil,3845.446mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-35(1010.704mil,3831.526mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-36(1024.623mil,3817.607mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-37(1038.543mil,3803.688mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-38(1052.462mil,3789.768mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-39(1066.381mil,3775.849mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-4(1469.377mil,4011.811mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-40(1080.301mil,3761.929mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-41(1094.22mil,3748.01mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-42(1108.14mil,3734.09mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-43(1122.059mil,3720.171mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-44(1135.979mil,3706.252mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-45(1149.898mil,3692.332mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-46(1163.818mil,3678.413mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-47(1177.737mil,3664.493mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-48(1191.656mil,3650.574mil) on Top Layer And Track (988.099mil,3914.709mil)(1247mil,3655.808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-49(1302.344mil,3650.574mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-5(1455.457mil,4025.73mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-50(1316.263mil,3664.493mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-51(1330.182mil,3678.413mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-52(1344.102mil,3692.332mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-53(1358.021mil,3706.252mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-54(1371.941mil,3720.171mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-55(1385.86mil,3734.09mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-56(1399.78mil,3748.01mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-57(1413.699mil,3761.929mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-58(1427.619mil,3775.849mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-59(1441.538mil,3789.768mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-6(1441.538mil,4039.65mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-60(1455.457mil,3803.688mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-61(1469.377mil,3817.607mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-62(1483.296mil,3831.526mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-63(1497.216mil,3845.446mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-64(1511.135mil,3859.365mil) on Top Layer And Track (1247mil,3655.808mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-7(1427.619mil,4053.569mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-8(1413.699mil,4067.489mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-9(1399.78mil,4081.408mil) on Top Layer And Track (1247mil,4173.61mil)(1505.901mil,3914.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
Rule Violations :272

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "3" (1853mil,692mil) on Top Overlay And Track (1823mil,702mil)(2023mil,702mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "4" (1953mil,692mil) on Top Overlay And Track (1823mil,702mil)(2023mil,702mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "5" (474mil,3469mil) on Top Overlay And Track (444mil,3479mil)(644mil,3479mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "6" (574mil,3469mil) on Top Overlay And Track (444mil,3479mil)(644mil,3479mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (1.398mil < 10mil) Between Text "C1" (1381mil,4777mil) on Top Overlay And Track (1416.315mil,4773.102mil)(1455.685mil,4773.102mil) on Top Overlay Silk Text to Silk Clearance [1.398mil]
   Violation between Silk To Silk Clearance Constraint: (5.658mil < 10mil) Between Text "C1" (1381mil,4777mil) on Top Overlay And Track (1416.315mil,4810.898mil)(1455.685mil,4810.898mil) on Top Overlay Silk Text to Silk Clearance [5.658mil]
   Violation between Silk To Silk Clearance Constraint: (7.428mil < 10mil) Between Text "C16" (921mil,2768mil) on Top Overlay And Text "X2" (989mil,2769mil) on Top Overlay Silk Text to Silk Clearance [7.428mil]
   Violation between Silk To Silk Clearance Constraint: (5.948mil < 10mil) Between Text "C20" (1445mil,179mil) on Top Overlay And Text "C5" (1513mil,180mil) on Top Overlay Silk Text to Silk Clearance [5.948mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C30" (2328mil,3241mil) on Top Overlay And Track (2152.724mil,3268.05mil)(2502.724mil,3268.05mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1601mil,1215mil) on Top Overlay And Text "R5" (1679mil,1233mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.955mil < 10mil) Between Text "R1" (154mil,4823mil) on Top Overlay And Track (172.536mil,4816.545mil)(211.905mil,4816.545mil) on Top Overlay Silk Text to Silk Clearance [3.955mil]
   Violation between Silk To Silk Clearance Constraint: (3.101mil < 10mil) Between Text "R1" (154mil,4823mil) on Top Overlay And Track (172.536mil,4854.341mil)(211.905mil,4854.341mil) on Top Overlay Silk Text to Silk Clearance [3.101mil]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 490
Waived Violations : 0
Time Elapsed        : 00:00:02