<stg><name>main_Pipeline_VITIS_LOOP_610_2</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln610 = store i6 0, i6 %i_8

]]></Node>
<StgValue><ssdm name="store_ln610"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc82:0 %i = load i6 %i_8

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc82:1 %icmp_ln610 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln610"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc82:2 %add_ln610 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln610"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc82:3 %br_ln610 = br i1 %icmp_ln610, void %for.inc82.split, void %for.end84.exitStub

]]></Node>
<StgValue><ssdm name="br_ln610"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc82.split:20 %store_ln610 = store i6 %add_ln610, i6 %i_8

]]></Node>
<StgValue><ssdm name="store_ln610"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln610" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
for.end84.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="6">
<![CDATA[
for.inc82.split:0 %zext_ln610 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln610"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc82.split:1 %specpipeline_ln610 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln610"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc82.split:2 %speclooptripcount_ln610 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln610"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc82.split:3 %specloopname_ln610 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln610"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:4 %C_0_addr = getelementptr i32 %C_0, i64 0, i64 %zext_ln610

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc82.split:5 %store_ln611 = store i32 0, i5 %C_0_addr

]]></Node>
<StgValue><ssdm name="store_ln611"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:6 %C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln610

]]></Node>
<StgValue><ssdm name="C_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc82.split:7 %store_ln612 = store i32 0, i5 %C_1_addr

]]></Node>
<StgValue><ssdm name="store_ln612"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:8 %C_2_addr = getelementptr i32 %C_2, i64 0, i64 %zext_ln610

]]></Node>
<StgValue><ssdm name="C_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc82.split:9 %store_ln613 = store i32 0, i5 %C_2_addr

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:10 %C_3_addr = getelementptr i32 %C_3, i64 0, i64 %zext_ln610

]]></Node>
<StgValue><ssdm name="C_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc82.split:11 %store_ln614 = store i32 0, i5 %C_3_addr

]]></Node>
<StgValue><ssdm name="store_ln614"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:12 %C_4_addr = getelementptr i32 %C_4, i64 0, i64 %zext_ln610

]]></Node>
<StgValue><ssdm name="C_4_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc82.split:13 %store_ln615 = store i32 0, i5 %C_4_addr

]]></Node>
<StgValue><ssdm name="store_ln615"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:14 %C_5_addr = getelementptr i32 %C_5, i64 0, i64 %zext_ln610

]]></Node>
<StgValue><ssdm name="C_5_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc82.split:15 %store_ln616 = store i32 0, i5 %C_5_addr

]]></Node>
<StgValue><ssdm name="store_ln616"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:16 %C_6_addr = getelementptr i32 %C_6, i64 0, i64 %zext_ln610

]]></Node>
<StgValue><ssdm name="C_6_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc82.split:17 %store_ln617 = store i32 0, i5 %C_6_addr

]]></Node>
<StgValue><ssdm name="store_ln617"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:18 %C_7_addr = getelementptr i32 %C_7, i64 0, i64 %zext_ln610

]]></Node>
<StgValue><ssdm name="C_7_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc82.split:19 %store_ln618 = store i32 0, i5 %C_7_addr

]]></Node>
<StgValue><ssdm name="store_ln618"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
for.inc82.split:21 %br_ln610 = br void %for.inc82

]]></Node>
<StgValue><ssdm name="br_ln610"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="C_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="C_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="C_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="C_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="C_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="C_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="C_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="C_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="StgValue_52" to="i_8" fromId="52" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_54" to="store_ln610" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="i_8" to="store_ln610" fromId="5" toId="6">
</dataflow>
<dataflow id="57" from="i_8" to="i" fromId="5" toId="8">
</dataflow>
<dataflow id="58" from="i" to="icmp_ln610" fromId="8" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_59" to="icmp_ln610" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="i" to="add_ln610" fromId="8" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_62" to="add_ln610" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="icmp_ln610" to="br_ln610" fromId="9" toId="11">
</dataflow>
<dataflow id="65" from="add_ln610" to="store_ln610" fromId="10" toId="12">
</dataflow>
<dataflow id="66" from="i_8" to="store_ln610" fromId="5" toId="12">
</dataflow>
<dataflow id="67" from="i" to="zext_ln610" fromId="8" toId="13">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln610" fromId="68" toId="14">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln610" fromId="70" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specpipeline_ln610" fromId="72" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_72" to="specpipeline_ln610" fromId="72" toId="14">
</dataflow>
<dataflow id="75" from="StgValue_72" to="specpipeline_ln610" fromId="72" toId="14">
</dataflow>
<dataflow id="77" from="empty_18" to="specpipeline_ln610" fromId="76" toId="14">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln610" fromId="78" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_80" to="speclooptripcount_ln610" fromId="80" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_80" to="speclooptripcount_ln610" fromId="80" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_80" to="speclooptripcount_ln610" fromId="80" toId="15">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopName" to="specloopname_ln610" fromId="84" toId="16">
</dataflow>
<dataflow id="87" from="empty_19" to="specloopname_ln610" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="C_0" to="C_0_addr" fromId="44" toId="17">
</dataflow>
<dataflow id="90" from="StgValue_89" to="C_0_addr" fromId="89" toId="17">
</dataflow>
<dataflow id="91" from="zext_ln610" to="C_0_addr" fromId="13" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_92" to="store_ln611" fromId="92" toId="18">
</dataflow>
<dataflow id="94" from="C_0_addr" to="store_ln611" fromId="17" toId="18">
</dataflow>
<dataflow id="95" from="C_1" to="C_1_addr" fromId="45" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_89" to="C_1_addr" fromId="89" toId="19">
</dataflow>
<dataflow id="97" from="zext_ln610" to="C_1_addr" fromId="13" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_92" to="store_ln612" fromId="92" toId="20">
</dataflow>
<dataflow id="99" from="C_1_addr" to="store_ln612" fromId="19" toId="20">
</dataflow>
<dataflow id="100" from="C_2" to="C_2_addr" fromId="46" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_89" to="C_2_addr" fromId="89" toId="21">
</dataflow>
<dataflow id="102" from="zext_ln610" to="C_2_addr" fromId="13" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_92" to="store_ln613" fromId="92" toId="22">
</dataflow>
<dataflow id="104" from="C_2_addr" to="store_ln613" fromId="21" toId="22">
</dataflow>
<dataflow id="105" from="C_3" to="C_3_addr" fromId="47" toId="23">
</dataflow>
<dataflow id="106" from="StgValue_89" to="C_3_addr" fromId="89" toId="23">
</dataflow>
<dataflow id="107" from="zext_ln610" to="C_3_addr" fromId="13" toId="23">
</dataflow>
<dataflow id="108" from="StgValue_92" to="store_ln614" fromId="92" toId="24">
</dataflow>
<dataflow id="109" from="C_3_addr" to="store_ln614" fromId="23" toId="24">
</dataflow>
<dataflow id="110" from="C_4" to="C_4_addr" fromId="48" toId="25">
</dataflow>
<dataflow id="111" from="StgValue_89" to="C_4_addr" fromId="89" toId="25">
</dataflow>
<dataflow id="112" from="zext_ln610" to="C_4_addr" fromId="13" toId="25">
</dataflow>
<dataflow id="113" from="StgValue_92" to="store_ln615" fromId="92" toId="26">
</dataflow>
<dataflow id="114" from="C_4_addr" to="store_ln615" fromId="25" toId="26">
</dataflow>
<dataflow id="115" from="C_5" to="C_5_addr" fromId="49" toId="27">
</dataflow>
<dataflow id="116" from="StgValue_89" to="C_5_addr" fromId="89" toId="27">
</dataflow>
<dataflow id="117" from="zext_ln610" to="C_5_addr" fromId="13" toId="27">
</dataflow>
<dataflow id="118" from="StgValue_92" to="store_ln616" fromId="92" toId="28">
</dataflow>
<dataflow id="119" from="C_5_addr" to="store_ln616" fromId="27" toId="28">
</dataflow>
<dataflow id="120" from="C_6" to="C_6_addr" fromId="50" toId="29">
</dataflow>
<dataflow id="121" from="StgValue_89" to="C_6_addr" fromId="89" toId="29">
</dataflow>
<dataflow id="122" from="zext_ln610" to="C_6_addr" fromId="13" toId="29">
</dataflow>
<dataflow id="123" from="StgValue_92" to="store_ln617" fromId="92" toId="30">
</dataflow>
<dataflow id="124" from="C_6_addr" to="store_ln617" fromId="29" toId="30">
</dataflow>
<dataflow id="125" from="C_7" to="C_7_addr" fromId="51" toId="31">
</dataflow>
<dataflow id="126" from="StgValue_89" to="C_7_addr" fromId="89" toId="31">
</dataflow>
<dataflow id="127" from="zext_ln610" to="C_7_addr" fromId="13" toId="31">
</dataflow>
<dataflow id="128" from="StgValue_92" to="store_ln618" fromId="92" toId="32">
</dataflow>
<dataflow id="129" from="C_7_addr" to="store_ln618" fromId="31" toId="32">
</dataflow>
<dataflow id="130" from="icmp_ln610" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
