-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--WB1__clk0 is alt_pll0:inst19|altpll:altpll_component|_clk0
WB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(!inst44), .PFDENA(VCC), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(CLK40DES1), .INCLK());

--WB1__clk1 is alt_pll0:inst19|altpll:altpll_component|_clk1
WB1__clk1 = PLL.CLK1(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(!inst44), .PFDENA(VCC), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(CLK40DES1), .INCLK());

--WB1__clk2 is alt_pll0:inst19|altpll:altpll_component|_clk2
WB1__clk2 = PLL.CLK2(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(!inst44), .PFDENA(VCC), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(CLK40DES1), .INCLK());

--WB1__clk3 is alt_pll0:inst19|altpll:altpll_component|_clk3
WB1__clk3 = PLL.CLK3(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(!inst44), .PFDENA(VCC), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(CLK40DES1), .INCLK());


--T3L28Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[9]~171
T3L28Q = DFFEAS(T3L33, G1L153,  ,  , T3L1,  ,  , G1_BLOCK_WRITE_START,  );


--T3L24Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[8]~172
T3L24Q = DFFEAS(T3L26, G1L153,  ,  , T3L1,  ,  , G1_BLOCK_WRITE_START,  );


--T3L22Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[7]~173
T3L22Q = DFFEAS(T3L23, G1L153,  ,  , T3L1,  ,  , G1_BLOCK_WRITE_START,  );


--T3L19Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[6]~174
T3L19Q = DFFEAS(T3L21, G1L153,  ,  , T3L1,  ,  , G1_BLOCK_WRITE_START,  );


--T3L16Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[5]~175
T3L16Q = DFFEAS(T3L18, G1L153,  ,  , T3L1,  ,  , G1_BLOCK_WRITE_START,  );


--T3L13Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[4]~176
T3L13Q = DFFEAS(T3L15, G1L153,  ,  , T3L1,  ,  , G1_BLOCK_WRITE_START,  );


--T3L10Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[3]~177
T3L10Q = DFFEAS(T3L12, G1L153,  ,  , T3L1,  ,  , G1_BLOCK_WRITE_START,  );


--T3L7Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[2]~178
T3L7Q = DFFEAS(T3L9, G1L153,  ,  , T3L1,  ,  , G1_BLOCK_WRITE_START,  );


--T3L4Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[1]~179
T3L4Q = DFFEAS(T3L6, G1L153,  ,  , T3L1,  ,  , G1_BLOCK_WRITE_START,  );


--T3L2Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[0]~180
T3L2Q = DFFEAS(T3L3, G1L153,  ,  , T3L1,  ,  , G1_BLOCK_WRITE_START,  );


--WB2__clk0 is altpll1:inst25|altpll:altpll_component|_clk0
WB2__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(!inst44), .PFDENA(), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(CLK40DES1_3), .INCLK());


--TB1_wire_sd1_regout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|wire_sd1_regout
TB1_wire_sd1_regout = EQUATION NOT SUPPORTED;

--TB1_wire_sd1_pgmout[0] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|wire_sd1_pgmout[0]
TB1_wire_sd1_pgmout[0] = EQUATION NOT SUPPORTED;

--TB1_wire_sd1_pgmout[1] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|wire_sd1_pgmout[1]
TB1_wire_sd1_pgmout[1] = EQUATION NOT SUPPORTED;

--TB1_wire_sd1_pgmout[2] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|wire_sd1_pgmout[2]
TB1_wire_sd1_pgmout[2] = EQUATION NOT SUPPORTED;


--G1L206 is ddlctrlr:inst20|op_3~151
G1L206_adder_eqn = ( G1_WORD_NMBER_COMP[0] ) + ( VCC ) + ( GND );
G1L206 = SUM(G1L206_adder_eqn);

--G1L207 is ddlctrlr:inst20|op_3~152
G1L207_adder_eqn = ( G1_WORD_NMBER_COMP[0] ) + ( VCC ) + ( GND );
G1L207 = CARRY(G1L207_adder_eqn);


--G1L210 is ddlctrlr:inst20|op_3~155
G1L210_adder_eqn = ( G1_WORD_NMBER_COMP[1] ) + ( GND ) + ( G1L207 );
G1L210 = SUM(G1L210_adder_eqn);

--G1L211 is ddlctrlr:inst20|op_3~156
G1L211_adder_eqn = ( G1_WORD_NMBER_COMP[1] ) + ( GND ) + ( G1L207 );
G1L211 = CARRY(G1L211_adder_eqn);


--G1L214 is ddlctrlr:inst20|op_3~159
G1L214_adder_eqn = ( G1_WORD_NMBER_COMP[2] ) + ( GND ) + ( G1L211 );
G1L214 = SUM(G1L214_adder_eqn);

--G1L215 is ddlctrlr:inst20|op_3~160
G1L215_adder_eqn = ( G1_WORD_NMBER_COMP[2] ) + ( GND ) + ( G1L211 );
G1L215 = CARRY(G1L215_adder_eqn);


--G1L218 is ddlctrlr:inst20|op_3~163
G1L218_adder_eqn = ( G1_WORD_NMBER_COMP[3] ) + ( GND ) + ( G1L215 );
G1L218 = SUM(G1L218_adder_eqn);

--G1L219 is ddlctrlr:inst20|op_3~164
G1L219_adder_eqn = ( G1_WORD_NMBER_COMP[3] ) + ( GND ) + ( G1L215 );
G1L219 = CARRY(G1L219_adder_eqn);


--G1L222 is ddlctrlr:inst20|op_3~167
G1L222_adder_eqn = ( G1_WORD_NMBER_COMP[4] ) + ( GND ) + ( G1L219 );
G1L222 = SUM(G1L222_adder_eqn);

--G1L223 is ddlctrlr:inst20|op_3~168
G1L223_adder_eqn = ( G1_WORD_NMBER_COMP[4] ) + ( GND ) + ( G1L219 );
G1L223 = CARRY(G1L223_adder_eqn);


--G1L226 is ddlctrlr:inst20|op_3~171
G1L226_adder_eqn = ( G1_WORD_NMBER_COMP[5] ) + ( GND ) + ( G1L223 );
G1L226 = SUM(G1L226_adder_eqn);

--G1L227 is ddlctrlr:inst20|op_3~172
G1L227_adder_eqn = ( G1_WORD_NMBER_COMP[5] ) + ( GND ) + ( G1L223 );
G1L227 = CARRY(G1L227_adder_eqn);


--G1L230 is ddlctrlr:inst20|op_3~175
G1L230_adder_eqn = ( G1_WORD_NMBER_COMP[6] ) + ( GND ) + ( G1L227 );
G1L230 = SUM(G1L230_adder_eqn);

--G1L231 is ddlctrlr:inst20|op_3~176
G1L231_adder_eqn = ( G1_WORD_NMBER_COMP[6] ) + ( GND ) + ( G1L227 );
G1L231 = CARRY(G1L231_adder_eqn);


--G1L234 is ddlctrlr:inst20|op_3~179
G1L234_adder_eqn = ( G1_WORD_NMBER_COMP[7] ) + ( GND ) + ( G1L231 );
G1L234 = SUM(G1L234_adder_eqn);

--G1L235 is ddlctrlr:inst20|op_3~180
G1L235_adder_eqn = ( G1_WORD_NMBER_COMP[7] ) + ( GND ) + ( G1L231 );
G1L235 = CARRY(G1L235_adder_eqn);


--G1L238 is ddlctrlr:inst20|op_3~183
G1L238_adder_eqn = ( G1_WORD_NMBER_COMP[8] ) + ( GND ) + ( G1L235 );
G1L238 = SUM(G1L238_adder_eqn);

--G1L239 is ddlctrlr:inst20|op_3~184
G1L239_adder_eqn = ( G1_WORD_NMBER_COMP[8] ) + ( GND ) + ( G1L235 );
G1L239 = CARRY(G1L239_adder_eqn);


--G1L242 is ddlctrlr:inst20|op_3~187
G1L242_adder_eqn = ( G1_WORD_NMBER_COMP[9] ) + ( GND ) + ( G1L239 );
G1L242 = SUM(G1L242_adder_eqn);


--T3L31 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[9]~187
T3L31_adder_eqn = ( VCC ) + ( T3L25 ) + ( GND );
T3L31 = CARRY(T3L31_adder_eqn);


--T3L33 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[9]~200
T3L33_adder_eqn = ( T3L28Q ) + ( GND ) + ( T3L31 );
T3L33 = SUM(T3L33_adder_eqn);


--T4L107Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[21]~88
T4L107Q = DFFEAS(T4L108, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--VB1_wire_counter_reg_bit21a_regout[3] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_reg_bit21a_regout[3]
VB1_wire_counter_reg_bit21a_regout[3] = DFFEAS(VB1_wire_counter_comb_bita_3sumout, GLOBAL(CLK40),  ,  , VB1L18,  ,  , TB1_dffe6,  );


--VB1_wire_counter_reg_bit21a_regout[0] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_reg_bit21a_regout[0]
VB1_wire_counter_reg_bit21a_regout[0] = DFFEAS(VB1_wire_counter_comb_bita_0sumout, GLOBAL(CLK40),  ,  , VB1L18,  ,  , TB1_dffe6,  );


--VB1_wire_counter_reg_bit21a_regout[2] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_reg_bit21a_regout[2]
VB1_wire_counter_reg_bit21a_regout[2] = DFFEAS(VB1_wire_counter_comb_bita_2sumout, GLOBAL(CLK40),  ,  , VB1L18,  ,  , TB1_dffe6,  );


--VB1_wire_counter_reg_bit21a_regout[1] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_reg_bit21a_regout[1]
VB1_wire_counter_reg_bit21a_regout[1] = DFFEAS(VB1_wire_counter_comb_bita_1sumout, GLOBAL(CLK40),  ,  , VB1L18,  ,  , TB1_dffe6,  );


--T4L102Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[20]~89
T4L102Q = DFFEAS(T4L103, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L97Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[19]~90
T4L97Q = DFFEAS(T4L98, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L92Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[18]~91
T4L92Q = DFFEAS(T4L93, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L87Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[17]~92
T4L87Q = DFFEAS(T4L88, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L82Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[16]~93
T4L82Q = DFFEAS(T4L83, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L77Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[15]~94
T4L77Q = DFFEAS(T4L78, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L72Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[14]~95
T4L72Q = DFFEAS(T4L73, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L67Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[13]~96
T4L67Q = DFFEAS(T4L68, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L62Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[12]~97
T4L62Q = DFFEAS(T4L63, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L57Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[11]~98
T4L57Q = DFFEAS(T4L58, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L52Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[10]~99
T4L52Q = DFFEAS(T4L53, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L47Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[9]~100
T4L47Q = DFFEAS(T4L48, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L42Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[8]~101
T4L42Q = DFFEAS(T4L43, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L37Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[7]~102
T4L37Q = DFFEAS(T4L38, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L32Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[6]~103
T4L32Q = DFFEAS(T4L33, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L27Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[5]~104
T4L27Q = DFFEAS(T4L28, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L22Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[4]~105
T4L22Q = DFFEAS(T4L23, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L17Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[3]~106
T4L17Q = DFFEAS(T4L18, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L12Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[2]~107
T4L12Q = DFFEAS(T4L13, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L7Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[1]~108
T4L7Q = DFFEAS(T4L8, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L2Q is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[0]~109
T4L2Q = DFFEAS(T4L3, WB1__clk0,  ,  , inst44,  ,  , C1_inst4,  );


--T4L3 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[0]~110
T4L3_adder_eqn = ( T4L2Q ) + ( VCC ) + ( GND );
T4L3 = SUM(T4L3_adder_eqn);

--T4L4 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[0]~111
T4L4_adder_eqn = ( T4L2Q ) + ( VCC ) + ( GND );
T4L4 = CARRY(T4L4_adder_eqn);


--T4L8 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[1]~113
T4L8_adder_eqn = ( T4L7Q ) + ( GND ) + ( T4L4 );
T4L8 = SUM(T4L8_adder_eqn);

--T4L9 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[1]~114
T4L9_adder_eqn = ( T4L7Q ) + ( GND ) + ( T4L4 );
T4L9 = CARRY(T4L9_adder_eqn);


--T4L13 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[2]~116
T4L13_adder_eqn = ( T4L12Q ) + ( GND ) + ( T4L9 );
T4L13 = SUM(T4L13_adder_eqn);

--T4L14 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[2]~117
T4L14_adder_eqn = ( T4L12Q ) + ( GND ) + ( T4L9 );
T4L14 = CARRY(T4L14_adder_eqn);


--T4L18 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[3]~119
T4L18_adder_eqn = ( T4L17Q ) + ( GND ) + ( T4L14 );
T4L18 = SUM(T4L18_adder_eqn);

--T4L19 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[3]~120
T4L19_adder_eqn = ( T4L17Q ) + ( GND ) + ( T4L14 );
T4L19 = CARRY(T4L19_adder_eqn);


--T4L23 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[4]~122
T4L23_adder_eqn = ( T4L22Q ) + ( GND ) + ( T4L19 );
T4L23 = SUM(T4L23_adder_eqn);

--T4L24 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[4]~123
T4L24_adder_eqn = ( T4L22Q ) + ( GND ) + ( T4L19 );
T4L24 = CARRY(T4L24_adder_eqn);


--T4L28 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[5]~125
T4L28_adder_eqn = ( T4L27Q ) + ( GND ) + ( T4L24 );
T4L28 = SUM(T4L28_adder_eqn);

--T4L29 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[5]~126
T4L29_adder_eqn = ( T4L27Q ) + ( GND ) + ( T4L24 );
T4L29 = CARRY(T4L29_adder_eqn);


--T4L33 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[6]~128
T4L33_adder_eqn = ( T4L32Q ) + ( GND ) + ( T4L29 );
T4L33 = SUM(T4L33_adder_eqn);

--T4L34 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[6]~129
T4L34_adder_eqn = ( T4L32Q ) + ( GND ) + ( T4L29 );
T4L34 = CARRY(T4L34_adder_eqn);


--T4L38 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[7]~131
T4L38_adder_eqn = ( T4L37Q ) + ( GND ) + ( T4L34 );
T4L38 = SUM(T4L38_adder_eqn);

--T4L39 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[7]~132
T4L39_adder_eqn = ( T4L37Q ) + ( GND ) + ( T4L34 );
T4L39 = CARRY(T4L39_adder_eqn);


--T4L43 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[8]~134
T4L43_adder_eqn = ( T4L42Q ) + ( GND ) + ( T4L39 );
T4L43 = SUM(T4L43_adder_eqn);

--T4L44 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[8]~135
T4L44_adder_eqn = ( T4L42Q ) + ( GND ) + ( T4L39 );
T4L44 = CARRY(T4L44_adder_eqn);


--T4L48 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[9]~137
T4L48_adder_eqn = ( T4L47Q ) + ( GND ) + ( T4L44 );
T4L48 = SUM(T4L48_adder_eqn);

--T4L49 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[9]~138
T4L49_adder_eqn = ( T4L47Q ) + ( GND ) + ( T4L44 );
T4L49 = CARRY(T4L49_adder_eqn);


--T4L53 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[10]~140
T4L53_adder_eqn = ( T4L52Q ) + ( GND ) + ( T4L49 );
T4L53 = SUM(T4L53_adder_eqn);

--T4L54 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[10]~141
T4L54_adder_eqn = ( T4L52Q ) + ( GND ) + ( T4L49 );
T4L54 = CARRY(T4L54_adder_eqn);


--T4L58 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[11]~143
T4L58_adder_eqn = ( T4L57Q ) + ( GND ) + ( T4L54 );
T4L58 = SUM(T4L58_adder_eqn);

--T4L59 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[11]~144
T4L59_adder_eqn = ( T4L57Q ) + ( GND ) + ( T4L54 );
T4L59 = CARRY(T4L59_adder_eqn);


--T4L63 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[12]~146
T4L63_adder_eqn = ( T4L62Q ) + ( GND ) + ( T4L59 );
T4L63 = SUM(T4L63_adder_eqn);

--T4L64 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[12]~147
T4L64_adder_eqn = ( T4L62Q ) + ( GND ) + ( T4L59 );
T4L64 = CARRY(T4L64_adder_eqn);


--T4L68 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[13]~149
T4L68_adder_eqn = ( T4L67Q ) + ( GND ) + ( T4L64 );
T4L68 = SUM(T4L68_adder_eqn);

--T4L69 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[13]~150
T4L69_adder_eqn = ( T4L67Q ) + ( GND ) + ( T4L64 );
T4L69 = CARRY(T4L69_adder_eqn);


--T4L73 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[14]~152
T4L73_adder_eqn = ( T4L72Q ) + ( GND ) + ( T4L69 );
T4L73 = SUM(T4L73_adder_eqn);

--T4L74 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[14]~153
T4L74_adder_eqn = ( T4L72Q ) + ( GND ) + ( T4L69 );
T4L74 = CARRY(T4L74_adder_eqn);


--T4L78 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[15]~155
T4L78_adder_eqn = ( T4L77Q ) + ( GND ) + ( T4L74 );
T4L78 = SUM(T4L78_adder_eqn);

--T4L79 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[15]~156
T4L79_adder_eqn = ( T4L77Q ) + ( GND ) + ( T4L74 );
T4L79 = CARRY(T4L79_adder_eqn);


--T4L83 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[16]~158
T4L83_adder_eqn = ( T4L82Q ) + ( GND ) + ( T4L79 );
T4L83 = SUM(T4L83_adder_eqn);

--T4L84 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[16]~159
T4L84_adder_eqn = ( T4L82Q ) + ( GND ) + ( T4L79 );
T4L84 = CARRY(T4L84_adder_eqn);


--T4L88 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[17]~161
T4L88_adder_eqn = ( T4L87Q ) + ( GND ) + ( T4L84 );
T4L88 = SUM(T4L88_adder_eqn);

--T4L89 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[17]~162
T4L89_adder_eqn = ( T4L87Q ) + ( GND ) + ( T4L84 );
T4L89 = CARRY(T4L89_adder_eqn);


--T4L93 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[18]~164
T4L93_adder_eqn = ( T4L92Q ) + ( GND ) + ( T4L89 );
T4L93 = SUM(T4L93_adder_eqn);

--T4L94 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[18]~165
T4L94_adder_eqn = ( T4L92Q ) + ( GND ) + ( T4L89 );
T4L94 = CARRY(T4L94_adder_eqn);


--T4L98 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[19]~167
T4L98_adder_eqn = ( T4L97Q ) + ( GND ) + ( T4L94 );
T4L98 = SUM(T4L98_adder_eqn);

--T4L99 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[19]~168
T4L99_adder_eqn = ( T4L97Q ) + ( GND ) + ( T4L94 );
T4L99 = CARRY(T4L99_adder_eqn);


--T4L103 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[20]~170
T4L103_adder_eqn = ( T4L102Q ) + ( GND ) + ( T4L99 );
T4L103 = SUM(T4L103_adder_eqn);

--T4L104 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[20]~171
T4L104_adder_eqn = ( T4L102Q ) + ( GND ) + ( T4L99 );
T4L104 = CARRY(T4L104_adder_eqn);


--T4L108 is LHCBUNCH:inst|led_pulse_cnt:inst3|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[21]~173
T4L108_adder_eqn = ( T4L107Q ) + ( GND ) + ( T4L104 );
T4L108 = SUM(T4L108_adder_eqn);


--SB1_q_b[12] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[12]_PORT_A_data_in = A1L280;
SB1_q_b[12]_PORT_A_data_in_reg = DFFE(SB1_q_b[12]_PORT_A_data_in, SB1_q_b[12]_clock_0, , , SB1_q_b[12]_clock_enable_0);
SB1_q_b[12]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[12]_PORT_A_address_reg = DFFE(SB1_q_b[12]_PORT_A_address, SB1_q_b[12]_clock_0, , , SB1_q_b[12]_clock_enable_0);
SB1_q_b[12]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[12]_PORT_B_address_reg = DFFE(SB1_q_b[12]_PORT_B_address, SB1_q_b[12]_clock_1, , , SB1_q_b[12]_clock_enable_1);
SB1_q_b[12]_PORT_A_write_enable = VCC;
SB1_q_b[12]_PORT_A_write_enable_reg = DFFE(SB1_q_b[12]_PORT_A_write_enable, SB1_q_b[12]_clock_0, , , SB1_q_b[12]_clock_enable_0);
SB1_q_b[12]_PORT_B_read_enable = VCC;
SB1_q_b[12]_PORT_B_read_enable_reg = DFFE(SB1_q_b[12]_PORT_B_read_enable, SB1_q_b[12]_clock_1, , , SB1_q_b[12]_clock_enable_1);
SB1_q_b[12]_clock_0 = G1L153;
SB1_q_b[12]_clock_1 = G1L153;
SB1_q_b[12]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[12]_clock_enable_1 = PB1L11;
SB1_q_b[12]_PORT_B_data_out = MEMORY(SB1_q_b[12]_PORT_A_data_in_reg, , SB1_q_b[12]_PORT_A_address_reg, SB1_q_b[12]_PORT_B_address_reg, SB1_q_b[12]_PORT_A_write_enable_reg, SB1_q_b[12]_PORT_B_read_enable_reg, , , SB1_q_b[12]_clock_0, SB1_q_b[12]_clock_1, SB1_q_b[12]_clock_enable_0, SB1_q_b[12]_clock_enable_1, , );
SB1_q_b[12] = SB1_q_b[12]_PORT_B_data_out[0];


--SB1_q_b[21] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[21]_PORT_A_data_in = A1L271;
SB1_q_b[21]_PORT_A_data_in_reg = DFFE(SB1_q_b[21]_PORT_A_data_in, SB1_q_b[21]_clock_0, , , SB1_q_b[21]_clock_enable_0);
SB1_q_b[21]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[21]_PORT_A_address_reg = DFFE(SB1_q_b[21]_PORT_A_address, SB1_q_b[21]_clock_0, , , SB1_q_b[21]_clock_enable_0);
SB1_q_b[21]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[21]_PORT_B_address_reg = DFFE(SB1_q_b[21]_PORT_B_address, SB1_q_b[21]_clock_1, , , SB1_q_b[21]_clock_enable_1);
SB1_q_b[21]_PORT_A_write_enable = VCC;
SB1_q_b[21]_PORT_A_write_enable_reg = DFFE(SB1_q_b[21]_PORT_A_write_enable, SB1_q_b[21]_clock_0, , , SB1_q_b[21]_clock_enable_0);
SB1_q_b[21]_PORT_B_read_enable = VCC;
SB1_q_b[21]_PORT_B_read_enable_reg = DFFE(SB1_q_b[21]_PORT_B_read_enable, SB1_q_b[21]_clock_1, , , SB1_q_b[21]_clock_enable_1);
SB1_q_b[21]_clock_0 = G1L153;
SB1_q_b[21]_clock_1 = G1L153;
SB1_q_b[21]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[21]_clock_enable_1 = PB1L11;
SB1_q_b[21]_PORT_B_data_out = MEMORY(SB1_q_b[21]_PORT_A_data_in_reg, , SB1_q_b[21]_PORT_A_address_reg, SB1_q_b[21]_PORT_B_address_reg, SB1_q_b[21]_PORT_A_write_enable_reg, SB1_q_b[21]_PORT_B_read_enable_reg, , , SB1_q_b[21]_clock_0, SB1_q_b[21]_clock_1, SB1_q_b[21]_clock_enable_0, SB1_q_b[21]_clock_enable_1, , );
SB1_q_b[21] = SB1_q_b[21]_PORT_B_data_out[0];


--SB1_q_b[18] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[18]_PORT_A_data_in = A1L274;
SB1_q_b[18]_PORT_A_data_in_reg = DFFE(SB1_q_b[18]_PORT_A_data_in, SB1_q_b[18]_clock_0, , , SB1_q_b[18]_clock_enable_0);
SB1_q_b[18]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[18]_PORT_A_address_reg = DFFE(SB1_q_b[18]_PORT_A_address, SB1_q_b[18]_clock_0, , , SB1_q_b[18]_clock_enable_0);
SB1_q_b[18]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[18]_PORT_B_address_reg = DFFE(SB1_q_b[18]_PORT_B_address, SB1_q_b[18]_clock_1, , , SB1_q_b[18]_clock_enable_1);
SB1_q_b[18]_PORT_A_write_enable = VCC;
SB1_q_b[18]_PORT_A_write_enable_reg = DFFE(SB1_q_b[18]_PORT_A_write_enable, SB1_q_b[18]_clock_0, , , SB1_q_b[18]_clock_enable_0);
SB1_q_b[18]_PORT_B_read_enable = VCC;
SB1_q_b[18]_PORT_B_read_enable_reg = DFFE(SB1_q_b[18]_PORT_B_read_enable, SB1_q_b[18]_clock_1, , , SB1_q_b[18]_clock_enable_1);
SB1_q_b[18]_clock_0 = G1L153;
SB1_q_b[18]_clock_1 = G1L153;
SB1_q_b[18]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[18]_clock_enable_1 = PB1L11;
SB1_q_b[18]_PORT_B_data_out = MEMORY(SB1_q_b[18]_PORT_A_data_in_reg, , SB1_q_b[18]_PORT_A_address_reg, SB1_q_b[18]_PORT_B_address_reg, SB1_q_b[18]_PORT_A_write_enable_reg, SB1_q_b[18]_PORT_B_read_enable_reg, , , SB1_q_b[18]_clock_0, SB1_q_b[18]_clock_1, SB1_q_b[18]_clock_enable_0, SB1_q_b[18]_clock_enable_1, , );
SB1_q_b[18] = SB1_q_b[18]_PORT_B_data_out[0];


--SB1_q_b[16] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[16]_PORT_A_data_in = A1L276;
SB1_q_b[16]_PORT_A_data_in_reg = DFFE(SB1_q_b[16]_PORT_A_data_in, SB1_q_b[16]_clock_0, , , SB1_q_b[16]_clock_enable_0);
SB1_q_b[16]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[16]_PORT_A_address_reg = DFFE(SB1_q_b[16]_PORT_A_address, SB1_q_b[16]_clock_0, , , SB1_q_b[16]_clock_enable_0);
SB1_q_b[16]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[16]_PORT_B_address_reg = DFFE(SB1_q_b[16]_PORT_B_address, SB1_q_b[16]_clock_1, , , SB1_q_b[16]_clock_enable_1);
SB1_q_b[16]_PORT_A_write_enable = VCC;
SB1_q_b[16]_PORT_A_write_enable_reg = DFFE(SB1_q_b[16]_PORT_A_write_enable, SB1_q_b[16]_clock_0, , , SB1_q_b[16]_clock_enable_0);
SB1_q_b[16]_PORT_B_read_enable = VCC;
SB1_q_b[16]_PORT_B_read_enable_reg = DFFE(SB1_q_b[16]_PORT_B_read_enable, SB1_q_b[16]_clock_1, , , SB1_q_b[16]_clock_enable_1);
SB1_q_b[16]_clock_0 = G1L153;
SB1_q_b[16]_clock_1 = G1L153;
SB1_q_b[16]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[16]_clock_enable_1 = PB1L11;
SB1_q_b[16]_PORT_B_data_out = MEMORY(SB1_q_b[16]_PORT_A_data_in_reg, , SB1_q_b[16]_PORT_A_address_reg, SB1_q_b[16]_PORT_B_address_reg, SB1_q_b[16]_PORT_A_write_enable_reg, SB1_q_b[16]_PORT_B_read_enable_reg, , , SB1_q_b[16]_clock_0, SB1_q_b[16]_clock_1, SB1_q_b[16]_clock_enable_0, SB1_q_b[16]_clock_enable_1, , );
SB1_q_b[16] = SB1_q_b[16]_PORT_B_data_out[0];


--SB1_q_b[20] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[20]_PORT_A_data_in = A1L272;
SB1_q_b[20]_PORT_A_data_in_reg = DFFE(SB1_q_b[20]_PORT_A_data_in, SB1_q_b[20]_clock_0, , , SB1_q_b[20]_clock_enable_0);
SB1_q_b[20]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[20]_PORT_A_address_reg = DFFE(SB1_q_b[20]_PORT_A_address, SB1_q_b[20]_clock_0, , , SB1_q_b[20]_clock_enable_0);
SB1_q_b[20]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[20]_PORT_B_address_reg = DFFE(SB1_q_b[20]_PORT_B_address, SB1_q_b[20]_clock_1, , , SB1_q_b[20]_clock_enable_1);
SB1_q_b[20]_PORT_A_write_enable = VCC;
SB1_q_b[20]_PORT_A_write_enable_reg = DFFE(SB1_q_b[20]_PORT_A_write_enable, SB1_q_b[20]_clock_0, , , SB1_q_b[20]_clock_enable_0);
SB1_q_b[20]_PORT_B_read_enable = VCC;
SB1_q_b[20]_PORT_B_read_enable_reg = DFFE(SB1_q_b[20]_PORT_B_read_enable, SB1_q_b[20]_clock_1, , , SB1_q_b[20]_clock_enable_1);
SB1_q_b[20]_clock_0 = G1L153;
SB1_q_b[20]_clock_1 = G1L153;
SB1_q_b[20]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[20]_clock_enable_1 = PB1L11;
SB1_q_b[20]_PORT_B_data_out = MEMORY(SB1_q_b[20]_PORT_A_data_in_reg, , SB1_q_b[20]_PORT_A_address_reg, SB1_q_b[20]_PORT_B_address_reg, SB1_q_b[20]_PORT_A_write_enable_reg, SB1_q_b[20]_PORT_B_read_enable_reg, , , SB1_q_b[20]_clock_0, SB1_q_b[20]_clock_1, SB1_q_b[20]_clock_enable_0, SB1_q_b[20]_clock_enable_1, , );
SB1_q_b[20] = SB1_q_b[20]_PORT_B_data_out[0];


--SB1_q_b[13] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[13]_PORT_A_data_in = A1L279;
SB1_q_b[13]_PORT_A_data_in_reg = DFFE(SB1_q_b[13]_PORT_A_data_in, SB1_q_b[13]_clock_0, , , SB1_q_b[13]_clock_enable_0);
SB1_q_b[13]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[13]_PORT_A_address_reg = DFFE(SB1_q_b[13]_PORT_A_address, SB1_q_b[13]_clock_0, , , SB1_q_b[13]_clock_enable_0);
SB1_q_b[13]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[13]_PORT_B_address_reg = DFFE(SB1_q_b[13]_PORT_B_address, SB1_q_b[13]_clock_1, , , SB1_q_b[13]_clock_enable_1);
SB1_q_b[13]_PORT_A_write_enable = VCC;
SB1_q_b[13]_PORT_A_write_enable_reg = DFFE(SB1_q_b[13]_PORT_A_write_enable, SB1_q_b[13]_clock_0, , , SB1_q_b[13]_clock_enable_0);
SB1_q_b[13]_PORT_B_read_enable = VCC;
SB1_q_b[13]_PORT_B_read_enable_reg = DFFE(SB1_q_b[13]_PORT_B_read_enable, SB1_q_b[13]_clock_1, , , SB1_q_b[13]_clock_enable_1);
SB1_q_b[13]_clock_0 = G1L153;
SB1_q_b[13]_clock_1 = G1L153;
SB1_q_b[13]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[13]_clock_enable_1 = PB1L11;
SB1_q_b[13]_PORT_B_data_out = MEMORY(SB1_q_b[13]_PORT_A_data_in_reg, , SB1_q_b[13]_PORT_A_address_reg, SB1_q_b[13]_PORT_B_address_reg, SB1_q_b[13]_PORT_A_write_enable_reg, SB1_q_b[13]_PORT_B_read_enable_reg, , , SB1_q_b[13]_clock_0, SB1_q_b[13]_clock_1, SB1_q_b[13]_clock_enable_0, SB1_q_b[13]_clock_enable_1, , );
SB1_q_b[13] = SB1_q_b[13]_PORT_B_data_out[0];


--SB1_q_b[15] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[15]_PORT_A_data_in = A1L277;
SB1_q_b[15]_PORT_A_data_in_reg = DFFE(SB1_q_b[15]_PORT_A_data_in, SB1_q_b[15]_clock_0, , , SB1_q_b[15]_clock_enable_0);
SB1_q_b[15]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[15]_PORT_A_address_reg = DFFE(SB1_q_b[15]_PORT_A_address, SB1_q_b[15]_clock_0, , , SB1_q_b[15]_clock_enable_0);
SB1_q_b[15]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[15]_PORT_B_address_reg = DFFE(SB1_q_b[15]_PORT_B_address, SB1_q_b[15]_clock_1, , , SB1_q_b[15]_clock_enable_1);
SB1_q_b[15]_PORT_A_write_enable = VCC;
SB1_q_b[15]_PORT_A_write_enable_reg = DFFE(SB1_q_b[15]_PORT_A_write_enable, SB1_q_b[15]_clock_0, , , SB1_q_b[15]_clock_enable_0);
SB1_q_b[15]_PORT_B_read_enable = VCC;
SB1_q_b[15]_PORT_B_read_enable_reg = DFFE(SB1_q_b[15]_PORT_B_read_enable, SB1_q_b[15]_clock_1, , , SB1_q_b[15]_clock_enable_1);
SB1_q_b[15]_clock_0 = G1L153;
SB1_q_b[15]_clock_1 = G1L153;
SB1_q_b[15]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[15]_clock_enable_1 = PB1L11;
SB1_q_b[15]_PORT_B_data_out = MEMORY(SB1_q_b[15]_PORT_A_data_in_reg, , SB1_q_b[15]_PORT_A_address_reg, SB1_q_b[15]_PORT_B_address_reg, SB1_q_b[15]_PORT_A_write_enable_reg, SB1_q_b[15]_PORT_B_read_enable_reg, , , SB1_q_b[15]_clock_0, SB1_q_b[15]_clock_1, SB1_q_b[15]_clock_enable_0, SB1_q_b[15]_clock_enable_1, , );
SB1_q_b[15] = SB1_q_b[15]_PORT_B_data_out[0];


--SB1_q_b[14] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[14]_PORT_A_data_in = A1L278;
SB1_q_b[14]_PORT_A_data_in_reg = DFFE(SB1_q_b[14]_PORT_A_data_in, SB1_q_b[14]_clock_0, , , SB1_q_b[14]_clock_enable_0);
SB1_q_b[14]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[14]_PORT_A_address_reg = DFFE(SB1_q_b[14]_PORT_A_address, SB1_q_b[14]_clock_0, , , SB1_q_b[14]_clock_enable_0);
SB1_q_b[14]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[14]_PORT_B_address_reg = DFFE(SB1_q_b[14]_PORT_B_address, SB1_q_b[14]_clock_1, , , SB1_q_b[14]_clock_enable_1);
SB1_q_b[14]_PORT_A_write_enable = VCC;
SB1_q_b[14]_PORT_A_write_enable_reg = DFFE(SB1_q_b[14]_PORT_A_write_enable, SB1_q_b[14]_clock_0, , , SB1_q_b[14]_clock_enable_0);
SB1_q_b[14]_PORT_B_read_enable = VCC;
SB1_q_b[14]_PORT_B_read_enable_reg = DFFE(SB1_q_b[14]_PORT_B_read_enable, SB1_q_b[14]_clock_1, , , SB1_q_b[14]_clock_enable_1);
SB1_q_b[14]_clock_0 = G1L153;
SB1_q_b[14]_clock_1 = G1L153;
SB1_q_b[14]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[14]_clock_enable_1 = PB1L11;
SB1_q_b[14]_PORT_B_data_out = MEMORY(SB1_q_b[14]_PORT_A_data_in_reg, , SB1_q_b[14]_PORT_A_address_reg, SB1_q_b[14]_PORT_B_address_reg, SB1_q_b[14]_PORT_A_write_enable_reg, SB1_q_b[14]_PORT_B_read_enable_reg, , , SB1_q_b[14]_clock_0, SB1_q_b[14]_clock_1, SB1_q_b[14]_clock_enable_0, SB1_q_b[14]_clock_enable_1, , );
SB1_q_b[14] = SB1_q_b[14]_PORT_B_data_out[0];


--SB1_q_b[17] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[17]_PORT_A_data_in = A1L275;
SB1_q_b[17]_PORT_A_data_in_reg = DFFE(SB1_q_b[17]_PORT_A_data_in, SB1_q_b[17]_clock_0, , , SB1_q_b[17]_clock_enable_0);
SB1_q_b[17]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[17]_PORT_A_address_reg = DFFE(SB1_q_b[17]_PORT_A_address, SB1_q_b[17]_clock_0, , , SB1_q_b[17]_clock_enable_0);
SB1_q_b[17]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[17]_PORT_B_address_reg = DFFE(SB1_q_b[17]_PORT_B_address, SB1_q_b[17]_clock_1, , , SB1_q_b[17]_clock_enable_1);
SB1_q_b[17]_PORT_A_write_enable = VCC;
SB1_q_b[17]_PORT_A_write_enable_reg = DFFE(SB1_q_b[17]_PORT_A_write_enable, SB1_q_b[17]_clock_0, , , SB1_q_b[17]_clock_enable_0);
SB1_q_b[17]_PORT_B_read_enable = VCC;
SB1_q_b[17]_PORT_B_read_enable_reg = DFFE(SB1_q_b[17]_PORT_B_read_enable, SB1_q_b[17]_clock_1, , , SB1_q_b[17]_clock_enable_1);
SB1_q_b[17]_clock_0 = G1L153;
SB1_q_b[17]_clock_1 = G1L153;
SB1_q_b[17]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[17]_clock_enable_1 = PB1L11;
SB1_q_b[17]_PORT_B_data_out = MEMORY(SB1_q_b[17]_PORT_A_data_in_reg, , SB1_q_b[17]_PORT_A_address_reg, SB1_q_b[17]_PORT_B_address_reg, SB1_q_b[17]_PORT_A_write_enable_reg, SB1_q_b[17]_PORT_B_read_enable_reg, , , SB1_q_b[17]_clock_0, SB1_q_b[17]_clock_1, SB1_q_b[17]_clock_enable_0, SB1_q_b[17]_clock_enable_1, , );
SB1_q_b[17] = SB1_q_b[17]_PORT_B_data_out[0];


--SB1_q_b[19] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[19]_PORT_A_data_in = A1L273;
SB1_q_b[19]_PORT_A_data_in_reg = DFFE(SB1_q_b[19]_PORT_A_data_in, SB1_q_b[19]_clock_0, , , SB1_q_b[19]_clock_enable_0);
SB1_q_b[19]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[19]_PORT_A_address_reg = DFFE(SB1_q_b[19]_PORT_A_address, SB1_q_b[19]_clock_0, , , SB1_q_b[19]_clock_enable_0);
SB1_q_b[19]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[19]_PORT_B_address_reg = DFFE(SB1_q_b[19]_PORT_B_address, SB1_q_b[19]_clock_1, , , SB1_q_b[19]_clock_enable_1);
SB1_q_b[19]_PORT_A_write_enable = VCC;
SB1_q_b[19]_PORT_A_write_enable_reg = DFFE(SB1_q_b[19]_PORT_A_write_enable, SB1_q_b[19]_clock_0, , , SB1_q_b[19]_clock_enable_0);
SB1_q_b[19]_PORT_B_read_enable = VCC;
SB1_q_b[19]_PORT_B_read_enable_reg = DFFE(SB1_q_b[19]_PORT_B_read_enable, SB1_q_b[19]_clock_1, , , SB1_q_b[19]_clock_enable_1);
SB1_q_b[19]_clock_0 = G1L153;
SB1_q_b[19]_clock_1 = G1L153;
SB1_q_b[19]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[19]_clock_enable_1 = PB1L11;
SB1_q_b[19]_PORT_B_data_out = MEMORY(SB1_q_b[19]_PORT_A_data_in_reg, , SB1_q_b[19]_PORT_A_address_reg, SB1_q_b[19]_PORT_B_address_reg, SB1_q_b[19]_PORT_A_write_enable_reg, SB1_q_b[19]_PORT_B_read_enable_reg, , , SB1_q_b[19]_clock_0, SB1_q_b[19]_clock_1, SB1_q_b[19]_clock_enable_0, SB1_q_b[19]_clock_enable_1, , );
SB1_q_b[19] = SB1_q_b[19]_PORT_B_data_out[0];


--UB1_wire_counter_reg_bit20a_regout[0] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_reg_bit20a_regout[0]
UB1_wire_counter_reg_bit20a_regout[0] = DFFEAS(UB1_wire_counter_comb_bita_0sumout, GLOBAL(CLK40),  ,  , TB1L20,  ,  , TB1_dffe6,  );


--UB1_wire_counter_reg_bit20a_regout[2] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_reg_bit20a_regout[2]
UB1_wire_counter_reg_bit20a_regout[2] = DFFEAS(UB1_wire_counter_comb_bita_2sumout, GLOBAL(CLK40),  ,  , TB1L20,  ,  , TB1_dffe6,  );


--UB1_wire_counter_reg_bit20a_regout[1] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_reg_bit20a_regout[1]
UB1_wire_counter_reg_bit20a_regout[1] = DFFEAS(UB1_wire_counter_comb_bita_1sumout, GLOBAL(CLK40),  ,  , TB1L20,  ,  , TB1_dffe6,  );


--UB1_wire_counter_reg_bit20a_regout[4] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_reg_bit20a_regout[4]
UB1_wire_counter_reg_bit20a_regout[4] = DFFEAS(UB1_wire_counter_comb_bita_4sumout, GLOBAL(CLK40),  ,  , TB1L20,  ,  , TB1_dffe6,  );


--UB1_wire_counter_reg_bit20a_regout[3] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_reg_bit20a_regout[3]
UB1_wire_counter_reg_bit20a_regout[3] = DFFEAS(UB1_wire_counter_comb_bita_3sumout, GLOBAL(CLK40),  ,  , TB1L20,  ,  , TB1_dffe6,  );


--VB1_wire_counter_comb_bita_0sumout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_comb_bita_0sumout
VB1_wire_counter_comb_bita_0sumout_adder_eqn = ( VB1_wire_counter_reg_bit21a_regout[0] ) + ( VCC ) + ( GND );
VB1_wire_counter_comb_bita_0sumout = SUM(VB1_wire_counter_comb_bita_0sumout_adder_eqn);

--VB1_wire_counter_comb_bita_0cout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_comb_bita_0cout
VB1_wire_counter_comb_bita_0cout_adder_eqn = ( VB1_wire_counter_reg_bit21a_regout[0] ) + ( VCC ) + ( GND );
VB1_wire_counter_comb_bita_0cout = CARRY(VB1_wire_counter_comb_bita_0cout_adder_eqn);


--VB1_wire_counter_comb_bita_1sumout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_comb_bita_1sumout
VB1_wire_counter_comb_bita_1sumout_adder_eqn = ( GND ) + ( VB1_wire_counter_reg_bit21a_regout[1] ) + ( VB1_wire_counter_comb_bita_0cout );
VB1_wire_counter_comb_bita_1sumout = SUM(VB1_wire_counter_comb_bita_1sumout_adder_eqn);

--VB1_wire_counter_comb_bita_1cout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_comb_bita_1cout
VB1_wire_counter_comb_bita_1cout_adder_eqn = ( GND ) + ( VB1_wire_counter_reg_bit21a_regout[1] ) + ( VB1_wire_counter_comb_bita_0cout );
VB1_wire_counter_comb_bita_1cout = CARRY(VB1_wire_counter_comb_bita_1cout_adder_eqn);


--VB1_wire_counter_comb_bita_2sumout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_comb_bita_2sumout
VB1_wire_counter_comb_bita_2sumout_adder_eqn = ( GND ) + ( VB1_wire_counter_reg_bit21a_regout[2] ) + ( VB1_wire_counter_comb_bita_1cout );
VB1_wire_counter_comb_bita_2sumout = SUM(VB1_wire_counter_comb_bita_2sumout_adder_eqn);

--VB1_wire_counter_comb_bita_2cout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_comb_bita_2cout
VB1_wire_counter_comb_bita_2cout_adder_eqn = ( GND ) + ( VB1_wire_counter_reg_bit21a_regout[2] ) + ( VB1_wire_counter_comb_bita_1cout );
VB1_wire_counter_comb_bita_2cout = CARRY(VB1_wire_counter_comb_bita_2cout_adder_eqn);


--VB1_wire_counter_comb_bita_3sumout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_counter_comb_bita_3sumout
VB1_wire_counter_comb_bita_3sumout_adder_eqn = ( GND ) + ( VB1_wire_counter_reg_bit21a_regout[3] ) + ( VB1_wire_counter_comb_bita_2cout );
VB1_wire_counter_comb_bita_3sumout = SUM(VB1_wire_counter_comb_bita_3sumout_adder_eqn);


--SB1_q_b[31] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[31]_PORT_A_data_in = A1L261;
SB1_q_b[31]_PORT_A_data_in_reg = DFFE(SB1_q_b[31]_PORT_A_data_in, SB1_q_b[31]_clock_0, , , SB1_q_b[31]_clock_enable_0);
SB1_q_b[31]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[31]_PORT_A_address_reg = DFFE(SB1_q_b[31]_PORT_A_address, SB1_q_b[31]_clock_0, , , SB1_q_b[31]_clock_enable_0);
SB1_q_b[31]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[31]_PORT_B_address_reg = DFFE(SB1_q_b[31]_PORT_B_address, SB1_q_b[31]_clock_1, , , SB1_q_b[31]_clock_enable_1);
SB1_q_b[31]_PORT_A_write_enable = VCC;
SB1_q_b[31]_PORT_A_write_enable_reg = DFFE(SB1_q_b[31]_PORT_A_write_enable, SB1_q_b[31]_clock_0, , , SB1_q_b[31]_clock_enable_0);
SB1_q_b[31]_PORT_B_read_enable = VCC;
SB1_q_b[31]_PORT_B_read_enable_reg = DFFE(SB1_q_b[31]_PORT_B_read_enable, SB1_q_b[31]_clock_1, , , SB1_q_b[31]_clock_enable_1);
SB1_q_b[31]_clock_0 = G1L153;
SB1_q_b[31]_clock_1 = G1L153;
SB1_q_b[31]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[31]_clock_enable_1 = PB1L11;
SB1_q_b[31]_PORT_B_data_out = MEMORY(SB1_q_b[31]_PORT_A_data_in_reg, , SB1_q_b[31]_PORT_A_address_reg, SB1_q_b[31]_PORT_B_address_reg, SB1_q_b[31]_PORT_A_write_enable_reg, SB1_q_b[31]_PORT_B_read_enable_reg, , , SB1_q_b[31]_clock_0, SB1_q_b[31]_clock_1, SB1_q_b[31]_clock_enable_0, SB1_q_b[31]_clock_enable_1, , );
SB1_q_b[31] = SB1_q_b[31]_PORT_B_data_out[0];


--SB1_q_b[30] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[30]_PORT_A_data_in = A1L262;
SB1_q_b[30]_PORT_A_data_in_reg = DFFE(SB1_q_b[30]_PORT_A_data_in, SB1_q_b[30]_clock_0, , , SB1_q_b[30]_clock_enable_0);
SB1_q_b[30]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[30]_PORT_A_address_reg = DFFE(SB1_q_b[30]_PORT_A_address, SB1_q_b[30]_clock_0, , , SB1_q_b[30]_clock_enable_0);
SB1_q_b[30]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[30]_PORT_B_address_reg = DFFE(SB1_q_b[30]_PORT_B_address, SB1_q_b[30]_clock_1, , , SB1_q_b[30]_clock_enable_1);
SB1_q_b[30]_PORT_A_write_enable = VCC;
SB1_q_b[30]_PORT_A_write_enable_reg = DFFE(SB1_q_b[30]_PORT_A_write_enable, SB1_q_b[30]_clock_0, , , SB1_q_b[30]_clock_enable_0);
SB1_q_b[30]_PORT_B_read_enable = VCC;
SB1_q_b[30]_PORT_B_read_enable_reg = DFFE(SB1_q_b[30]_PORT_B_read_enable, SB1_q_b[30]_clock_1, , , SB1_q_b[30]_clock_enable_1);
SB1_q_b[30]_clock_0 = G1L153;
SB1_q_b[30]_clock_1 = G1L153;
SB1_q_b[30]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[30]_clock_enable_1 = PB1L11;
SB1_q_b[30]_PORT_B_data_out = MEMORY(SB1_q_b[30]_PORT_A_data_in_reg, , SB1_q_b[30]_PORT_A_address_reg, SB1_q_b[30]_PORT_B_address_reg, SB1_q_b[30]_PORT_A_write_enable_reg, SB1_q_b[30]_PORT_B_read_enable_reg, , , SB1_q_b[30]_clock_0, SB1_q_b[30]_clock_1, SB1_q_b[30]_clock_enable_0, SB1_q_b[30]_clock_enable_1, , );
SB1_q_b[30] = SB1_q_b[30]_PORT_B_data_out[0];


--SB1_q_b[29] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[29]_PORT_A_data_in = A1L263;
SB1_q_b[29]_PORT_A_data_in_reg = DFFE(SB1_q_b[29]_PORT_A_data_in, SB1_q_b[29]_clock_0, , , SB1_q_b[29]_clock_enable_0);
SB1_q_b[29]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[29]_PORT_A_address_reg = DFFE(SB1_q_b[29]_PORT_A_address, SB1_q_b[29]_clock_0, , , SB1_q_b[29]_clock_enable_0);
SB1_q_b[29]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[29]_PORT_B_address_reg = DFFE(SB1_q_b[29]_PORT_B_address, SB1_q_b[29]_clock_1, , , SB1_q_b[29]_clock_enable_1);
SB1_q_b[29]_PORT_A_write_enable = VCC;
SB1_q_b[29]_PORT_A_write_enable_reg = DFFE(SB1_q_b[29]_PORT_A_write_enable, SB1_q_b[29]_clock_0, , , SB1_q_b[29]_clock_enable_0);
SB1_q_b[29]_PORT_B_read_enable = VCC;
SB1_q_b[29]_PORT_B_read_enable_reg = DFFE(SB1_q_b[29]_PORT_B_read_enable, SB1_q_b[29]_clock_1, , , SB1_q_b[29]_clock_enable_1);
SB1_q_b[29]_clock_0 = G1L153;
SB1_q_b[29]_clock_1 = G1L153;
SB1_q_b[29]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[29]_clock_enable_1 = PB1L11;
SB1_q_b[29]_PORT_B_data_out = MEMORY(SB1_q_b[29]_PORT_A_data_in_reg, , SB1_q_b[29]_PORT_A_address_reg, SB1_q_b[29]_PORT_B_address_reg, SB1_q_b[29]_PORT_A_write_enable_reg, SB1_q_b[29]_PORT_B_read_enable_reg, , , SB1_q_b[29]_clock_0, SB1_q_b[29]_clock_1, SB1_q_b[29]_clock_enable_0, SB1_q_b[29]_clock_enable_1, , );
SB1_q_b[29] = SB1_q_b[29]_PORT_B_data_out[0];


--SB1_q_b[28] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[28]_PORT_A_data_in = A1L264;
SB1_q_b[28]_PORT_A_data_in_reg = DFFE(SB1_q_b[28]_PORT_A_data_in, SB1_q_b[28]_clock_0, , , SB1_q_b[28]_clock_enable_0);
SB1_q_b[28]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[28]_PORT_A_address_reg = DFFE(SB1_q_b[28]_PORT_A_address, SB1_q_b[28]_clock_0, , , SB1_q_b[28]_clock_enable_0);
SB1_q_b[28]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[28]_PORT_B_address_reg = DFFE(SB1_q_b[28]_PORT_B_address, SB1_q_b[28]_clock_1, , , SB1_q_b[28]_clock_enable_1);
SB1_q_b[28]_PORT_A_write_enable = VCC;
SB1_q_b[28]_PORT_A_write_enable_reg = DFFE(SB1_q_b[28]_PORT_A_write_enable, SB1_q_b[28]_clock_0, , , SB1_q_b[28]_clock_enable_0);
SB1_q_b[28]_PORT_B_read_enable = VCC;
SB1_q_b[28]_PORT_B_read_enable_reg = DFFE(SB1_q_b[28]_PORT_B_read_enable, SB1_q_b[28]_clock_1, , , SB1_q_b[28]_clock_enable_1);
SB1_q_b[28]_clock_0 = G1L153;
SB1_q_b[28]_clock_1 = G1L153;
SB1_q_b[28]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[28]_clock_enable_1 = PB1L11;
SB1_q_b[28]_PORT_B_data_out = MEMORY(SB1_q_b[28]_PORT_A_data_in_reg, , SB1_q_b[28]_PORT_A_address_reg, SB1_q_b[28]_PORT_B_address_reg, SB1_q_b[28]_PORT_A_write_enable_reg, SB1_q_b[28]_PORT_B_read_enable_reg, , , SB1_q_b[28]_clock_0, SB1_q_b[28]_clock_1, SB1_q_b[28]_clock_enable_0, SB1_q_b[28]_clock_enable_1, , );
SB1_q_b[28] = SB1_q_b[28]_PORT_B_data_out[0];


--SB1_q_b[27] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[27]_PORT_A_data_in = A1L265;
SB1_q_b[27]_PORT_A_data_in_reg = DFFE(SB1_q_b[27]_PORT_A_data_in, SB1_q_b[27]_clock_0, , , SB1_q_b[27]_clock_enable_0);
SB1_q_b[27]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[27]_PORT_A_address_reg = DFFE(SB1_q_b[27]_PORT_A_address, SB1_q_b[27]_clock_0, , , SB1_q_b[27]_clock_enable_0);
SB1_q_b[27]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[27]_PORT_B_address_reg = DFFE(SB1_q_b[27]_PORT_B_address, SB1_q_b[27]_clock_1, , , SB1_q_b[27]_clock_enable_1);
SB1_q_b[27]_PORT_A_write_enable = VCC;
SB1_q_b[27]_PORT_A_write_enable_reg = DFFE(SB1_q_b[27]_PORT_A_write_enable, SB1_q_b[27]_clock_0, , , SB1_q_b[27]_clock_enable_0);
SB1_q_b[27]_PORT_B_read_enable = VCC;
SB1_q_b[27]_PORT_B_read_enable_reg = DFFE(SB1_q_b[27]_PORT_B_read_enable, SB1_q_b[27]_clock_1, , , SB1_q_b[27]_clock_enable_1);
SB1_q_b[27]_clock_0 = G1L153;
SB1_q_b[27]_clock_1 = G1L153;
SB1_q_b[27]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[27]_clock_enable_1 = PB1L11;
SB1_q_b[27]_PORT_B_data_out = MEMORY(SB1_q_b[27]_PORT_A_data_in_reg, , SB1_q_b[27]_PORT_A_address_reg, SB1_q_b[27]_PORT_B_address_reg, SB1_q_b[27]_PORT_A_write_enable_reg, SB1_q_b[27]_PORT_B_read_enable_reg, , , SB1_q_b[27]_clock_0, SB1_q_b[27]_clock_1, SB1_q_b[27]_clock_enable_0, SB1_q_b[27]_clock_enable_1, , );
SB1_q_b[27] = SB1_q_b[27]_PORT_B_data_out[0];


--SB1_q_b[26] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[26]_PORT_A_data_in = A1L266;
SB1_q_b[26]_PORT_A_data_in_reg = DFFE(SB1_q_b[26]_PORT_A_data_in, SB1_q_b[26]_clock_0, , , SB1_q_b[26]_clock_enable_0);
SB1_q_b[26]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[26]_PORT_A_address_reg = DFFE(SB1_q_b[26]_PORT_A_address, SB1_q_b[26]_clock_0, , , SB1_q_b[26]_clock_enable_0);
SB1_q_b[26]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[26]_PORT_B_address_reg = DFFE(SB1_q_b[26]_PORT_B_address, SB1_q_b[26]_clock_1, , , SB1_q_b[26]_clock_enable_1);
SB1_q_b[26]_PORT_A_write_enable = VCC;
SB1_q_b[26]_PORT_A_write_enable_reg = DFFE(SB1_q_b[26]_PORT_A_write_enable, SB1_q_b[26]_clock_0, , , SB1_q_b[26]_clock_enable_0);
SB1_q_b[26]_PORT_B_read_enable = VCC;
SB1_q_b[26]_PORT_B_read_enable_reg = DFFE(SB1_q_b[26]_PORT_B_read_enable, SB1_q_b[26]_clock_1, , , SB1_q_b[26]_clock_enable_1);
SB1_q_b[26]_clock_0 = G1L153;
SB1_q_b[26]_clock_1 = G1L153;
SB1_q_b[26]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[26]_clock_enable_1 = PB1L11;
SB1_q_b[26]_PORT_B_data_out = MEMORY(SB1_q_b[26]_PORT_A_data_in_reg, , SB1_q_b[26]_PORT_A_address_reg, SB1_q_b[26]_PORT_B_address_reg, SB1_q_b[26]_PORT_A_write_enable_reg, SB1_q_b[26]_PORT_B_read_enable_reg, , , SB1_q_b[26]_clock_0, SB1_q_b[26]_clock_1, SB1_q_b[26]_clock_enable_0, SB1_q_b[26]_clock_enable_1, , );
SB1_q_b[26] = SB1_q_b[26]_PORT_B_data_out[0];


--SB1_q_b[25] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[25]_PORT_A_data_in = A1L267;
SB1_q_b[25]_PORT_A_data_in_reg = DFFE(SB1_q_b[25]_PORT_A_data_in, SB1_q_b[25]_clock_0, , , SB1_q_b[25]_clock_enable_0);
SB1_q_b[25]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[25]_PORT_A_address_reg = DFFE(SB1_q_b[25]_PORT_A_address, SB1_q_b[25]_clock_0, , , SB1_q_b[25]_clock_enable_0);
SB1_q_b[25]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[25]_PORT_B_address_reg = DFFE(SB1_q_b[25]_PORT_B_address, SB1_q_b[25]_clock_1, , , SB1_q_b[25]_clock_enable_1);
SB1_q_b[25]_PORT_A_write_enable = VCC;
SB1_q_b[25]_PORT_A_write_enable_reg = DFFE(SB1_q_b[25]_PORT_A_write_enable, SB1_q_b[25]_clock_0, , , SB1_q_b[25]_clock_enable_0);
SB1_q_b[25]_PORT_B_read_enable = VCC;
SB1_q_b[25]_PORT_B_read_enable_reg = DFFE(SB1_q_b[25]_PORT_B_read_enable, SB1_q_b[25]_clock_1, , , SB1_q_b[25]_clock_enable_1);
SB1_q_b[25]_clock_0 = G1L153;
SB1_q_b[25]_clock_1 = G1L153;
SB1_q_b[25]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[25]_clock_enable_1 = PB1L11;
SB1_q_b[25]_PORT_B_data_out = MEMORY(SB1_q_b[25]_PORT_A_data_in_reg, , SB1_q_b[25]_PORT_A_address_reg, SB1_q_b[25]_PORT_B_address_reg, SB1_q_b[25]_PORT_A_write_enable_reg, SB1_q_b[25]_PORT_B_read_enable_reg, , , SB1_q_b[25]_clock_0, SB1_q_b[25]_clock_1, SB1_q_b[25]_clock_enable_0, SB1_q_b[25]_clock_enable_1, , );
SB1_q_b[25] = SB1_q_b[25]_PORT_B_data_out[0];


--SB1_q_b[24] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[24]_PORT_A_data_in = A1L268;
SB1_q_b[24]_PORT_A_data_in_reg = DFFE(SB1_q_b[24]_PORT_A_data_in, SB1_q_b[24]_clock_0, , , SB1_q_b[24]_clock_enable_0);
SB1_q_b[24]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[24]_PORT_A_address_reg = DFFE(SB1_q_b[24]_PORT_A_address, SB1_q_b[24]_clock_0, , , SB1_q_b[24]_clock_enable_0);
SB1_q_b[24]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[24]_PORT_B_address_reg = DFFE(SB1_q_b[24]_PORT_B_address, SB1_q_b[24]_clock_1, , , SB1_q_b[24]_clock_enable_1);
SB1_q_b[24]_PORT_A_write_enable = VCC;
SB1_q_b[24]_PORT_A_write_enable_reg = DFFE(SB1_q_b[24]_PORT_A_write_enable, SB1_q_b[24]_clock_0, , , SB1_q_b[24]_clock_enable_0);
SB1_q_b[24]_PORT_B_read_enable = VCC;
SB1_q_b[24]_PORT_B_read_enable_reg = DFFE(SB1_q_b[24]_PORT_B_read_enable, SB1_q_b[24]_clock_1, , , SB1_q_b[24]_clock_enable_1);
SB1_q_b[24]_clock_0 = G1L153;
SB1_q_b[24]_clock_1 = G1L153;
SB1_q_b[24]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[24]_clock_enable_1 = PB1L11;
SB1_q_b[24]_PORT_B_data_out = MEMORY(SB1_q_b[24]_PORT_A_data_in_reg, , SB1_q_b[24]_PORT_A_address_reg, SB1_q_b[24]_PORT_B_address_reg, SB1_q_b[24]_PORT_A_write_enable_reg, SB1_q_b[24]_PORT_B_read_enable_reg, , , SB1_q_b[24]_clock_0, SB1_q_b[24]_clock_1, SB1_q_b[24]_clock_enable_0, SB1_q_b[24]_clock_enable_1, , );
SB1_q_b[24] = SB1_q_b[24]_PORT_B_data_out[0];


--SB1_q_b[23] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[23]_PORT_A_data_in = A1L269;
SB1_q_b[23]_PORT_A_data_in_reg = DFFE(SB1_q_b[23]_PORT_A_data_in, SB1_q_b[23]_clock_0, , , SB1_q_b[23]_clock_enable_0);
SB1_q_b[23]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[23]_PORT_A_address_reg = DFFE(SB1_q_b[23]_PORT_A_address, SB1_q_b[23]_clock_0, , , SB1_q_b[23]_clock_enable_0);
SB1_q_b[23]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[23]_PORT_B_address_reg = DFFE(SB1_q_b[23]_PORT_B_address, SB1_q_b[23]_clock_1, , , SB1_q_b[23]_clock_enable_1);
SB1_q_b[23]_PORT_A_write_enable = VCC;
SB1_q_b[23]_PORT_A_write_enable_reg = DFFE(SB1_q_b[23]_PORT_A_write_enable, SB1_q_b[23]_clock_0, , , SB1_q_b[23]_clock_enable_0);
SB1_q_b[23]_PORT_B_read_enable = VCC;
SB1_q_b[23]_PORT_B_read_enable_reg = DFFE(SB1_q_b[23]_PORT_B_read_enable, SB1_q_b[23]_clock_1, , , SB1_q_b[23]_clock_enable_1);
SB1_q_b[23]_clock_0 = G1L153;
SB1_q_b[23]_clock_1 = G1L153;
SB1_q_b[23]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[23]_clock_enable_1 = PB1L11;
SB1_q_b[23]_PORT_B_data_out = MEMORY(SB1_q_b[23]_PORT_A_data_in_reg, , SB1_q_b[23]_PORT_A_address_reg, SB1_q_b[23]_PORT_B_address_reg, SB1_q_b[23]_PORT_A_write_enable_reg, SB1_q_b[23]_PORT_B_read_enable_reg, , , SB1_q_b[23]_clock_0, SB1_q_b[23]_clock_1, SB1_q_b[23]_clock_enable_0, SB1_q_b[23]_clock_enable_1, , );
SB1_q_b[23] = SB1_q_b[23]_PORT_B_data_out[0];


--SB1_q_b[22] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[22]_PORT_A_data_in = A1L270;
SB1_q_b[22]_PORT_A_data_in_reg = DFFE(SB1_q_b[22]_PORT_A_data_in, SB1_q_b[22]_clock_0, , , SB1_q_b[22]_clock_enable_0);
SB1_q_b[22]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[22]_PORT_A_address_reg = DFFE(SB1_q_b[22]_PORT_A_address, SB1_q_b[22]_clock_0, , , SB1_q_b[22]_clock_enable_0);
SB1_q_b[22]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[22]_PORT_B_address_reg = DFFE(SB1_q_b[22]_PORT_B_address, SB1_q_b[22]_clock_1, , , SB1_q_b[22]_clock_enable_1);
SB1_q_b[22]_PORT_A_write_enable = VCC;
SB1_q_b[22]_PORT_A_write_enable_reg = DFFE(SB1_q_b[22]_PORT_A_write_enable, SB1_q_b[22]_clock_0, , , SB1_q_b[22]_clock_enable_0);
SB1_q_b[22]_PORT_B_read_enable = VCC;
SB1_q_b[22]_PORT_B_read_enable_reg = DFFE(SB1_q_b[22]_PORT_B_read_enable, SB1_q_b[22]_clock_1, , , SB1_q_b[22]_clock_enable_1);
SB1_q_b[22]_clock_0 = G1L153;
SB1_q_b[22]_clock_1 = G1L153;
SB1_q_b[22]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[22]_clock_enable_1 = PB1L11;
SB1_q_b[22]_PORT_B_data_out = MEMORY(SB1_q_b[22]_PORT_A_data_in_reg, , SB1_q_b[22]_PORT_A_address_reg, SB1_q_b[22]_PORT_B_address_reg, SB1_q_b[22]_PORT_A_write_enable_reg, SB1_q_b[22]_PORT_B_read_enable_reg, , , SB1_q_b[22]_clock_0, SB1_q_b[22]_clock_1, SB1_q_b[22]_clock_enable_0, SB1_q_b[22]_clock_enable_1, , );
SB1_q_b[22] = SB1_q_b[22]_PORT_B_data_out[0];


--SB1_q_b[11] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[11]_PORT_A_data_in = A1L281;
SB1_q_b[11]_PORT_A_data_in_reg = DFFE(SB1_q_b[11]_PORT_A_data_in, SB1_q_b[11]_clock_0, , , SB1_q_b[11]_clock_enable_0);
SB1_q_b[11]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[11]_PORT_A_address_reg = DFFE(SB1_q_b[11]_PORT_A_address, SB1_q_b[11]_clock_0, , , SB1_q_b[11]_clock_enable_0);
SB1_q_b[11]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[11]_PORT_B_address_reg = DFFE(SB1_q_b[11]_PORT_B_address, SB1_q_b[11]_clock_1, , , SB1_q_b[11]_clock_enable_1);
SB1_q_b[11]_PORT_A_write_enable = VCC;
SB1_q_b[11]_PORT_A_write_enable_reg = DFFE(SB1_q_b[11]_PORT_A_write_enable, SB1_q_b[11]_clock_0, , , SB1_q_b[11]_clock_enable_0);
SB1_q_b[11]_PORT_B_read_enable = VCC;
SB1_q_b[11]_PORT_B_read_enable_reg = DFFE(SB1_q_b[11]_PORT_B_read_enable, SB1_q_b[11]_clock_1, , , SB1_q_b[11]_clock_enable_1);
SB1_q_b[11]_clock_0 = G1L153;
SB1_q_b[11]_clock_1 = G1L153;
SB1_q_b[11]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[11]_clock_enable_1 = PB1L11;
SB1_q_b[11]_PORT_B_data_out = MEMORY(SB1_q_b[11]_PORT_A_data_in_reg, , SB1_q_b[11]_PORT_A_address_reg, SB1_q_b[11]_PORT_B_address_reg, SB1_q_b[11]_PORT_A_write_enable_reg, SB1_q_b[11]_PORT_B_read_enable_reg, , , SB1_q_b[11]_clock_0, SB1_q_b[11]_clock_1, SB1_q_b[11]_clock_enable_0, SB1_q_b[11]_clock_enable_1, , );
SB1_q_b[11] = SB1_q_b[11]_PORT_B_data_out[0];


--SB1_q_b[10] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[10]_PORT_A_data_in = A1L282;
SB1_q_b[10]_PORT_A_data_in_reg = DFFE(SB1_q_b[10]_PORT_A_data_in, SB1_q_b[10]_clock_0, , , SB1_q_b[10]_clock_enable_0);
SB1_q_b[10]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[10]_PORT_A_address_reg = DFFE(SB1_q_b[10]_PORT_A_address, SB1_q_b[10]_clock_0, , , SB1_q_b[10]_clock_enable_0);
SB1_q_b[10]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[10]_PORT_B_address_reg = DFFE(SB1_q_b[10]_PORT_B_address, SB1_q_b[10]_clock_1, , , SB1_q_b[10]_clock_enable_1);
SB1_q_b[10]_PORT_A_write_enable = VCC;
SB1_q_b[10]_PORT_A_write_enable_reg = DFFE(SB1_q_b[10]_PORT_A_write_enable, SB1_q_b[10]_clock_0, , , SB1_q_b[10]_clock_enable_0);
SB1_q_b[10]_PORT_B_read_enable = VCC;
SB1_q_b[10]_PORT_B_read_enable_reg = DFFE(SB1_q_b[10]_PORT_B_read_enable, SB1_q_b[10]_clock_1, , , SB1_q_b[10]_clock_enable_1);
SB1_q_b[10]_clock_0 = G1L153;
SB1_q_b[10]_clock_1 = G1L153;
SB1_q_b[10]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[10]_clock_enable_1 = PB1L11;
SB1_q_b[10]_PORT_B_data_out = MEMORY(SB1_q_b[10]_PORT_A_data_in_reg, , SB1_q_b[10]_PORT_A_address_reg, SB1_q_b[10]_PORT_B_address_reg, SB1_q_b[10]_PORT_A_write_enable_reg, SB1_q_b[10]_PORT_B_read_enable_reg, , , SB1_q_b[10]_clock_0, SB1_q_b[10]_clock_1, SB1_q_b[10]_clock_enable_0, SB1_q_b[10]_clock_enable_1, , );
SB1_q_b[10] = SB1_q_b[10]_PORT_B_data_out[0];


--SB1_q_b[9] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[9]_PORT_A_data_in = A1L283;
SB1_q_b[9]_PORT_A_data_in_reg = DFFE(SB1_q_b[9]_PORT_A_data_in, SB1_q_b[9]_clock_0, , , SB1_q_b[9]_clock_enable_0);
SB1_q_b[9]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[9]_PORT_A_address_reg = DFFE(SB1_q_b[9]_PORT_A_address, SB1_q_b[9]_clock_0, , , SB1_q_b[9]_clock_enable_0);
SB1_q_b[9]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[9]_PORT_B_address_reg = DFFE(SB1_q_b[9]_PORT_B_address, SB1_q_b[9]_clock_1, , , SB1_q_b[9]_clock_enable_1);
SB1_q_b[9]_PORT_A_write_enable = VCC;
SB1_q_b[9]_PORT_A_write_enable_reg = DFFE(SB1_q_b[9]_PORT_A_write_enable, SB1_q_b[9]_clock_0, , , SB1_q_b[9]_clock_enable_0);
SB1_q_b[9]_PORT_B_read_enable = VCC;
SB1_q_b[9]_PORT_B_read_enable_reg = DFFE(SB1_q_b[9]_PORT_B_read_enable, SB1_q_b[9]_clock_1, , , SB1_q_b[9]_clock_enable_1);
SB1_q_b[9]_clock_0 = G1L153;
SB1_q_b[9]_clock_1 = G1L153;
SB1_q_b[9]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[9]_clock_enable_1 = PB1L11;
SB1_q_b[9]_PORT_B_data_out = MEMORY(SB1_q_b[9]_PORT_A_data_in_reg, , SB1_q_b[9]_PORT_A_address_reg, SB1_q_b[9]_PORT_B_address_reg, SB1_q_b[9]_PORT_A_write_enable_reg, SB1_q_b[9]_PORT_B_read_enable_reg, , , SB1_q_b[9]_clock_0, SB1_q_b[9]_clock_1, SB1_q_b[9]_clock_enable_0, SB1_q_b[9]_clock_enable_1, , );
SB1_q_b[9] = SB1_q_b[9]_PORT_B_data_out[0];


--SB1_q_b[8] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[8]_PORT_A_data_in = A1L284;
SB1_q_b[8]_PORT_A_data_in_reg = DFFE(SB1_q_b[8]_PORT_A_data_in, SB1_q_b[8]_clock_0, , , SB1_q_b[8]_clock_enable_0);
SB1_q_b[8]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[8]_PORT_A_address_reg = DFFE(SB1_q_b[8]_PORT_A_address, SB1_q_b[8]_clock_0, , , SB1_q_b[8]_clock_enable_0);
SB1_q_b[8]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[8]_PORT_B_address_reg = DFFE(SB1_q_b[8]_PORT_B_address, SB1_q_b[8]_clock_1, , , SB1_q_b[8]_clock_enable_1);
SB1_q_b[8]_PORT_A_write_enable = VCC;
SB1_q_b[8]_PORT_A_write_enable_reg = DFFE(SB1_q_b[8]_PORT_A_write_enable, SB1_q_b[8]_clock_0, , , SB1_q_b[8]_clock_enable_0);
SB1_q_b[8]_PORT_B_read_enable = VCC;
SB1_q_b[8]_PORT_B_read_enable_reg = DFFE(SB1_q_b[8]_PORT_B_read_enable, SB1_q_b[8]_clock_1, , , SB1_q_b[8]_clock_enable_1);
SB1_q_b[8]_clock_0 = G1L153;
SB1_q_b[8]_clock_1 = G1L153;
SB1_q_b[8]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[8]_clock_enable_1 = PB1L11;
SB1_q_b[8]_PORT_B_data_out = MEMORY(SB1_q_b[8]_PORT_A_data_in_reg, , SB1_q_b[8]_PORT_A_address_reg, SB1_q_b[8]_PORT_B_address_reg, SB1_q_b[8]_PORT_A_write_enable_reg, SB1_q_b[8]_PORT_B_read_enable_reg, , , SB1_q_b[8]_clock_0, SB1_q_b[8]_clock_1, SB1_q_b[8]_clock_enable_0, SB1_q_b[8]_clock_enable_1, , );
SB1_q_b[8] = SB1_q_b[8]_PORT_B_data_out[0];


--SB1_q_b[7] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[7]_PORT_A_data_in = A1L285;
SB1_q_b[7]_PORT_A_data_in_reg = DFFE(SB1_q_b[7]_PORT_A_data_in, SB1_q_b[7]_clock_0, , , SB1_q_b[7]_clock_enable_0);
SB1_q_b[7]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[7]_PORT_A_address_reg = DFFE(SB1_q_b[7]_PORT_A_address, SB1_q_b[7]_clock_0, , , SB1_q_b[7]_clock_enable_0);
SB1_q_b[7]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[7]_PORT_B_address_reg = DFFE(SB1_q_b[7]_PORT_B_address, SB1_q_b[7]_clock_1, , , SB1_q_b[7]_clock_enable_1);
SB1_q_b[7]_PORT_A_write_enable = VCC;
SB1_q_b[7]_PORT_A_write_enable_reg = DFFE(SB1_q_b[7]_PORT_A_write_enable, SB1_q_b[7]_clock_0, , , SB1_q_b[7]_clock_enable_0);
SB1_q_b[7]_PORT_B_read_enable = VCC;
SB1_q_b[7]_PORT_B_read_enable_reg = DFFE(SB1_q_b[7]_PORT_B_read_enable, SB1_q_b[7]_clock_1, , , SB1_q_b[7]_clock_enable_1);
SB1_q_b[7]_clock_0 = G1L153;
SB1_q_b[7]_clock_1 = G1L153;
SB1_q_b[7]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[7]_clock_enable_1 = PB1L11;
SB1_q_b[7]_PORT_B_data_out = MEMORY(SB1_q_b[7]_PORT_A_data_in_reg, , SB1_q_b[7]_PORT_A_address_reg, SB1_q_b[7]_PORT_B_address_reg, SB1_q_b[7]_PORT_A_write_enable_reg, SB1_q_b[7]_PORT_B_read_enable_reg, , , SB1_q_b[7]_clock_0, SB1_q_b[7]_clock_1, SB1_q_b[7]_clock_enable_0, SB1_q_b[7]_clock_enable_1, , );
SB1_q_b[7] = SB1_q_b[7]_PORT_B_data_out[0];


--SB1_q_b[6] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[6]_PORT_A_data_in = A1L286;
SB1_q_b[6]_PORT_A_data_in_reg = DFFE(SB1_q_b[6]_PORT_A_data_in, SB1_q_b[6]_clock_0, , , SB1_q_b[6]_clock_enable_0);
SB1_q_b[6]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[6]_PORT_A_address_reg = DFFE(SB1_q_b[6]_PORT_A_address, SB1_q_b[6]_clock_0, , , SB1_q_b[6]_clock_enable_0);
SB1_q_b[6]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[6]_PORT_B_address_reg = DFFE(SB1_q_b[6]_PORT_B_address, SB1_q_b[6]_clock_1, , , SB1_q_b[6]_clock_enable_1);
SB1_q_b[6]_PORT_A_write_enable = VCC;
SB1_q_b[6]_PORT_A_write_enable_reg = DFFE(SB1_q_b[6]_PORT_A_write_enable, SB1_q_b[6]_clock_0, , , SB1_q_b[6]_clock_enable_0);
SB1_q_b[6]_PORT_B_read_enable = VCC;
SB1_q_b[6]_PORT_B_read_enable_reg = DFFE(SB1_q_b[6]_PORT_B_read_enable, SB1_q_b[6]_clock_1, , , SB1_q_b[6]_clock_enable_1);
SB1_q_b[6]_clock_0 = G1L153;
SB1_q_b[6]_clock_1 = G1L153;
SB1_q_b[6]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[6]_clock_enable_1 = PB1L11;
SB1_q_b[6]_PORT_B_data_out = MEMORY(SB1_q_b[6]_PORT_A_data_in_reg, , SB1_q_b[6]_PORT_A_address_reg, SB1_q_b[6]_PORT_B_address_reg, SB1_q_b[6]_PORT_A_write_enable_reg, SB1_q_b[6]_PORT_B_read_enable_reg, , , SB1_q_b[6]_clock_0, SB1_q_b[6]_clock_1, SB1_q_b[6]_clock_enable_0, SB1_q_b[6]_clock_enable_1, , );
SB1_q_b[6] = SB1_q_b[6]_PORT_B_data_out[0];


--SB1_q_b[5] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[5]_PORT_A_data_in = A1L287;
SB1_q_b[5]_PORT_A_data_in_reg = DFFE(SB1_q_b[5]_PORT_A_data_in, SB1_q_b[5]_clock_0, , , SB1_q_b[5]_clock_enable_0);
SB1_q_b[5]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[5]_PORT_A_address_reg = DFFE(SB1_q_b[5]_PORT_A_address, SB1_q_b[5]_clock_0, , , SB1_q_b[5]_clock_enable_0);
SB1_q_b[5]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[5]_PORT_B_address_reg = DFFE(SB1_q_b[5]_PORT_B_address, SB1_q_b[5]_clock_1, , , SB1_q_b[5]_clock_enable_1);
SB1_q_b[5]_PORT_A_write_enable = VCC;
SB1_q_b[5]_PORT_A_write_enable_reg = DFFE(SB1_q_b[5]_PORT_A_write_enable, SB1_q_b[5]_clock_0, , , SB1_q_b[5]_clock_enable_0);
SB1_q_b[5]_PORT_B_read_enable = VCC;
SB1_q_b[5]_PORT_B_read_enable_reg = DFFE(SB1_q_b[5]_PORT_B_read_enable, SB1_q_b[5]_clock_1, , , SB1_q_b[5]_clock_enable_1);
SB1_q_b[5]_clock_0 = G1L153;
SB1_q_b[5]_clock_1 = G1L153;
SB1_q_b[5]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[5]_clock_enable_1 = PB1L11;
SB1_q_b[5]_PORT_B_data_out = MEMORY(SB1_q_b[5]_PORT_A_data_in_reg, , SB1_q_b[5]_PORT_A_address_reg, SB1_q_b[5]_PORT_B_address_reg, SB1_q_b[5]_PORT_A_write_enable_reg, SB1_q_b[5]_PORT_B_read_enable_reg, , , SB1_q_b[5]_clock_0, SB1_q_b[5]_clock_1, SB1_q_b[5]_clock_enable_0, SB1_q_b[5]_clock_enable_1, , );
SB1_q_b[5] = SB1_q_b[5]_PORT_B_data_out[0];


--SB1_q_b[4] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[4]_PORT_A_data_in = A1L288;
SB1_q_b[4]_PORT_A_data_in_reg = DFFE(SB1_q_b[4]_PORT_A_data_in, SB1_q_b[4]_clock_0, , , SB1_q_b[4]_clock_enable_0);
SB1_q_b[4]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[4]_PORT_A_address_reg = DFFE(SB1_q_b[4]_PORT_A_address, SB1_q_b[4]_clock_0, , , SB1_q_b[4]_clock_enable_0);
SB1_q_b[4]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[4]_PORT_B_address_reg = DFFE(SB1_q_b[4]_PORT_B_address, SB1_q_b[4]_clock_1, , , SB1_q_b[4]_clock_enable_1);
SB1_q_b[4]_PORT_A_write_enable = VCC;
SB1_q_b[4]_PORT_A_write_enable_reg = DFFE(SB1_q_b[4]_PORT_A_write_enable, SB1_q_b[4]_clock_0, , , SB1_q_b[4]_clock_enable_0);
SB1_q_b[4]_PORT_B_read_enable = VCC;
SB1_q_b[4]_PORT_B_read_enable_reg = DFFE(SB1_q_b[4]_PORT_B_read_enable, SB1_q_b[4]_clock_1, , , SB1_q_b[4]_clock_enable_1);
SB1_q_b[4]_clock_0 = G1L153;
SB1_q_b[4]_clock_1 = G1L153;
SB1_q_b[4]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[4]_clock_enable_1 = PB1L11;
SB1_q_b[4]_PORT_B_data_out = MEMORY(SB1_q_b[4]_PORT_A_data_in_reg, , SB1_q_b[4]_PORT_A_address_reg, SB1_q_b[4]_PORT_B_address_reg, SB1_q_b[4]_PORT_A_write_enable_reg, SB1_q_b[4]_PORT_B_read_enable_reg, , , SB1_q_b[4]_clock_0, SB1_q_b[4]_clock_1, SB1_q_b[4]_clock_enable_0, SB1_q_b[4]_clock_enable_1, , );
SB1_q_b[4] = SB1_q_b[4]_PORT_B_data_out[0];


--SB1_q_b[3] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[3]_PORT_A_data_in = A1L289;
SB1_q_b[3]_PORT_A_data_in_reg = DFFE(SB1_q_b[3]_PORT_A_data_in, SB1_q_b[3]_clock_0, , , SB1_q_b[3]_clock_enable_0);
SB1_q_b[3]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[3]_PORT_A_address_reg = DFFE(SB1_q_b[3]_PORT_A_address, SB1_q_b[3]_clock_0, , , SB1_q_b[3]_clock_enable_0);
SB1_q_b[3]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[3]_PORT_B_address_reg = DFFE(SB1_q_b[3]_PORT_B_address, SB1_q_b[3]_clock_1, , , SB1_q_b[3]_clock_enable_1);
SB1_q_b[3]_PORT_A_write_enable = VCC;
SB1_q_b[3]_PORT_A_write_enable_reg = DFFE(SB1_q_b[3]_PORT_A_write_enable, SB1_q_b[3]_clock_0, , , SB1_q_b[3]_clock_enable_0);
SB1_q_b[3]_PORT_B_read_enable = VCC;
SB1_q_b[3]_PORT_B_read_enable_reg = DFFE(SB1_q_b[3]_PORT_B_read_enable, SB1_q_b[3]_clock_1, , , SB1_q_b[3]_clock_enable_1);
SB1_q_b[3]_clock_0 = G1L153;
SB1_q_b[3]_clock_1 = G1L153;
SB1_q_b[3]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[3]_clock_enable_1 = PB1L11;
SB1_q_b[3]_PORT_B_data_out = MEMORY(SB1_q_b[3]_PORT_A_data_in_reg, , SB1_q_b[3]_PORT_A_address_reg, SB1_q_b[3]_PORT_B_address_reg, SB1_q_b[3]_PORT_A_write_enable_reg, SB1_q_b[3]_PORT_B_read_enable_reg, , , SB1_q_b[3]_clock_0, SB1_q_b[3]_clock_1, SB1_q_b[3]_clock_enable_0, SB1_q_b[3]_clock_enable_1, , );
SB1_q_b[3] = SB1_q_b[3]_PORT_B_data_out[0];


--SB1_q_b[2] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[2]_PORT_A_data_in = A1L290;
SB1_q_b[2]_PORT_A_data_in_reg = DFFE(SB1_q_b[2]_PORT_A_data_in, SB1_q_b[2]_clock_0, , , SB1_q_b[2]_clock_enable_0);
SB1_q_b[2]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[2]_PORT_A_address_reg = DFFE(SB1_q_b[2]_PORT_A_address, SB1_q_b[2]_clock_0, , , SB1_q_b[2]_clock_enable_0);
SB1_q_b[2]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[2]_PORT_B_address_reg = DFFE(SB1_q_b[2]_PORT_B_address, SB1_q_b[2]_clock_1, , , SB1_q_b[2]_clock_enable_1);
SB1_q_b[2]_PORT_A_write_enable = VCC;
SB1_q_b[2]_PORT_A_write_enable_reg = DFFE(SB1_q_b[2]_PORT_A_write_enable, SB1_q_b[2]_clock_0, , , SB1_q_b[2]_clock_enable_0);
SB1_q_b[2]_PORT_B_read_enable = VCC;
SB1_q_b[2]_PORT_B_read_enable_reg = DFFE(SB1_q_b[2]_PORT_B_read_enable, SB1_q_b[2]_clock_1, , , SB1_q_b[2]_clock_enable_1);
SB1_q_b[2]_clock_0 = G1L153;
SB1_q_b[2]_clock_1 = G1L153;
SB1_q_b[2]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[2]_clock_enable_1 = PB1L11;
SB1_q_b[2]_PORT_B_data_out = MEMORY(SB1_q_b[2]_PORT_A_data_in_reg, , SB1_q_b[2]_PORT_A_address_reg, SB1_q_b[2]_PORT_B_address_reg, SB1_q_b[2]_PORT_A_write_enable_reg, SB1_q_b[2]_PORT_B_read_enable_reg, , , SB1_q_b[2]_clock_0, SB1_q_b[2]_clock_1, SB1_q_b[2]_clock_enable_0, SB1_q_b[2]_clock_enable_1, , );
SB1_q_b[2] = SB1_q_b[2]_PORT_B_data_out[0];


--SB1_q_b[1] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[1]_PORT_A_data_in = A1L291;
SB1_q_b[1]_PORT_A_data_in_reg = DFFE(SB1_q_b[1]_PORT_A_data_in, SB1_q_b[1]_clock_0, , , SB1_q_b[1]_clock_enable_0);
SB1_q_b[1]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[1]_PORT_A_address_reg = DFFE(SB1_q_b[1]_PORT_A_address, SB1_q_b[1]_clock_0, , , SB1_q_b[1]_clock_enable_0);
SB1_q_b[1]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[1]_PORT_B_address_reg = DFFE(SB1_q_b[1]_PORT_B_address, SB1_q_b[1]_clock_1, , , SB1_q_b[1]_clock_enable_1);
SB1_q_b[1]_PORT_A_write_enable = VCC;
SB1_q_b[1]_PORT_A_write_enable_reg = DFFE(SB1_q_b[1]_PORT_A_write_enable, SB1_q_b[1]_clock_0, , , SB1_q_b[1]_clock_enable_0);
SB1_q_b[1]_PORT_B_read_enable = VCC;
SB1_q_b[1]_PORT_B_read_enable_reg = DFFE(SB1_q_b[1]_PORT_B_read_enable, SB1_q_b[1]_clock_1, , , SB1_q_b[1]_clock_enable_1);
SB1_q_b[1]_clock_0 = G1L153;
SB1_q_b[1]_clock_1 = G1L153;
SB1_q_b[1]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[1]_clock_enable_1 = PB1L11;
SB1_q_b[1]_PORT_B_data_out = MEMORY(SB1_q_b[1]_PORT_A_data_in_reg, , SB1_q_b[1]_PORT_A_address_reg, SB1_q_b[1]_PORT_B_address_reg, SB1_q_b[1]_PORT_A_write_enable_reg, SB1_q_b[1]_PORT_B_read_enable_reg, , , SB1_q_b[1]_clock_0, SB1_q_b[1]_clock_1, SB1_q_b[1]_clock_enable_0, SB1_q_b[1]_clock_enable_1, , );
SB1_q_b[1] = SB1_q_b[1]_PORT_B_data_out[0];


--SB1_q_b[0] is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|altsyncram:ram_block|altsyncram_8ne1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[0]_PORT_A_data_in = A1L292;
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , SB1_q_b[0]_clock_enable_0);
SB1_q_b[0]_PORT_A_address = BUS(T1L2Q, T1L7Q, T1L12Q, T1L17Q, T1L22Q, T1L27Q, T1L32Q, T1L37Q, T1L42Q, T1L47Q);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , SB1_q_b[0]_clock_enable_0);
SB1_q_b[0]_PORT_B_address = BUS(PB1L10, PB1L9, PB1L8, PB1L7, PB1L6, PB1L5, PB1L4, PB1L3, PB1L2, PB1L1);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , SB1_q_b[0]_clock_enable_1);
SB1_q_b[0]_PORT_A_write_enable = VCC;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , SB1_q_b[0]_clock_enable_0);
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , SB1_q_b[0]_clock_enable_1);
SB1_q_b[0]_clock_0 = G1L153;
SB1_q_b[0]_clock_1 = G1L153;
SB1_q_b[0]_clock_enable_0 = PB1_valid_wreq;
SB1_q_b[0]_clock_enable_1 = PB1L11;
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, , SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, SB1_q_b[0]_clock_enable_0, SB1_q_b[0]_clock_enable_1, , );
SB1_q_b[0] = SB1_q_b[0]_PORT_B_data_out[0];


--T1L2Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[0]~51
T1L2Q = DFFEAS(T1L3, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T1L7Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[1]~52
T1L7Q = DFFEAS(T1L8, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T1L12Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[2]~53
T1L12Q = DFFEAS(T1L13, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T1L17Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[3]~54
T1L17Q = DFFEAS(T1L18, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T1L22Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[4]~55
T1L22Q = DFFEAS(T1L23, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T1L27Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[5]~56
T1L27Q = DFFEAS(T1L28, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T1L32Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[6]~57
T1L32Q = DFFEAS(T1L33, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T1L37Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[7]~58
T1L37Q = DFFEAS(T1L38, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T1L42Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[8]~59
T1L42Q = DFFEAS(T1L43, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T1L47Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[9]~60
T1L47Q = DFFEAS(T1L48, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T2L2Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[0]~51
T2L2Q = DFFEAS(T2L3, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T2L7Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[1]~52
T2L7Q = DFFEAS(T2L8, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T2L12Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[2]~53
T2L12Q = DFFEAS(T2L13, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T2L17Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[3]~54
T2L17Q = DFFEAS(T2L18, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T2L22Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[4]~55
T2L22Q = DFFEAS(T2L23, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T2L27Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[5]~56
T2L27Q = DFFEAS(T2L28, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T2L32Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[6]~57
T2L32Q = DFFEAS(T2L33, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T2L37Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[7]~58
T2L37Q = DFFEAS(T2L38, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T2L42Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[8]~59
T2L42Q = DFFEAS(T2L43, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T2L47Q is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[9]~60
T2L47Q = DFFEAS(T2L48, G1L153,  ,  ,  ,  ,  , G1_BLOCK_WRITE_START,  );


--T6L62Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[12]~96
T6L62Q = DFFEAS(T6L63, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L107Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[21]~97
T6L107Q = DFFEAS(T6L108, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L92Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[18]~98
T6L92Q = DFFEAS(T6L93, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L82Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[16]~99
T6L82Q = DFFEAS(T6L83, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L102Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[20]~100
T6L102Q = DFFEAS(T6L103, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L67Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[13]~101
T6L67Q = DFFEAS(T6L68, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L77Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[15]~102
T6L77Q = DFFEAS(T6L78, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L72Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[14]~103
T6L72Q = DFFEAS(T6L73, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L87Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[17]~104
T6L87Q = DFFEAS(T6L88, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L97Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[19]~105
T6L97Q = DFFEAS(T6L98, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--UB1_wire_counter_comb_bita_0sumout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_comb_bita_0sumout
UB1_wire_counter_comb_bita_0sumout_adder_eqn = ( UB1_wire_counter_reg_bit20a_regout[0] ) + ( VCC ) + ( GND );
UB1_wire_counter_comb_bita_0sumout = SUM(UB1_wire_counter_comb_bita_0sumout_adder_eqn);

--UB1_wire_counter_comb_bita_0cout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_comb_bita_0cout
UB1_wire_counter_comb_bita_0cout_adder_eqn = ( UB1_wire_counter_reg_bit20a_regout[0] ) + ( VCC ) + ( GND );
UB1_wire_counter_comb_bita_0cout = CARRY(UB1_wire_counter_comb_bita_0cout_adder_eqn);


--UB1_wire_counter_comb_bita_1sumout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_comb_bita_1sumout
UB1_wire_counter_comb_bita_1sumout_adder_eqn = ( GND ) + ( UB1_wire_counter_reg_bit20a_regout[1] ) + ( UB1_wire_counter_comb_bita_0cout );
UB1_wire_counter_comb_bita_1sumout = SUM(UB1_wire_counter_comb_bita_1sumout_adder_eqn);

--UB1_wire_counter_comb_bita_1cout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_comb_bita_1cout
UB1_wire_counter_comb_bita_1cout_adder_eqn = ( GND ) + ( UB1_wire_counter_reg_bit20a_regout[1] ) + ( UB1_wire_counter_comb_bita_0cout );
UB1_wire_counter_comb_bita_1cout = CARRY(UB1_wire_counter_comb_bita_1cout_adder_eqn);


--UB1_wire_counter_comb_bita_2sumout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_comb_bita_2sumout
UB1_wire_counter_comb_bita_2sumout_adder_eqn = ( GND ) + ( UB1_wire_counter_reg_bit20a_regout[2] ) + ( UB1_wire_counter_comb_bita_1cout );
UB1_wire_counter_comb_bita_2sumout = SUM(UB1_wire_counter_comb_bita_2sumout_adder_eqn);

--UB1_wire_counter_comb_bita_2cout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_comb_bita_2cout
UB1_wire_counter_comb_bita_2cout_adder_eqn = ( GND ) + ( UB1_wire_counter_reg_bit20a_regout[2] ) + ( UB1_wire_counter_comb_bita_1cout );
UB1_wire_counter_comb_bita_2cout = CARRY(UB1_wire_counter_comb_bita_2cout_adder_eqn);


--UB1_wire_counter_comb_bita_3sumout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_comb_bita_3sumout
UB1_wire_counter_comb_bita_3sumout_adder_eqn = ( GND ) + ( UB1_wire_counter_reg_bit20a_regout[3] ) + ( UB1_wire_counter_comb_bita_2cout );
UB1_wire_counter_comb_bita_3sumout = SUM(UB1_wire_counter_comb_bita_3sumout_adder_eqn);

--UB1_wire_counter_comb_bita_3cout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_comb_bita_3cout
UB1_wire_counter_comb_bita_3cout_adder_eqn = ( GND ) + ( UB1_wire_counter_reg_bit20a_regout[3] ) + ( UB1_wire_counter_comb_bita_2cout );
UB1_wire_counter_comb_bita_3cout = CARRY(UB1_wire_counter_comb_bita_3cout_adder_eqn);


--UB1_wire_counter_comb_bita_4sumout is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_c88:cntr2|wire_counter_comb_bita_4sumout
UB1_wire_counter_comb_bita_4sumout_adder_eqn = ( GND ) + ( UB1_wire_counter_reg_bit20a_regout[4] ) + ( UB1_wire_counter_comb_bita_3cout );
UB1_wire_counter_comb_bita_4sumout = SUM(UB1_wire_counter_comb_bita_4sumout_adder_eqn);


--T6L117Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[23]~106
T6L117Q = DFFEAS(T6L118, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L112Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[22]~107
T6L112Q = DFFEAS(T6L113, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T5L33Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[11]~234
T5L33Q = DFFEAS(T5L34, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T6L57Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[11]~108
T6L57Q = DFFEAS(T6L58, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T5L30Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[10]~235
T5L30Q = DFFEAS(T5L31, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T6L52Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[10]~109
T6L52Q = DFFEAS(T6L53, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T5L27Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[9]~236
T5L27Q = DFFEAS(T5L29, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--J1L82 is header:inst39|op_1~151
J1L82_adder_eqn = ( T3L10Q ) + ( VCC ) + ( GND );
J1L82 = SUM(J1L82_adder_eqn);

--J1L83 is header:inst39|op_1~152
J1L83_adder_eqn = ( T3L10Q ) + ( VCC ) + ( GND );
J1L83 = CARRY(J1L83_adder_eqn);


--J1L86 is header:inst39|op_1~155
J1L86_adder_eqn = ( T3L13Q ) + ( GND ) + ( J1L83 );
J1L86 = SUM(J1L86_adder_eqn);

--J1L87 is header:inst39|op_1~156
J1L87_adder_eqn = ( T3L13Q ) + ( GND ) + ( J1L83 );
J1L87 = CARRY(J1L87_adder_eqn);


--J1L90 is header:inst39|op_1~159
J1L90_adder_eqn = ( T3L16Q ) + ( GND ) + ( J1L87 );
J1L90 = SUM(J1L90_adder_eqn);

--J1L91 is header:inst39|op_1~160
J1L91_adder_eqn = ( T3L16Q ) + ( GND ) + ( J1L87 );
J1L91 = CARRY(J1L91_adder_eqn);


--J1L94 is header:inst39|op_1~163
J1L94_adder_eqn = ( T3L19Q ) + ( GND ) + ( J1L91 );
J1L94 = SUM(J1L94_adder_eqn);

--J1L95 is header:inst39|op_1~164
J1L95_adder_eqn = ( T3L19Q ) + ( GND ) + ( J1L91 );
J1L95 = CARRY(J1L95_adder_eqn);


--J1L98 is header:inst39|op_1~167
J1L98_adder_eqn = ( T3L22Q ) + ( GND ) + ( J1L95 );
J1L98 = SUM(J1L98_adder_eqn);

--J1L99 is header:inst39|op_1~168
J1L99_adder_eqn = ( T3L22Q ) + ( GND ) + ( J1L95 );
J1L99 = CARRY(J1L99_adder_eqn);


--J1L102 is header:inst39|op_1~171
J1L102_adder_eqn = ( T3L24Q ) + ( GND ) + ( J1L99 );
J1L102 = SUM(J1L102_adder_eqn);

--J1L103 is header:inst39|op_1~172
J1L103_adder_eqn = ( T3L24Q ) + ( GND ) + ( J1L99 );
J1L103 = CARRY(J1L103_adder_eqn);


--J1L106 is header:inst39|op_1~175
J1L106_adder_eqn = ( T3L28Q ) + ( GND ) + ( J1L103 );
J1L106 = SUM(J1L106_adder_eqn);


--T6L47Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[9]~110
T6L47Q = DFFEAS(T6L48, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L42Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[8]~111
T6L42Q = DFFEAS(T6L43, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T5L24Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[8]~237
T5L24Q = DFFEAS(T5L26, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T5L21Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[7]~238
T5L21Q = DFFEAS(T5L23, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T6L37Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[7]~112
T6L37Q = DFFEAS(T6L38, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T5L18Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[6]~239
T5L18Q = DFFEAS(T5L20, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T6L32Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[6]~113
T6L32Q = DFFEAS(T6L33, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L27Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[5]~114
T6L27Q = DFFEAS(T6L28, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T5L15Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[5]~240
T5L15Q = DFFEAS(T5L17, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T5L12Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[4]~241
T5L12Q = DFFEAS(T5L14, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T6L22Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[4]~115
T6L22Q = DFFEAS(T6L23, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T5L9Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[3]~242
T5L9Q = DFFEAS(T5L11, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T6L17Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[3]~116
T6L17Q = DFFEAS(T6L18, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T5L6Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[2]~243
T5L6Q = DFFEAS(T5L8, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T6L12Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[2]~117
T6L12Q = DFFEAS(T6L13, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T6L7Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[1]~118
T6L7Q = DFFEAS(T6L8, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T5L3Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[1]~244
T5L3Q = DFFEAS(T5L5, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T6L2Q is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[0]~119
T6L2Q = DFFEAS(T6L3, L0_EXT,  ,  ,  ,  ,  , !inst44,  );


--T5L1Q is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[0]~245
T5L1Q = DFFEAS(T5L2, WB1__clk0,  ,  ,  , ~GND,  ,  , T5L32);


--T1L3 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[0]~61
T1L3_adder_eqn = ( PB1_valid_wreq ) + ( T1L2Q ) + ( GND );
T1L3 = SUM(T1L3_adder_eqn);

--T1L4 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[0]~62
T1L4_adder_eqn = ( PB1_valid_wreq ) + ( T1L2Q ) + ( GND );
T1L4 = CARRY(T1L4_adder_eqn);


--T1L8 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[1]~64
T1L8_adder_eqn = ( GND ) + ( T1L7Q ) + ( T1L4 );
T1L8 = SUM(T1L8_adder_eqn);

--T1L9 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[1]~65
T1L9_adder_eqn = ( GND ) + ( T1L7Q ) + ( T1L4 );
T1L9 = CARRY(T1L9_adder_eqn);


--T1L13 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[2]~67
T1L13_adder_eqn = ( GND ) + ( T1L12Q ) + ( T1L9 );
T1L13 = SUM(T1L13_adder_eqn);

--T1L14 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[2]~68
T1L14_adder_eqn = ( GND ) + ( T1L12Q ) + ( T1L9 );
T1L14 = CARRY(T1L14_adder_eqn);


--T1L18 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[3]~70
T1L18_adder_eqn = ( GND ) + ( T1L17Q ) + ( T1L14 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[3]~71
T1L19_adder_eqn = ( GND ) + ( T1L17Q ) + ( T1L14 );
T1L19 = CARRY(T1L19_adder_eqn);


--T1L23 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[4]~73
T1L23_adder_eqn = ( GND ) + ( T1L22Q ) + ( T1L19 );
T1L23 = SUM(T1L23_adder_eqn);

--T1L24 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[4]~74
T1L24_adder_eqn = ( GND ) + ( T1L22Q ) + ( T1L19 );
T1L24 = CARRY(T1L24_adder_eqn);


--T1L28 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[5]~76
T1L28_adder_eqn = ( GND ) + ( T1L27Q ) + ( T1L24 );
T1L28 = SUM(T1L28_adder_eqn);

--T1L29 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[5]~77
T1L29_adder_eqn = ( GND ) + ( T1L27Q ) + ( T1L24 );
T1L29 = CARRY(T1L29_adder_eqn);


--T1L33 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[6]~79
T1L33_adder_eqn = ( GND ) + ( T1L32Q ) + ( T1L29 );
T1L33 = SUM(T1L33_adder_eqn);

--T1L34 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[6]~80
T1L34_adder_eqn = ( GND ) + ( T1L32Q ) + ( T1L29 );
T1L34 = CARRY(T1L34_adder_eqn);


--T1L38 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[7]~82
T1L38_adder_eqn = ( GND ) + ( T1L37Q ) + ( T1L34 );
T1L38 = SUM(T1L38_adder_eqn);

--T1L39 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[7]~83
T1L39_adder_eqn = ( GND ) + ( T1L37Q ) + ( T1L34 );
T1L39 = CARRY(T1L39_adder_eqn);


--T1L43 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[8]~85
T1L43_adder_eqn = ( GND ) + ( T1L42Q ) + ( T1L39 );
T1L43 = SUM(T1L43_adder_eqn);

--T1L44 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[8]~86
T1L44_adder_eqn = ( GND ) + ( T1L42Q ) + ( T1L39 );
T1L44 = CARRY(T1L44_adder_eqn);


--T1L48 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|counter_cell[9]~88
T1L48_adder_eqn = ( T1L47Q ) + ( GND ) + ( T1L44 );
T1L48 = SUM(T1L48_adder_eqn);


--T2L3 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[0]~61
T2L3_adder_eqn = ( PB1_valid_rreq ) + ( T2L2Q ) + ( GND );
T2L3 = SUM(T2L3_adder_eqn);

--T2L4 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[0]~62
T2L4_adder_eqn = ( PB1_valid_rreq ) + ( T2L2Q ) + ( GND );
T2L4 = CARRY(T2L4_adder_eqn);


--T2L8 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[1]~64
T2L8_adder_eqn = ( GND ) + ( T2L7Q ) + ( T2L4 );
T2L8 = SUM(T2L8_adder_eqn);

--T2L9 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[1]~65
T2L9_adder_eqn = ( GND ) + ( T2L7Q ) + ( T2L4 );
T2L9 = CARRY(T2L9_adder_eqn);


--T2L13 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[2]~67
T2L13_adder_eqn = ( GND ) + ( T2L12Q ) + ( T2L9 );
T2L13 = SUM(T2L13_adder_eqn);

--T2L14 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[2]~68
T2L14_adder_eqn = ( GND ) + ( T2L12Q ) + ( T2L9 );
T2L14 = CARRY(T2L14_adder_eqn);


--T2L18 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[3]~70
T2L18_adder_eqn = ( GND ) + ( T2L17Q ) + ( T2L14 );
T2L18 = SUM(T2L18_adder_eqn);

--T2L19 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[3]~71
T2L19_adder_eqn = ( GND ) + ( T2L17Q ) + ( T2L14 );
T2L19 = CARRY(T2L19_adder_eqn);


--T2L23 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[4]~73
T2L23_adder_eqn = ( GND ) + ( T2L22Q ) + ( T2L19 );
T2L23 = SUM(T2L23_adder_eqn);

--T2L24 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[4]~74
T2L24_adder_eqn = ( GND ) + ( T2L22Q ) + ( T2L19 );
T2L24 = CARRY(T2L24_adder_eqn);


--T2L28 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[5]~76
T2L28_adder_eqn = ( GND ) + ( T2L27Q ) + ( T2L24 );
T2L28 = SUM(T2L28_adder_eqn);

--T2L29 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[5]~77
T2L29_adder_eqn = ( GND ) + ( T2L27Q ) + ( T2L24 );
T2L29 = CARRY(T2L29_adder_eqn);


--T2L33 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[6]~79
T2L33_adder_eqn = ( GND ) + ( T2L32Q ) + ( T2L29 );
T2L33 = SUM(T2L33_adder_eqn);

--T2L34 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[6]~80
T2L34_adder_eqn = ( GND ) + ( T2L32Q ) + ( T2L29 );
T2L34 = CARRY(T2L34_adder_eqn);


--T2L38 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[7]~82
T2L38_adder_eqn = ( GND ) + ( T2L37Q ) + ( T2L34 );
T2L38 = SUM(T2L38_adder_eqn);

--T2L39 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[7]~83
T2L39_adder_eqn = ( GND ) + ( T2L37Q ) + ( T2L34 );
T2L39 = CARRY(T2L39_adder_eqn);


--T2L43 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[8]~85
T2L43_adder_eqn = ( GND ) + ( T2L42Q ) + ( T2L39 );
T2L43 = SUM(T2L43_adder_eqn);

--T2L44 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[8]~86
T2L44_adder_eqn = ( GND ) + ( T2L42Q ) + ( T2L39 );
T2L44 = CARRY(T2L44_adder_eqn);


--T2L48 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|counter_cell[9]~88
T2L48_adder_eqn = ( T2L47Q ) + ( GND ) + ( T2L44 );
T2L48 = SUM(T2L48_adder_eqn);


--T6L3 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[0]~120
T6L3_adder_eqn = ( T6L2Q ) + ( VCC ) + ( GND );
T6L3 = SUM(T6L3_adder_eqn);

--T6L4 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[0]~121
T6L4_adder_eqn = ( T6L2Q ) + ( VCC ) + ( GND );
T6L4 = CARRY(T6L4_adder_eqn);


--T6L8 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[1]~123
T6L8_adder_eqn = ( T6L7Q ) + ( GND ) + ( T6L4 );
T6L8 = SUM(T6L8_adder_eqn);

--T6L9 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[1]~124
T6L9_adder_eqn = ( T6L7Q ) + ( GND ) + ( T6L4 );
T6L9 = CARRY(T6L9_adder_eqn);


--T6L13 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[2]~126
T6L13_adder_eqn = ( T6L12Q ) + ( GND ) + ( T6L9 );
T6L13 = SUM(T6L13_adder_eqn);

--T6L14 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[2]~127
T6L14_adder_eqn = ( T6L12Q ) + ( GND ) + ( T6L9 );
T6L14 = CARRY(T6L14_adder_eqn);


--T6L18 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[3]~129
T6L18_adder_eqn = ( T6L17Q ) + ( GND ) + ( T6L14 );
T6L18 = SUM(T6L18_adder_eqn);

--T6L19 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[3]~130
T6L19_adder_eqn = ( T6L17Q ) + ( GND ) + ( T6L14 );
T6L19 = CARRY(T6L19_adder_eqn);


--T6L23 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[4]~132
T6L23_adder_eqn = ( T6L22Q ) + ( GND ) + ( T6L19 );
T6L23 = SUM(T6L23_adder_eqn);

--T6L24 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[4]~133
T6L24_adder_eqn = ( T6L22Q ) + ( GND ) + ( T6L19 );
T6L24 = CARRY(T6L24_adder_eqn);


--T6L28 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[5]~135
T6L28_adder_eqn = ( T6L27Q ) + ( GND ) + ( T6L24 );
T6L28 = SUM(T6L28_adder_eqn);

--T6L29 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[5]~136
T6L29_adder_eqn = ( T6L27Q ) + ( GND ) + ( T6L24 );
T6L29 = CARRY(T6L29_adder_eqn);


--T6L33 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[6]~138
T6L33_adder_eqn = ( T6L32Q ) + ( GND ) + ( T6L29 );
T6L33 = SUM(T6L33_adder_eqn);

--T6L34 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[6]~139
T6L34_adder_eqn = ( T6L32Q ) + ( GND ) + ( T6L29 );
T6L34 = CARRY(T6L34_adder_eqn);


--T6L38 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[7]~141
T6L38_adder_eqn = ( T6L37Q ) + ( GND ) + ( T6L34 );
T6L38 = SUM(T6L38_adder_eqn);

--T6L39 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[7]~142
T6L39_adder_eqn = ( T6L37Q ) + ( GND ) + ( T6L34 );
T6L39 = CARRY(T6L39_adder_eqn);


--T6L43 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[8]~144
T6L43_adder_eqn = ( T6L42Q ) + ( GND ) + ( T6L39 );
T6L43 = SUM(T6L43_adder_eqn);

--T6L44 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[8]~145
T6L44_adder_eqn = ( T6L42Q ) + ( GND ) + ( T6L39 );
T6L44 = CARRY(T6L44_adder_eqn);


--T6L48 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[9]~147
T6L48_adder_eqn = ( T6L47Q ) + ( GND ) + ( T6L44 );
T6L48 = SUM(T6L48_adder_eqn);

--T6L49 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[9]~148
T6L49_adder_eqn = ( T6L47Q ) + ( GND ) + ( T6L44 );
T6L49 = CARRY(T6L49_adder_eqn);


--T6L53 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[10]~150
T6L53_adder_eqn = ( T6L52Q ) + ( GND ) + ( T6L49 );
T6L53 = SUM(T6L53_adder_eqn);

--T6L54 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[10]~151
T6L54_adder_eqn = ( T6L52Q ) + ( GND ) + ( T6L49 );
T6L54 = CARRY(T6L54_adder_eqn);


--T6L58 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[11]~153
T6L58_adder_eqn = ( T6L57Q ) + ( GND ) + ( T6L54 );
T6L58 = SUM(T6L58_adder_eqn);

--T6L59 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[11]~154
T6L59_adder_eqn = ( T6L57Q ) + ( GND ) + ( T6L54 );
T6L59 = CARRY(T6L59_adder_eqn);


--T6L63 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[12]~156
T6L63_adder_eqn = ( T6L62Q ) + ( GND ) + ( T6L59 );
T6L63 = SUM(T6L63_adder_eqn);

--T6L64 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[12]~157
T6L64_adder_eqn = ( T6L62Q ) + ( GND ) + ( T6L59 );
T6L64 = CARRY(T6L64_adder_eqn);


--T6L68 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[13]~159
T6L68_adder_eqn = ( T6L67Q ) + ( GND ) + ( T6L64 );
T6L68 = SUM(T6L68_adder_eqn);

--T6L69 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[13]~160
T6L69_adder_eqn = ( T6L67Q ) + ( GND ) + ( T6L64 );
T6L69 = CARRY(T6L69_adder_eqn);


--T6L73 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[14]~162
T6L73_adder_eqn = ( T6L72Q ) + ( GND ) + ( T6L69 );
T6L73 = SUM(T6L73_adder_eqn);

--T6L74 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[14]~163
T6L74_adder_eqn = ( T6L72Q ) + ( GND ) + ( T6L69 );
T6L74 = CARRY(T6L74_adder_eqn);


--T6L78 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[15]~165
T6L78_adder_eqn = ( T6L77Q ) + ( GND ) + ( T6L74 );
T6L78 = SUM(T6L78_adder_eqn);

--T6L79 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[15]~166
T6L79_adder_eqn = ( T6L77Q ) + ( GND ) + ( T6L74 );
T6L79 = CARRY(T6L79_adder_eqn);


--T6L83 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[16]~168
T6L83_adder_eqn = ( T6L82Q ) + ( GND ) + ( T6L79 );
T6L83 = SUM(T6L83_adder_eqn);

--T6L84 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[16]~169
T6L84_adder_eqn = ( T6L82Q ) + ( GND ) + ( T6L79 );
T6L84 = CARRY(T6L84_adder_eqn);


--T6L88 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[17]~171
T6L88_adder_eqn = ( T6L87Q ) + ( GND ) + ( T6L84 );
T6L88 = SUM(T6L88_adder_eqn);

--T6L89 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[17]~172
T6L89_adder_eqn = ( T6L87Q ) + ( GND ) + ( T6L84 );
T6L89 = CARRY(T6L89_adder_eqn);


--T6L93 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[18]~174
T6L93_adder_eqn = ( T6L92Q ) + ( GND ) + ( T6L89 );
T6L93 = SUM(T6L93_adder_eqn);

--T6L94 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[18]~175
T6L94_adder_eqn = ( T6L92Q ) + ( GND ) + ( T6L89 );
T6L94 = CARRY(T6L94_adder_eqn);


--T6L98 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[19]~177
T6L98_adder_eqn = ( T6L97Q ) + ( GND ) + ( T6L94 );
T6L98 = SUM(T6L98_adder_eqn);

--T6L99 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[19]~178
T6L99_adder_eqn = ( T6L97Q ) + ( GND ) + ( T6L94 );
T6L99 = CARRY(T6L99_adder_eqn);


--T6L103 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[20]~180
T6L103_adder_eqn = ( T6L102Q ) + ( GND ) + ( T6L99 );
T6L103 = SUM(T6L103_adder_eqn);

--T6L104 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[20]~181
T6L104_adder_eqn = ( T6L102Q ) + ( GND ) + ( T6L99 );
T6L104 = CARRY(T6L104_adder_eqn);


--T6L108 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[21]~183
T6L108_adder_eqn = ( T6L107Q ) + ( GND ) + ( T6L104 );
T6L108 = SUM(T6L108_adder_eqn);

--T6L109 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[21]~184
T6L109_adder_eqn = ( T6L107Q ) + ( GND ) + ( T6L104 );
T6L109 = CARRY(T6L109_adder_eqn);


--T6L113 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[22]~186
T6L113_adder_eqn = ( T6L112Q ) + ( GND ) + ( T6L109 );
T6L113 = SUM(T6L113_adder_eqn);

--T6L114 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[22]~187
T6L114_adder_eqn = ( T6L112Q ) + ( GND ) + ( T6L109 );
T6L114 = CARRY(T6L114_adder_eqn);


--T6L118 is LHCBUNCH:inst|evntcntr:inst1|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[23]~189
T6L118_adder_eqn = ( T6L117Q ) + ( GND ) + ( T6L114 );
T6L118 = SUM(T6L118_adder_eqn);


--T5L39 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|cout_bit~12
T5L39_adder_eqn = ( VCC ) + ( T5L35 ) + ( GND );
T5L39 = CARRY(T5L39_adder_eqn);


--T5L42 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|cout_bit~15
T5L42_adder_eqn = ( GND ) + ( GND ) + ( T5L39 );
T5L42 = SUM(T5L42_adder_eqn);


--SEG_CLOCK is SEG_CLOCK
SEG_CLOCK = OUTPUT(WB1__clk1);


--INT_RESETn is INT_RESETn
INT_RESETn = OUTPUT(inst44);


--foCLK is foCLK
foCLK = OUTPUT(WB1__clk3);


--LOC_CSn is LOC_CSn
LOC_CSn = OUTPUT(G1L172);


--L1_EXT is L1_EXT
L1_EXT = INPUT();


--fifo_wrdnmbr[9] is fifo_wrdnmbr[9]
fifo_wrdnmbr[9] = OUTPUT(T3L28Q);


--fifo_wrdnmbr[8] is fifo_wrdnmbr[8]
fifo_wrdnmbr[8] = OUTPUT(T3L24Q);


--fifo_wrdnmbr[7] is fifo_wrdnmbr[7]
fifo_wrdnmbr[7] = OUTPUT(T3L22Q);


--fifo_wrdnmbr[6] is fifo_wrdnmbr[6]
fifo_wrdnmbr[6] = OUTPUT(T3L19Q);


--fifo_wrdnmbr[5] is fifo_wrdnmbr[5]
fifo_wrdnmbr[5] = OUTPUT(T3L16Q);


--fifo_wrdnmbr[4] is fifo_wrdnmbr[4]
fifo_wrdnmbr[4] = OUTPUT(T3L13Q);


--fifo_wrdnmbr[3] is fifo_wrdnmbr[3]
fifo_wrdnmbr[3] = OUTPUT(T3L10Q);


--fifo_wrdnmbr[2] is fifo_wrdnmbr[2]
fifo_wrdnmbr[2] = OUTPUT(T3L7Q);


--fifo_wrdnmbr[1] is fifo_wrdnmbr[1]
fifo_wrdnmbr[1] = OUTPUT(T3L4Q);


--fifo_wrdnmbr[0] is fifo_wrdnmbr[0]
fifo_wrdnmbr[0] = OUTPUT(T3L2Q);


--SEG_TRIG is SEG_TRIG
SEG_TRIG = OUTPUT(L0_EXT);


--BUSY is BUSY
BUSY = OUTPUT(inst21);


--TTC_RESETn is TTC_RESETn
TTC_RESETn = OUTPUT(RESETn);


--SPARE_LVDS is SPARE_LVDS
SPARE_LVDS = OUTPUT(~GND);


--G_SPARE1 is G_SPARE1
G_SPARE1 = OUTPUT(~GND);


--G_SPARE2 is G_SPARE2
G_SPARE2 = OUTPUT(~GND);


--LCS is LCS
LCS = OUTPUT(G1L196);


--LCE is LCE
LCE = OUTPUT(G1_SEND_END1);


--TRIG_LED is TRIG_LED
TRIG_LED = OUTPUT(C1_inst5);


--ACCESS_LED is ACCESS_LED
ACCESS_LED = OUTPUT(C1_inst7);


--foBSYn is foBSYn
foBSYn = OUTPUT(G1L156);


--BUSY_PGM is BUSY_PGM
BUSY_PGM = OUTPUT(TB1_dffe5);


--clk_tap is clk_tap
clk_tap = OUTPUT(WB2__clk0);


--loc_state_id is loc_state_id
loc_state_id = OUTPUT(G1_BLOCK_WRITE_LOOP);


--LOC_Rn/W is LOC_Rn/W
LOC_Rn/W = OUTPUT(G1_LOC_Rn/W);


--DATABUS_ADD[12] is DATABUS_ADD[12]
DATABUS_ADD[12] = OUTPUT(A1L114);


--DATABUS_ADD[11] is DATABUS_ADD[11]
DATABUS_ADD[11] = OUTPUT(A1L111);


--DATABUS_ADD[10] is DATABUS_ADD[10]
DATABUS_ADD[10] = OUTPUT(A1L108);


--DATABUS_ADD[9] is DATABUS_ADD[9]
DATABUS_ADD[9] = OUTPUT(A1L105);


--DATABUS_ADD[8] is DATABUS_ADD[8]
DATABUS_ADD[8] = OUTPUT(A1L102);


--DATABUS_ADD[7] is DATABUS_ADD[7]
DATABUS_ADD[7] = OUTPUT(G1L103);


--DATABUS_ADD[6] is DATABUS_ADD[6]
DATABUS_ADD[6] = OUTPUT(G1L98);


--DATABUS_ADD[5] is DATABUS_ADD[5]
DATABUS_ADD[5] = OUTPUT(G1L97);


--DATABUS_ADD[4] is DATABUS_ADD[4]
DATABUS_ADD[4] = OUTPUT(G1L96);


--DATABUS_ADD[3] is DATABUS_ADD[3]
DATABUS_ADD[3] = OUTPUT(~GND);


--DATABUS_ADD[2] is DATABUS_ADD[2]
DATABUS_ADD[2] = OUTPUT(G1L95);


--DATABUS_ADD[1] is DATABUS_ADD[1]
DATABUS_ADD[1] = OUTPUT(G1L94);


--DATABUS_ADD[0] is DATABUS_ADD[0]
DATABUS_ADD[0] = OUTPUT(G1L91);


--PGM[2] is PGM[2]
PGM[2] = OUTPUT(TB1_wire_sd1_pgmout[2]);


--PGM[1] is PGM[1]
PGM[1] = OUTPUT(TB1_wire_sd1_pgmout[1]);


--PGM[0] is PGM[0]
PGM[0] = OUTPUT(TB1_wire_sd1_pgmout[0]);


--BCNTRES is BCNTRES
BCNTRES = INPUT();


--EVCNTHStr is EVCNTHStr
EVCNTHStr = INPUT();


--EVCNTLStr is EVCNTLStr
EVCNTLStr = INPUT();


--TTC_READY is TTC_READY
TTC_READY = INPUT();


--SDA is SDA
SDA = INPUT();


--SCL is SCL
SCL = INPUT();


--EVCNTRES is EVCNTRES
EVCNTRES = INPUT();


--L1A is L1A
L1A = INPUT();


--D_Str is D_Str
D_Str = INPUT();


--CLK_L1A is CLK_L1A
CLK_L1A = INPUT();


--BCNTSTR is BCNTSTR
BCNTSTR = INPUT();


--BRCSTSTR2 is BRCSTSTR2
BRCSTSTR2 = INPUT();


--G_BUSY is G_BUSY
G_BUSY = INPUT();


--DBLERRStr is DBLERRStr
DBLERRStr = INPUT();


--SINERRStr is SINERRStr
SINERRStr = INPUT();


--CLK40DES2 is CLK40DES2
CLK40DES2 = INPUT();


--BRCSTSTR1 is BRCSTSTR1
BRCSTSTR1 = INPUT();


--CLK40DES1_1 is CLK40DES1_1
CLK40DES1_1 = INPUT();


--CLK40DES1_2 is CLK40DES1_2
CLK40DES1_2 = INPUT();


--CLK40DES2_1 is CLK40DES2_1
CLK40DES2_1 = INPUT();


--SPARE1_TTL is SPARE1_TTL
SPARE1_TTL = INPUT();


--SPARE2_TTL is SPARE2_TTL
SPARE2_TTL = INPUT();


--RY-BYn is RY-BYn
RY-BYn = INPUT();


--CEn is CEn
CEn = INPUT();


--OEn is OEn
OEn = INPUT();


--BCNT[11] is BCNT[11]
BCNT[11] = INPUT();


--BCNT[10] is BCNT[10]
BCNT[10] = INPUT();


--BCNT[9] is BCNT[9]
BCNT[9] = INPUT();


--BCNT[8] is BCNT[8]
BCNT[8] = INPUT();


--BCNT[7] is BCNT[7]
BCNT[7] = INPUT();


--BCNT[6] is BCNT[6]
BCNT[6] = INPUT();


--BCNT[5] is BCNT[5]
BCNT[5] = INPUT();


--BCNT[4] is BCNT[4]
BCNT[4] = INPUT();


--BCNT[3] is BCNT[3]
BCNT[3] = INPUT();


--BCNT[2] is BCNT[2]
BCNT[2] = INPUT();


--BCNT[1] is BCNT[1]
BCNT[1] = INPUT();


--BCNT[0] is BCNT[0]
BCNT[0] = INPUT();


--BRCST[7] is BRCST[7]
BRCST[7] = INPUT();


--BRCST[6] is BRCST[6]
BRCST[6] = INPUT();


--BRCST[5] is BRCST[5]
BRCST[5] = INPUT();


--BRCST[4] is BRCST[4]
BRCST[4] = INPUT();


--BRCST[3] is BRCST[3]
BRCST[3] = INPUT();


--BRCST[2] is BRCST[2]
BRCST[2] = INPUT();


--D[7] is D[7]
D[7] = INPUT();


--D[6] is D[6]
D[6] = INPUT();


--D[5] is D[5]
D[5] = INPUT();


--D[4] is D[4]
D[4] = INPUT();


--D[3] is D[3]
D[3] = INPUT();


--D[2] is D[2]
D[2] = INPUT();


--D[1] is D[1]
D[1] = INPUT();


--D[0] is D[0]
D[0] = INPUT();


--DATA[7] is DATA[7]
DATA[7] = INPUT();


--DATA[6] is DATA[6]
DATA[6] = INPUT();


--DATA[5] is DATA[5]
DATA[5] = INPUT();


--DATA[4] is DATA[4]
DATA[4] = INPUT();


--DATA[3] is DATA[3]
DATA[3] = INPUT();


--DATA[2] is DATA[2]
DATA[2] = INPUT();


--DATA[1] is DATA[1]
DATA[1] = INPUT();


--DATA[0] is DATA[0]
DATA[0] = INPUT();


--DQ[3] is DQ[3]
DQ[3] = INPUT();


--DQ[2] is DQ[2]
DQ[2] = INPUT();


--DQ[1] is DQ[1]
DQ[1] = INPUT();


--DQ[0] is DQ[0]
DQ[0] = INPUT();


--F-A[17] is F-A[17]
F-A[17] = INPUT();


--F-A[16] is F-A[16]
F-A[16] = INPUT();


--F-A[15] is F-A[15]
F-A[15] = INPUT();


--F-A[14] is F-A[14]
F-A[14] = INPUT();


--F-A[13] is F-A[13]
F-A[13] = INPUT();


--F-A[12] is F-A[12]
F-A[12] = INPUT();


--F-A[11] is F-A[11]
F-A[11] = INPUT();


--F-A[10] is F-A[10]
F-A[10] = INPUT();


--F-A[9] is F-A[9]
F-A[9] = INPUT();


--F-A[8] is F-A[8]
F-A[8] = INPUT();


--F-A[7] is F-A[7]
F-A[7] = INPUT();


--F-A[6] is F-A[6]
F-A[6] = INPUT();


--F-A[5] is F-A[5]
F-A[5] = INPUT();


--F-A[4] is F-A[4]
F-A[4] = INPUT();


--F-A[3] is F-A[3]
F-A[3] = INPUT();


--F-A[2] is F-A[2]
F-A[2] = INPUT();


--F-A[1] is F-A[1]
F-A[1] = INPUT();


--F-A[0] is F-A[0]
F-A[0] = INPUT();


--F-D[15] is F-D[15]
F-D[15] = INPUT();


--F-D[14] is F-D[14]
F-D[14] = INPUT();


--F-D[13] is F-D[13]
F-D[13] = INPUT();


--F-D[12] is F-D[12]
F-D[12] = INPUT();


--F-D[11] is F-D[11]
F-D[11] = INPUT();


--F-D[10] is F-D[10]
F-D[10] = INPUT();


--F-D[9] is F-D[9]
F-D[9] = INPUT();


--F-D[8] is F-D[8]
F-D[8] = INPUT();


--F-D[7] is F-D[7]
F-D[7] = INPUT();


--F-D[6] is F-D[6]
F-D[6] = INPUT();


--F-D[5] is F-D[5]
F-D[5] = INPUT();


--F-D[4] is F-D[4]
F-D[4] = INPUT();


--F-D[3] is F-D[3]
F-D[3] = INPUT();


--F-D[2] is F-D[2]
F-D[2] = INPUT();


--F-D[1] is F-D[1]
F-D[1] = INPUT();


--F-D[0] is F-D[0]
F-D[0] = INPUT();


--SA[7] is SA[7]
SA[7] = INPUT();


--SA[6] is SA[6]
SA[6] = INPUT();


--SA[5] is SA[5]
SA[5] = INPUT();


--SA[4] is SA[4]
SA[4] = INPUT();


--SA[3] is SA[3]
SA[3] = INPUT();


--SA[2] is SA[2]
SA[2] = INPUT();


--SA[1] is SA[1]
SA[1] = INPUT();


--SA[0] is SA[0]
SA[0] = INPUT();


--fbCTRLn is fbCTRLn
fbCTRLn = BIDIR(A1L163);


--fbTENn is fbTENn
fbTENn = BIDIR(A1L296);


--fbD[31] is fbD[31]
fbD[31] = BIDIR(A1L260);


--fbD[30] is fbD[30]
fbD[30] = BIDIR(A1L257);


--fbD[29] is fbD[29]
fbD[29] = BIDIR(A1L254);


--fbD[28] is fbD[28]
fbD[28] = BIDIR(A1L251);


--fbD[27] is fbD[27]
fbD[27] = BIDIR(A1L248);


--fbD[26] is fbD[26]
fbD[26] = BIDIR(A1L245);


--fbD[25] is fbD[25]
fbD[25] = BIDIR(A1L242);


--fbD[24] is fbD[24]
fbD[24] = BIDIR(A1L239);


--fbD[23] is fbD[23]
fbD[23] = BIDIR(A1L236);


--fbD[22] is fbD[22]
fbD[22] = BIDIR(A1L233);


--fbD[21] is fbD[21]
fbD[21] = BIDIR(A1L230);


--fbD[20] is fbD[20]
fbD[20] = BIDIR(A1L227);


--fbD[19] is fbD[19]
fbD[19] = BIDIR(A1L224);


--fbD[18] is fbD[18]
fbD[18] = BIDIR(A1L221);


--fbD[17] is fbD[17]
fbD[17] = BIDIR(A1L218);


--fbD[16] is fbD[16]
fbD[16] = BIDIR(A1L215);


--fbD[15] is fbD[15]
fbD[15] = BIDIR(A1L212);


--fbD[14] is fbD[14]
fbD[14] = BIDIR(A1L209);


--fbD[13] is fbD[13]
fbD[13] = BIDIR(A1L206);


--fbD[12] is fbD[12]
fbD[12] = BIDIR(A1L203);


--fbD[11] is fbD[11]
fbD[11] = BIDIR(A1L200);


--fbD[10] is fbD[10]
fbD[10] = BIDIR(A1L197);


--fbD[9] is fbD[9]
fbD[9] = BIDIR(A1L194);


--fbD[8] is fbD[8]
fbD[8] = BIDIR(A1L191);


--fbD[7] is fbD[7]
fbD[7] = BIDIR(A1L188);


--fbD[6] is fbD[6]
fbD[6] = BIDIR(A1L185);


--fbD[5] is fbD[5]
fbD[5] = BIDIR(A1L182);


--fbD[4] is fbD[4]
fbD[4] = BIDIR(A1L179);


--fbD[3] is fbD[3]
fbD[3] = BIDIR(A1L176);


--fbD[2] is fbD[2]
fbD[2] = BIDIR(A1L173);


--fbD[1] is fbD[1]
fbD[1] = BIDIR(A1L170);


--fbD[0] is fbD[0]
fbD[0] = BIDIR(A1L167);


--inst44 is inst44
inst44 = DFFEAS(inst6, GLOBAL(CLK40),  ,  ,  ,  ,  ,  ,  );


--G1_STATE_CHANGE is ddlctrlr:inst20|STATE_CHANGE
G1_STATE_CHANGE = DFFEAS(G1L299, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_SEL_FUNCTION is ddlctrlr:inst20|SEL_FUNCTION
G1_SEL_FUNCTION = DFFEAS(G1L282, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_STATEWR_2A is ddlctrlr:inst20|STATEWR_2A
G1_STATEWR_2A = DFFEAS(G1_STATEWR_2, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_LOOP_DATA_WAIT is ddlctrlr:inst20|LOOP_DATA_WAIT
G1_LOOP_DATA_WAIT = DFFEAS(G1L92, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_CLMN_READ_END is ddlctrlr:inst20|CLMN_READ_END
G1_CLMN_READ_END = DFFEAS(G1L27, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_SEL_COLUMN is ddlctrlr:inst20|SEL_COLUMN
G1_SEL_COLUMN = DFFEAS(G1L280, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_STATE_CHANGE1 is ddlctrlr:inst20|STATE_CHANGE1
G1_STATE_CHANGE1 = DFFEAS(G1L8, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_LOOP_DATA is ddlctrlr:inst20|LOOP_DATA
G1_LOOP_DATA = DFFEAS(G1L201, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_INCREMENT_COLUMN is ddlctrlr:inst20|INCREMENT_COLUMN
G1_INCREMENT_COLUMN = DFFEAS(G1L7, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_OPEN_DATA2 is ddlctrlr:inst20|OPEN_DATA2
G1_OPEN_DATA2 = DFFEAS(G1_OPEN_DATA1, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_IDLE_LOCAL is ddlctrlr:inst20|IDLE_LOCAL
G1_IDLE_LOCAL = DFFEAS(G1L163, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_SEND_END is ddlctrlr:inst20|SEND_END
G1_SEND_END = DFFEAS(G1L288, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_INCREMENT_COLUMN2 is ddlctrlr:inst20|INCREMENT_COLUMN2
G1_INCREMENT_COLUMN2 = DFFEAS(G1_INCREMENT_COLUMN, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_SEND_END1 is ddlctrlr:inst20|SEND_END1
G1_SEND_END1 = DFFEAS(G1_SEND_END, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_WORD_NMBER_COMP[6] is ddlctrlr:inst20|WORD_NMBER_COMP[6]
G1_WORD_NMBER_COMP[6] = DFFEAS(G1L230, !WB1__clk2, !G1_CLMN_READ_END,  , G1L345,  ,  ,  ,  );


--G1_WRD_NMBER[6] is ddlctrlr:inst20|WRD_NMBER[6]
G1_WRD_NMBER[6] = DFFEAS(A1L270, WB1__clk1, !G1_CLMN_READ_END,  , G1_CLMN_READ_STATUS1,  ,  ,  ,  );


--G1_WORD_NMBER_COMP[5] is ddlctrlr:inst20|WORD_NMBER_COMP[5]
G1_WORD_NMBER_COMP[5] = DFFEAS(G1L226, !WB1__clk2, !G1_CLMN_READ_END,  , G1L345,  ,  ,  ,  );


--G1_WRD_NMBER[5] is ddlctrlr:inst20|WRD_NMBER[5]
G1_WRD_NMBER[5] = DFFEAS(A1L271, WB1__clk1, !G1_CLMN_READ_END,  , G1_CLMN_READ_STATUS1,  ,  ,  ,  );


--G1_WORD_NMBER_COMP[3] is ddlctrlr:inst20|WORD_NMBER_COMP[3]
G1_WORD_NMBER_COMP[3] = DFFEAS(G1L218, !WB1__clk2, !G1_CLMN_READ_END,  , G1L345,  ,  ,  ,  );


--G1_WRD_NMBER[3] is ddlctrlr:inst20|WRD_NMBER[3]
G1_WRD_NMBER[3] = DFFEAS(A1L273, WB1__clk1, !G1_CLMN_READ_END,  , G1_CLMN_READ_STATUS1,  ,  ,  ,  );


--G1_WORD_NMBER_COMP[9] is ddlctrlr:inst20|WORD_NMBER_COMP[9]
G1_WORD_NMBER_COMP[9] = DFFEAS(G1L242, !WB1__clk2, !G1_CLMN_READ_END,  , G1L345,  ,  ,  ,  );


--G1_WRD_NMBER[9] is ddlctrlr:inst20|WRD_NMBER[9]
G1_WRD_NMBER[9] = DFFEAS(A1L267, WB1__clk1, !G1_CLMN_READ_END,  , G1_CLMN_READ_STATUS1,  ,  ,  ,  );


--G1_WORD_NMBER_COMP[8] is ddlctrlr:inst20|WORD_NMBER_COMP[8]
G1_WORD_NMBER_COMP[8] = DFFEAS(G1L238, !WB1__clk2, !G1_CLMN_READ_END,  , G1L345,  ,  ,  ,  );


--G1_WRD_NMBER[8] is ddlctrlr:inst20|WRD_NMBER[8]
G1_WRD_NMBER[8] = DFFEAS(A1L268, WB1__clk1, !G1_CLMN_READ_END,  , G1_CLMN_READ_STATUS1,  ,  ,  ,  );


--G1_WORD_NMBER_COMP[4] is ddlctrlr:inst20|WORD_NMBER_COMP[4]
G1_WORD_NMBER_COMP[4] = DFFEAS(G1L222, !WB1__clk2, !G1_CLMN_READ_END,  , G1L345,  ,  ,  ,  );


--G1_WRD_NMBER[4] is ddlctrlr:inst20|WRD_NMBER[4]
G1_WRD_NMBER[4] = DFFEAS(A1L272, WB1__clk1, !G1_CLMN_READ_END,  , G1_CLMN_READ_STATUS1,  ,  ,  ,  );


--G1_WORD_NMBER_COMP[2] is ddlctrlr:inst20|WORD_NMBER_COMP[2]
G1_WORD_NMBER_COMP[2] = DFFEAS(G1L214, !WB1__clk2, !G1_CLMN_READ_END,  , G1L345,  ,  ,  ,  );


--G1_WRD_NMBER[2] is ddlctrlr:inst20|WRD_NMBER[2]
G1_WRD_NMBER[2] = DFFEAS(A1L274, WB1__clk1, !G1_CLMN_READ_END,  , G1_CLMN_READ_STATUS1,  ,  ,  ,  );


--G1_WORD_NMBER_COMP[0] is ddlctrlr:inst20|WORD_NMBER_COMP[0]
G1_WORD_NMBER_COMP[0] = DFFEAS(G1L206, !WB1__clk2, !G1_CLMN_READ_END,  , G1L345,  ,  ,  ,  );


--G1_WRD_NMBER[0] is ddlctrlr:inst20|WRD_NMBER[0]
G1_WRD_NMBER[0] = DFFEAS(A1L276, WB1__clk1, !G1_CLMN_READ_END,  , G1_CLMN_READ_STATUS1,  ,  ,  ,  );


--G1_WORD_NMBER_COMP[7] is ddlctrlr:inst20|WORD_NMBER_COMP[7]
G1_WORD_NMBER_COMP[7] = DFFEAS(G1L234, !WB1__clk2, !G1_CLMN_READ_END,  , G1L345,  ,  ,  ,  );


--G1_WRD_NMBER[7] is ddlctrlr:inst20|WRD_NMBER[7]
G1_WRD_NMBER[7] = DFFEAS(A1L269, WB1__clk1, !G1_CLMN_READ_END,  , G1_CLMN_READ_STATUS1,  ,  ,  ,  );


--G1_WORD_NMBER_COMP[1] is ddlctrlr:inst20|WORD_NMBER_COMP[1]
G1_WORD_NMBER_COMP[1] = DFFEAS(G1L210, !WB1__clk2, !G1_CLMN_READ_END,  , G1L345,  ,  ,  ,  );


--G1_WRD_NMBER[1] is ddlctrlr:inst20|WRD_NMBER[1]
G1_WRD_NMBER[1] = DFFEAS(A1L275, WB1__clk1, !G1_CLMN_READ_END,  , G1_CLMN_READ_STATUS1,  ,  ,  ,  );


--inst30 is inst30
inst30 = DFFEAS(fiLFn, WB1__clk2,  ,  ,  ,  ,  ,  ,  );


--L0_EXT is L0_EXT
L0_EXT = INPUT();


--inst21 is inst21
inst21 = DFFEAS(inst13, WB1__clk1,  ,  ,  ,  ,  ,  ,  );


--RESETn is RESETn
RESETn = INPUT();


--G1_STRD_WAIT_STATE2 is ddlctrlr:inst20|STRD_WAIT_STATE2
G1_STRD_WAIT_STATE2 = DFFEAS(G1L6, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_FE_REG[24] is ddlctrlr:inst20|FE_REG[24]
G1_FE_REG[24] = DFFEAS(A1L268, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1_FE_REG[26] is ddlctrlr:inst20|FE_REG[26]
G1_FE_REG[26] = DFFEAS(A1L266, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1_FE_REG[23] is ddlctrlr:inst20|FE_REG[23]
G1_FE_REG[23] = DFFEAS(A1L269, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1_FE_REG[22] is ddlctrlr:inst20|FE_REG[22]
G1_FE_REG[22] = DFFEAS(A1L270, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1_FE_REG[27] is ddlctrlr:inst20|FE_REG[27]
G1_FE_REG[27] = DFFEAS(A1L265, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1_FE_REG[25] is ddlctrlr:inst20|FE_REG[25]
G1_FE_REG[25] = DFFEAS(A1L267, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1L9 is ddlctrlr:inst20|_~1952
G1L9 = !G1_FE_REG[25] & ( !G1_FE_REG[26] & !G1_FE_REG[23] & !G1_FE_REG[22] & !G1_FE_REG[27] );


--G1_FE_REG[21] is ddlctrlr:inst20|FE_REG[21]
G1_FE_REG[21] = DFFEAS(A1L271, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1L10 is ddlctrlr:inst20|_~1953
G1L10 = !G1_FE_REG[23] & G1_FE_REG[22] & G1_FE_REG[21];


--G1L196 is ddlctrlr:inst20|LOCAL_CYCLE_START~72
G1L196 = G1_STRD_WAIT_STATE2 & !G1L9 & !G1L10;


--C1_inst5 is LHCBUNCH:inst|inst5
C1_inst5 = DFFEAS(C1L3, WB1__clk0,  ,  ,  ,  ,  ,  ,  );


--C1_inst7 is LHCBUNCH:inst|inst7
C1_inst7 = DFFEAS(C1L6, WB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_BLOCK_WRITE_LOOP is ddlctrlr:inst20|BLOCK_WRITE_LOOP
G1_BLOCK_WRITE_LOOP = DFFEAS(G1L45, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_BLOCK_WRITE_FIFO_COMPARE is ddlctrlr:inst20|BLOCK_WRITE_FIFO_COMPARE
G1_BLOCK_WRITE_FIFO_COMPARE = DFFEAS(G1_WR_FIFO, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L11 is ddlctrlr:inst20|_~1954
G1L11 = !T3L28Q & !A1L271 & (!T3L19Q $ A1L274) # T3L28Q & A1L271 & (!T3L19Q $ A1L274);


--G1L12 is ddlctrlr:inst20|_~1955
G1L12 = G1L11 & ( A1L161 & A1L294 & (!T3L2Q $ A1L280) );


--G1L13 is ddlctrlr:inst20|_~1956
G1L13 = !T3L24Q & !A1L272 & (!T3L13Q $ A1L276) # T3L24Q & A1L272 & (!T3L13Q $ A1L276);


--G1L14 is ddlctrlr:inst20|_~1957
G1L14 = !T3L10Q & !A1L277 & (!T3L4Q $ A1L279) # T3L10Q & A1L277 & (!T3L4Q $ A1L279);


--G1L15 is ddlctrlr:inst20|_~1958
G1L15 = A1L275 & A1L273 & ( T3L22Q & T3L16Q & (!T3L7Q $ A1L278) ) # !A1L275 & A1L273 & ( T3L22Q & !T3L16Q & (!T3L7Q $ A1L278) ) # A1L275 & !A1L273 & ( !T3L22Q & T3L16Q & (!T3L7Q $ A1L278) ) # !A1L275 & !A1L273 & ( !T3L22Q & !T3L16Q & (!T3L7Q $ A1L278) );


--G1L16 is ddlctrlr:inst20|_~1959
G1L16 = G1L12 & G1L13 & G1L14 & G1L15;


--G1_fo_BSYn is ddlctrlr:inst20|fo_BSYn
G1_fo_BSYn = G1_BLOCK_WRITE_FIFO_COMPARE & G1L16 # G1_BLOCK_WRITE_LOOP;


--TB1_dffe5 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe5
TB1_dffe5 = DFFEAS(TB1L18, GLOBAL(CLK40), inst44,  ,  ,  ,  ,  ,  );


--G1_DATA_LOOP is ddlctrlr:inst20|DATA_LOOP
G1_DATA_LOOP = DFFEAS(G1_DATA_WR3, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_DATA_WR1 is ddlctrlr:inst20|DATA_WR1
G1_DATA_WR1 = DFFEAS(G1L86, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_DATA_WR2 is ddlctrlr:inst20|DATA_WR2
G1_DATA_WR2 = DFFEAS(G1_DATA_WR1, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_DATA_WR3 is ddlctrlr:inst20|DATA_WR3
G1_DATA_WR3 = DFFEAS(G1_DATA_WR2, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1L176 is ddlctrlr:inst20|LOC_Rn/W~7
G1L176 = !G1_DATA_LOOP & !G1_DATA_WR1 & !G1_DATA_WR2 & !G1_DATA_WR3;


--G1_STATEWR_1 is ddlctrlr:inst20|STATEWR_1
G1_STATEWR_1 = DFFEAS(G1L301, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_STATEWR_2 is ddlctrlr:inst20|STATEWR_2
G1_STATEWR_2 = DFFEAS(G1_STATEWR_1, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_LOC_Rn/W is ddlctrlr:inst20|LOC_Rn/W
G1_LOC_Rn/W = !G1L176 # G1_STATEWR_2 # G1_STATEWR_1 # G1_STATEWR_2A;


--G1_DATA_CONF1 is ddlctrlr:inst20|DATA_CONF1
G1_DATA_CONF1 = DFFEAS(G1_DATA_CONF, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_DATA_CONF2 is ddlctrlr:inst20|DATA_CONF2
G1_DATA_CONF2 = DFFEAS(G1_DATA_CONF1, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_STATUS_READ1 is ddlctrlr:inst20|STATUS_READ1
G1_STATUS_READ1 = DFFEAS(G1_STATE_CHANGE2, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_STATUS_READ2 is ddlctrlr:inst20|STATUS_READ2
G1_STATUS_READ2 = DFFEAS(G1_STATUS_READ1, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_COLUMN_NMBER[3] is ddlctrlr:inst20|COLUMN_NMBER[3]
G1_COLUMN_NMBER[3] = DFFEAS(G1L202, WB1__clk2, !G1L74,  , G1_INCREMENT_COLUMN,  ,  ,  ,  );


--G1_OPEN_DATA is ddlctrlr:inst20|OPEN_DATA
G1_OPEN_DATA = DFFEAS(G1_CLMN_READ_STATUS1, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_CLMN_READ_STATUS is ddlctrlr:inst20|CLMN_READ_STATUS
G1_CLMN_READ_STATUS = DFFEAS(G1_INCREMENT_COLUMN2, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_CLMN_READ_STATUS1 is ddlctrlr:inst20|CLMN_READ_STATUS1
G1_CLMN_READ_STATUS1 = DFFEAS(G1_CLMN_READ_STATUS, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_COLUMN_NMBER[2] is ddlctrlr:inst20|COLUMN_NMBER[2]
G1_COLUMN_NMBER[2] = DFFEAS(G1L203, WB1__clk2, !G1L74,  , G1_INCREMENT_COLUMN,  ,  ,  ,  );


--G1_COLUMN_NMBER[1] is ddlctrlr:inst20|COLUMN_NMBER[1]
G1_COLUMN_NMBER[1] = DFFEAS(G1L204, WB1__clk2, !G1L74,  , G1_INCREMENT_COLUMN,  ,  ,  ,  );


--G1_COLUMN_NMBER[0] is ddlctrlr:inst20|COLUMN_NMBER[0]
G1_COLUMN_NMBER[0] = DFFEAS(G1L70, WB1__clk2, !G1L74,  , G1_INCREMENT_COLUMN,  ,  ,  ,  );


--G1_DATA_CONF3 is ddlctrlr:inst20|DATA_CONF3
G1_DATA_CONF3 = DFFEAS(G1_DATA_CONF2, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_FE_REG[30] is ddlctrlr:inst20|FE_REG[30]
G1_FE_REG[30] = DFFEAS(A1L262, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1_DATA_CONF is ddlctrlr:inst20|DATA_CONF
G1_DATA_CONF = DFFEAS(G1L19, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_FE_REG[29] is ddlctrlr:inst20|FE_REG[29]
G1_FE_REG[29] = DFFEAS(A1L263, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1_STATE_CHANGE2 is ddlctrlr:inst20|STATE_CHANGE2
G1_STATE_CHANGE2 = DFFEAS(G1_STATE_CHANGE1, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--G1_FE_REG[28] is ddlctrlr:inst20|FE_REG[28]
G1_FE_REG[28] = DFFEAS(A1L264, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--CLK40DES1 is CLK40DES1
CLK40DES1 = INPUT();


--inst6 is inst6
inst6 = DFFEAS(NIM_SPARE, GLOBAL(CLK40),  ,  ,  ,  ,  ,  ,  );


--G1L299 is ddlctrlr:inst20|STATE_CHANGE~2
G1L299 = G1_FE_REG[28] & ( G1_SEL_FUNCTION & !G1_FE_REG[30] & !G1_FE_REG[29] # G1_STATEWR_2A ) # !G1_FE_REG[28] & ( G1_STATEWR_2A );


--G1_LOCAL_START is ddlctrlr:inst20|LOCAL_START
G1_LOCAL_START = DFFEAS(G1L198, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L282 is ddlctrlr:inst20|SEL_FUNCTION~2
G1L282 = G1_LOCAL_START & ( !G1_IDLE_LOCAL # G1_SEL_FUNCTION & !G1_FE_REG[30] & !G1_FE_REG[28] ) # !G1_LOCAL_START & ( G1_SEL_FUNCTION & !G1_FE_REG[30] & !G1_FE_REG[28] );


--G1L17 is ddlctrlr:inst20|_~1960
G1L17 = G1_COLUMN_NMBER[3] & !G1_COLUMN_NMBER[2] & !G1_COLUMN_NMBER[1] & !G1_COLUMN_NMBER[0];


--G1_LOC_DATA_LOOP is ddlctrlr:inst20|LOC_DATA_LOOP
G1_LOC_DATA_LOOP = DFFEAS(G1L174, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L49 is ddlctrlr:inst20|CLEAR_COLUMN~19
G1L49 = !G1_IDLE_LOCAL & !G1_LOCAL_START & G1_LOC_DATA_LOOP;


--G1L280 is ddlctrlr:inst20|SEL_COLUMN~39
G1L280 = G1L49 # !G1L49 & ( !G1_CLMN_READ_END & G1_SEL_COLUMN & !inst30 # G1_CLMN_READ_END & (!G1L17 # G1_SEL_COLUMN & !inst30) );


--G1_READ_STATUS is ddlctrlr:inst20|READ_STATUS
G1_READ_STATUS = DFFEAS(G1L275, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L8 is ddlctrlr:inst20|_~391
G1L8 = G1_STATE_CHANGE & G1_READ_STATUS;


--G1L201 is ddlctrlr:inst20|LOOP_DATA~35
G1L201 = !inst30 & (G1_LOOP_DATA # G1_LOOP_DATA_WAIT) # G1_OPEN_DATA2;


--G1L7 is ddlctrlr:inst20|_~351
G1L7 = G1_SEL_COLUMN & inst30;


--G1_OPEN_DATA1 is ddlctrlr:inst20|OPEN_DATA1
G1_OPEN_DATA1 = DFFEAS(G1_OPEN_DATA, WB1__clk2, inst44,  ,  ,  ,  ,  ,  );


--QB1_state_empty is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|state_empty
QB1_state_empty = DFFEAS(QB1L10, G1L153,  ,  ,  ,  ,  ,  ,  );


--G1L18 is ddlctrlr:inst20|_~1961
G1L18 = G1_DATA_LOOP & !QB1_state_empty;


--G1L163 is ddlctrlr:inst20|IDLE_LOCAL~2
G1L163 = G1_LOC_DATA_LOOP & !G1L18 & ( !G1_SEND_END1 ) # !G1_LOC_DATA_LOOP & !G1L18 & ( !G1_SEND_END1 & (G1_LOCAL_START # G1_BLOCK_WRITE_LOOP # G1_IDLE_LOCAL) );


--G1L288 is ddlctrlr:inst20|SEND_END~2
G1L288 = G1_READ_STATUS & ( G1_CLMN_READ_END & G1L17 # G1_STATUS_READ2 ) # !G1_READ_STATUS & ( G1_CLMN_READ_END & G1L17 # G1_STATUS_READ2 # G1_STATE_CHANGE );


--fiLFn is fiLFn
fiLFn = INPUT();


--G1_BLOCK_READ_WAIT3 is ddlctrlr:inst20|BLOCK_READ_WAIT3
G1_BLOCK_READ_WAIT3 = DFFEAS(G1L5, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_BLOCK_READ_END is ddlctrlr:inst20|BLOCK_READ_END
G1_BLOCK_READ_END = DFFEAS(G1_BLOCK_READ_WAIT3, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_BLOCK_READ_WAIT2 is ddlctrlr:inst20|BLOCK_READ_WAIT2
G1_BLOCK_READ_WAIT2 = DFFEAS(G1L4, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_BLOCK_READ_STATE1 is ddlctrlr:inst20|BLOCK_READ_STATE1
G1_BLOCK_READ_STATE1 = DFFEAS(G1L34, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_BLOCK_WRITE_START is ddlctrlr:inst20|BLOCK_WRITE_START
G1_BLOCK_WRITE_START = DFFEAS(G1L48, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_BLOCK_READ_START is ddlctrlr:inst20|BLOCK_READ_START
G1_BLOCK_READ_START = DFFEAS(G1L32, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_BLOCK_READ_WAIT1 is ddlctrlr:inst20|BLOCK_READ_WAIT1
G1_BLOCK_READ_WAIT1 = DFFEAS(G1L36, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_BLOCK_WRITE_FIFO is ddlctrlr:inst20|BLOCK_WRITE_FIFO
G1_BLOCK_WRITE_FIFO = DFFEAS(G1L43, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L310 is ddlctrlr:inst20|STRD_DIR_WAIT~47
G1L310 = !G1_BLOCK_WRITE_FIFO & ( !G1_BLOCK_WRITE_FIFO_COMPARE & !G1_BLOCK_WRITE_START & !G1_BLOCK_READ_START & !G1_BLOCK_READ_WAIT1 );


--G1L151 is ddlctrlr:inst20|FIFO_CLK~85
G1L151 = G1L310 & ( !G1_BLOCK_READ_WAIT3 & !G1_BLOCK_READ_END & !G1_BLOCK_READ_WAIT2 & !G1_BLOCK_READ_STATE1 );


--G1L152 is ddlctrlr:inst20|FIFO_CLK~86
G1L152 = !G1_DATA_CONF & ( !G1_BLOCK_WRITE_LOOP & !G1_DATA_CONF1 & !G1_DATA_CONF2 & !G1_DATA_CONF3 );


--G1L153 is ddlctrlr:inst20|FIFO_CLK~87
G1L153 = G1L152 & ( !WB1__clk0 & (!G1L151 # !WB1__clk2 & !G1L176) # WB1__clk0 & !WB1__clk2 & !G1L176 ) # !G1L152 & ( !WB1__clk2 # !WB1__clk0 & !G1L151 );


--QB1_state_full is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|state_full
QB1_state_full = DFFEAS(QB1L12, G1L153,  ,  ,  ,  ,  ,  ,  );


--G1L332 is ddlctrlr:inst20|WR_FIFO~54
G1L332 = A1L161 & !A1L294 & G1_BLOCK_WRITE_FIFO;


--G1_WR_FIFO is ddlctrlr:inst20|WR_FIFO
G1_WR_FIFO = G1L15 & G1L332 # !G1L15 & G1L332 # G1L15 & !G1L332 & ( G1_BLOCK_WRITE_FIFO_COMPARE & (!G1L12 # !G1L13 # !G1L14) ) # !G1L15 & !G1L332 & ( G1_BLOCK_WRITE_FIFO_COMPARE );


--PB1_valid_wreq is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|valid_wreq
PB1_valid_wreq = !QB1_state_full & G1_WR_FIFO;


--T3L8 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[2]~181
T3L8 = !T3L2Q & !T3L4Q & !PB1_valid_wreq & !T3L7Q # T3L2Q & T3L4Q & PB1_valid_wreq & T3L7Q;


--T3L14 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[4]~182
T3L14 = T3L8 & (!T3L10Q & !PB1_valid_wreq & !T3L13Q # T3L10Q & PB1_valid_wreq & T3L13Q);


--T3L20 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[6]~183
T3L20 = T3L14 & (!T3L16Q & !PB1_valid_wreq & !T3L19Q # T3L16Q & PB1_valid_wreq & T3L19Q);


--T3L25 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[8]~184
T3L25 = T3L20 & (!T3L22Q & !PB1_valid_wreq & !T3L24Q # T3L22Q & PB1_valid_wreq & T3L24Q);


--PB1_valid_rreq is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|valid_rreq
PB1_valid_rreq = QB1_state_empty & (G1_BLOCK_READ_STATE1 # G1_DATA_WR3);


--T3L1 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|_~21
T3L1 = !PB1_valid_rreq $ (!G1_WR_FIFO # QB1_state_full) # G1_BLOCK_WRITE_START;


--T3L26 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[8]~189
T3L26 = !T3L24Q $ (!T3L20 # !PB1_valid_wreq $ !T3L22Q);


--T3L5 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[1]~190
T3L5 = !T3L2Q & !T3L4Q & (!G1_WR_FIFO # QB1_state_full) # T3L2Q & G1_WR_FIFO & !QB1_state_full & T3L4Q;


--T3L11 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[3]~191
T3L11 = T3L5 & (!T3L7Q & !PB1_valid_wreq & !T3L10Q # T3L7Q & PB1_valid_wreq & T3L10Q);


--T3L17 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[5]~192
T3L17 = T3L11 & (!T3L13Q & !PB1_valid_wreq & !T3L16Q # T3L13Q & PB1_valid_wreq & T3L16Q);


--T3L23 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[7]~193
T3L23 = !T3L22Q $ (!T3L17 # !PB1_valid_wreq $ !T3L19Q);


--T3L21 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[6]~194
T3L21 = !T3L19Q $ (!T3L14 # !PB1_valid_wreq $ !T3L16Q);


--T3L18 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[5]~195
T3L18 = !T3L16Q $ (!T3L11 # !PB1_valid_wreq $ !T3L13Q);


--T3L15 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[4]~196
T3L15 = !T3L13Q $ (!T3L8 # !PB1_valid_wreq $ !T3L10Q);


--T3L12 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[3]~197
T3L12 = !T3L10Q $ (!T3L5 # !PB1_valid_wreq $ !T3L7Q);


--T3L9 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[2]~198
T3L9 = !T3L7Q $ (!T3L2Q & (T3L4Q # PB1_valid_wreq) # T3L2Q & (!PB1_valid_wreq # !T3L4Q));


--T3L6 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[1]~199
T3L6 = !T3L2Q $ !T3L4Q $ (!G1_WR_FIFO # QB1_state_full);


--inst13 is inst13
inst13 = DFFEAS(inst15, WB1__clk1,  ,  ,  ,  ,  ,  ,  );


--G1_WAIT_STATE1 is ddlctrlr:inst20|WAIT_STATE1
G1_WAIT_STATE1 = DFFEAS(G1L318, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--fiBENn is fiBENn
fiBENn = INPUT();


--G1L6 is ddlctrlr:inst20|_~261
G1L6 = G1_WAIT_STATE1 & !fiBENn;


--G1_WRITE_fbTEN_pulse is ddlctrlr:inst20|WRITE_fbTEN_pulse
G1_WRITE_fbTEN_pulse = DFFEAS(VCC, G1L346, !G1_READ_PULSE_fbTEN,  ,  ,  ,  ,  ,  );


--G1_READ_DATA_TRANSFER is ddlctrlr:inst20|READ_DATA_TRANSFER
G1_READ_DATA_TRANSFER = DFFEAS(G1L264, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L291 is ddlctrlr:inst20|SIU_TRI_ctrl~258
G1L291 = G1_READ_DATA_TRANSFER & (G1_WRITE_fbTEN_pulse # G1_SEND_END1);


--J1_HEADER_END is header:inst39|HEADER_END
J1_HEADER_END = DFFEAS(J1_HEADER_WRD7, WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_READ_WAITFORHEADER is ddlctrlr:inst20|READ_WAITFORHEADER
G1_READ_WAITFORHEADER = DFFEAS(G1_READ_HEADER_START, !WB1__clk0, inst44,  , J1L66,  ,  ,  ,  );


--G1_CONFIG_REG[3] is ddlctrlr:inst20|CONFIG_REG[3]
G1_CONFIG_REG[3] = DFFEAS(G1_FE_REG[15], WB1__clk0, inst44,  , G1L50,  ,  ,  ,  );


--G1_CONFIG_REG[1] is ddlctrlr:inst20|CONFIG_REG[1]
G1_CONFIG_REG[1] = DFFEAS(G1_FE_REG[13], WB1__clk0, inst44,  , G1L50,  ,  ,  ,  );


--G1_CONFIG_REG[2] is ddlctrlr:inst20|CONFIG_REG[2]
G1_CONFIG_REG[2] = DFFEAS(G1_FE_REG[14], WB1__clk0, inst44,  , G1L50,  ,  ,  ,  );


--G1_CONFIG_REG[0] is ddlctrlr:inst20|CONFIG_REG[0]
G1_CONFIG_REG[0] = DFFEAS(G1_FE_REG[12], WB1__clk0, inst44,  , G1L50,  ,  ,  ,  );


--G1L104 is ddlctrlr:inst20|DISABLE_L2~0
G1L104 = G1_CONFIG_REG[3] & G1_CONFIG_REG[1] & G1_CONFIG_REG[2] & G1_CONFIG_REG[0];


--G1L262 is ddlctrlr:inst20|READ_DATA_STATE~18
G1L262 = !G1_BLOCK_READ_WAIT2 & J1_HEADER_END & G1_READ_WAITFORHEADER # G1_BLOCK_READ_WAIT2 & (J1_HEADER_END & G1_READ_WAITFORHEADER # G1L104);


--G1_READ_L2A_WAITING is ddlctrlr:inst20|READ_L2A_WAITING
G1_READ_L2A_WAITING = DFFEAS(G1L271, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_ENA_L2LOOP is ddlctrlr:inst20|ENA_L2LOOP
G1_ENA_L2LOOP = DFFEAS(G1L106, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--L2_EXT is L2_EXT
L2_EXT = INPUT();


--G1L292 is ddlctrlr:inst20|SIU_TRI_ctrl~259
G1L292 = G1_READ_L2A_WAITING & G1_ENA_L2LOOP & L2_EXT;


--G1L293 is ddlctrlr:inst20|SIU_TRI_ctrl~260
G1L293 = G1_READ_L2A_WAITING & (!G1_ENA_L2LOOP # !L2_EXT);


--G1L294 is ddlctrlr:inst20|SIU_TRI_ctrl~261
G1L294 = fiBENn & G1L293;


--G1_READ_WAIT_FOR_EOBTR is ddlctrlr:inst20|READ_WAIT_FOR_EOBTR
G1_READ_WAIT_FOR_EOBTR = DFFEAS(G1L277, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_BLOCK_WRITE_END is ddlctrlr:inst20|BLOCK_WRITE_END
G1_BLOCK_WRITE_END = DFFEAS(G1L40, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_BLOCK_EOBTR is ddlctrlr:inst20|BLOCK_EOBTR
G1_BLOCK_EOBTR = DFFEAS(G1L29, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L311 is ddlctrlr:inst20|STRD_DIR_WAIT~48
G1L311 = !G1_READ_WAIT_FOR_EOBTR & !G1_BLOCK_WRITE_END & !G1_BLOCK_EOBTR;


--G1_STRD_DIR_WAIT is ddlctrlr:inst20|STRD_DIR_WAIT
G1_STRD_DIR_WAIT = DFFEAS(G1L309, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_READ_PEDLOOP is ddlctrlr:inst20|READ_PEDLOOP
G1_READ_PEDLOOP = DFFEAS(G1_READ_EOB1, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L312 is ddlctrlr:inst20|STRD_DIR_WAIT~49
G1L312 = !G1_WAIT_STATE1 & G1L311 & !G1_STRD_DIR_WAIT & !G1_READ_PEDLOOP;


--G1_IDLE_RCB is ddlctrlr:inst20|IDLE_RCB
G1_IDLE_RCB = DFFEAS(G1L166, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_READ_DIR_WAIT is ddlctrlr:inst20|READ_DIR_WAIT
G1_READ_DIR_WAIT = DFFEAS(G1L266, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_READ_BEN_WAIT is ddlctrlr:inst20|READ_BEN_WAIT
G1_READ_BEN_WAIT = DFFEAS(G1L260, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L313 is ddlctrlr:inst20|STRD_DIR_WAIT~50
G1L313 = !G1_READ_BEN_WAIT & ( !G1_BLOCK_WRITE_LOOP & G1L310 & G1_IDLE_RCB & !G1_READ_DIR_WAIT );


--G1L295 is ddlctrlr:inst20|SIU_TRI_ctrl~262
G1L295 = G1L312 & G1L313 # !G1L312 & G1L313 & ( G1L294 # G1L292 # G1L262 # G1L291 ) # G1L312 & !G1L313 & ( G1L294 # G1L292 # G1L262 # G1L291 ) # !G1L312 & !G1L313 & ( G1L294 # G1L292 # G1L262 # G1L291 );


--G1L149 is ddlctrlr:inst20|FE_REG[31]~0
G1L149 = !A1L161 & !A1L294 & !G1L295;


--C1L3 is LHCBUNCH:inst|inst5~20
C1L3 = !C1_inst5 & L0_EXT # C1_inst5 & (!T4L107Q);


--G1L45 is ddlctrlr:inst20|BLOCK_WRITE_LOOP~30
G1L45 = !G1_STRD_WAIT_STATE2 & (G1_BLOCK_WRITE_LOOP & !G1L18) # G1_STRD_WAIT_STATE2 & (G1_BLOCK_WRITE_LOOP & !G1L18 # G1L10);


--TB1_dffe9 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe9
TB1_dffe9 = DFFEAS(TB1L26, GLOBAL(CLK40), inst44,  ,  ,  ,  ,  ,  );


--TB1_dffe10 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe10
TB1_dffe10 = DFFEAS(TB1L28, GLOBAL(CLK40), inst44,  ,  ,  ,  ,  ,  );


--TB1_dffe7 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe7
TB1_dffe7 = DFFEAS(TB1_dffe6, GLOBAL(CLK40), inst44,  ,  ,  ,  ,  ,  );


--TB1_dffe6 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe6
TB1_dffe6 = DFFEAS(TB1_w329w, GLOBAL(CLK40), inst44,  ,  ,  ,  ,  ,  );


--TB1_dffe8 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe8
TB1_dffe8 = DFFEAS(TB1L23, GLOBAL(CLK40), inst44,  ,  ,  ,  ,  ,  );


--read_param is read_param
read_param = INPUT();


--CLK40DES1_3 is CLK40DES1_3
CLK40DES1_3 = INPUT();


--G1L86 is ddlctrlr:inst20|DATA_WR1~2
G1L86 = G1_DATA_LOOP & QB1_state_empty # G1_DATA_CONF3;


--G1L301 is ddlctrlr:inst20|STATEWR_1~70
G1L301 = G1_SEL_FUNCTION & (G1_FE_REG[29] & G1_FE_REG[28] # G1_FE_REG[30]);


--G1L202 is ddlctrlr:inst20|op_2~110
G1L202 = !G1_COLUMN_NMBER[3] $ (!G1_COLUMN_NMBER[2] # !G1_COLUMN_NMBER[1] # !G1_COLUMN_NMBER[0]);


--G1L74 is ddlctrlr:inst20|COLUMN_NMBER[3]~49
G1L74 = !inst44 # G1L49 # G1_SEND_END1;


--G1L203 is ddlctrlr:inst20|op_2~111
G1L203 = !G1_COLUMN_NMBER[2] $ (!G1_COLUMN_NMBER[1] # !G1_COLUMN_NMBER[0]);


--G1L204 is ddlctrlr:inst20|op_2~112
G1L204 = !G1_COLUMN_NMBER[1] $ !G1_COLUMN_NMBER[0];


--G1L19 is ddlctrlr:inst20|_~1962
G1L19 = !G1_IDLE_LOCAL & G1_BLOCK_WRITE_LOOP & !G1_LOCAL_START & !G1_LOC_DATA_LOOP;


--TB1L34 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|rublock_clock~0
TB1L34 = TB1_dffe5 & !GLOBAL(CLK40);


--TB1_dffe4a[0] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[0]
TB1_dffe4a[0] = DFFEAS(TB1_dffe4a[1], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--TB1_dffe19a[0] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe19a[0]
TB1_dffe19a[0] = DFFEAS(param[0], GLOBAL(CLK40), inst44,  , TB1_w329w,  ,  ,  ,  );


--TB1_dffe19a[2] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe19a[2]
TB1_dffe19a[2] = DFFEAS(param[2], GLOBAL(CLK40), inst44,  , TB1_w329w,  ,  ,  ,  );


--TB1_dffe19a[1] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe19a[1]
TB1_dffe19a[1] = DFFEAS(param[1], GLOBAL(CLK40), inst44,  , TB1_w329w,  ,  ,  ,  );


--TB1_dffe18 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe18
TB1_dffe18 = DFFEAS(TB1_wire_sd1_regout, GLOBAL(CLK40), inst44,  ,  ,  ,  ,  ,  );


--NIM_SPARE is NIM_SPARE
NIM_SPARE = INPUT();


--CLK40 is CLK40
CLK40 = INPUT();


--G1L198 is ddlctrlr:inst20|LOCAL_START~76
G1L198 = !G1_LOCAL_START & (G1L196) # G1_LOCAL_START & !G1_SEND_END1;


--G1_READ_EOB is ddlctrlr:inst20|READ_EOB
G1_READ_EOB = DFFEAS(G1L290, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_READ_DATA_STATE is ddlctrlr:inst20|READ_DATA_STATE
G1_READ_DATA_STATE = DFFEAS(G1L262, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L174 is ddlctrlr:inst20|LOC_DATA_LOOP~18
G1L174 = !G1_LOC_DATA_LOOP & (G1_READ_DATA_STATE) # G1_LOC_DATA_LOOP & !G1_READ_EOB;


--G1_END_ALL is ddlctrlr:inst20|END_ALL
G1_END_ALL = DFFEAS(G1L108, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_CMD_DEC_REG[7] is ddlctrlr:inst20|CMD_DEC_REG[7]
G1_CMD_DEC_REG[7] = DFFEAS(A1L285, G1_$00002, !G1L67,  , G1L149,  ,  ,  ,  );


--G1_CMD_DEC_REG[4] is ddlctrlr:inst20|CMD_DEC_REG[4]
G1_CMD_DEC_REG[4] = DFFEAS(A1L288, G1_$00002, !G1L67,  , G1L149,  ,  ,  ,  );


--G1_CMD_DEC_REG[6] is ddlctrlr:inst20|CMD_DEC_REG[6]
G1_CMD_DEC_REG[6] = DFFEAS(A1L286, G1_$00002, !G1L67,  , G1L149,  ,  ,  ,  );


--G1_CMD_DEC_REG[5] is ddlctrlr:inst20|CMD_DEC_REG[5]
G1_CMD_DEC_REG[5] = DFFEAS(A1L287, G1_$00002, !G1L67,  , G1L149,  ,  ,  ,  );


--G1_CMD_DEC_REG[3] is ddlctrlr:inst20|CMD_DEC_REG[3]
G1_CMD_DEC_REG[3] = DFFEAS(A1L289, G1_$00002, !G1L67,  , G1L149,  ,  ,  ,  );


--G1_CMD_DEC_REG[1] is ddlctrlr:inst20|CMD_DEC_REG[1]
G1_CMD_DEC_REG[1] = DFFEAS(A1L291, G1_$00002, !G1L67,  , G1L149,  ,  ,  ,  );


--G1_CMD_DEC_REG[2] is ddlctrlr:inst20|CMD_DEC_REG[2]
G1_CMD_DEC_REG[2] = DFFEAS(A1L290, G1_$00002, !G1L67,  , G1L149,  ,  ,  ,  );


--G1_CMD_DEC_REG[0] is ddlctrlr:inst20|CMD_DEC_REG[0]
G1_CMD_DEC_REG[0] = DFFEAS(A1L292, G1_$00002, !G1L67,  , G1L149,  ,  ,  ,  );


--G1L258 is ddlctrlr:inst20|RDYRX~21
G1L258 = !G1_CMD_DEC_REG[3] & !G1_CMD_DEC_REG[1] & G1_CMD_DEC_REG[2] & !G1_CMD_DEC_REG[0];


--G1L150 is ddlctrlr:inst20|FECTRL$wire~9
G1L150 = !G1_CMD_DEC_REG[4] & G1_CMD_DEC_REG[6] & !G1_CMD_DEC_REG[5] & G1L258;


--G1L275 is ddlctrlr:inst20|READ_STATUS~21
G1L275 = G1L150 & ( !G1_READ_STATUS & !G1_IDLE_RCB & (!G1_CMD_DEC_REG[7]) # G1_READ_STATUS & (!G1_END_ALL) ) # !G1L150 & ( G1_READ_STATUS & !G1_END_ALL );


--QB1_state_middle is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|state_middle
QB1_state_middle = DFFEAS(QB1L15, G1L153,  ,  ,  ,  ,  ,  ,  );


--QB1L2 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|_~111
QB1L2 = !T3L24Q & !T3L16Q & !T3L4Q & T3L2Q;


--G1_$00003 is ddlctrlr:inst20|$00003
G1_$00003 = LCELL(!G1_DATA_WR3 & !G1_BLOCK_READ_STATE1);


--QB1L3 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|_~112
QB1L3 = !T3L28Q & !T3L19Q & !T3L13Q & !T3L7Q;


--QB1L4 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|_~113
QB1L4 = !T3L22Q & !T3L10Q & !G1_$00003 & QB1L3;


--QB1L1 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|_~11
QB1L1 = !G1_BLOCK_WRITE_START & (!QB1L2 # !QB1L4 # G1_WR_FIFO);


--QB1L10 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|state_empty~69
QB1L10 = QB1_state_middle & QB1L1 & ( !QB1_state_empty & !G1_BLOCK_WRITE_START & (G1_WR_FIFO) # QB1_state_empty & (!G1_BLOCK_WRITE_START # !QB1_state_full) ) # !QB1_state_middle & QB1L1 & ( !QB1_state_empty & !G1_BLOCK_WRITE_START & (G1_WR_FIFO) # QB1_state_empty & (!G1_BLOCK_WRITE_START # !QB1_state_full) ) # !QB1_state_middle & !QB1L1 & ( !QB1_state_empty & !G1_BLOCK_WRITE_START & (G1_WR_FIFO) # QB1_state_empty & (!G1_BLOCK_WRITE_START # !QB1_state_full) );


--G1L5 is ddlctrlr:inst20|_~219
G1L5 = !QB1_state_empty & G1_BLOCK_READ_STATE1;


--G1L4 is ddlctrlr:inst20|_~214
G1L4 = G1_BLOCK_READ_WAIT1 & !fiBENn;


--G1L34 is ddlctrlr:inst20|BLOCK_READ_STATE1~2
G1L34 = !QB1_state_empty & G1_BLOCK_READ_WAIT2 & (!G1L104) # QB1_state_empty & (G1_BLOCK_READ_WAIT2 & !G1L104 # G1_BLOCK_READ_STATE1);


--G1L307 is ddlctrlr:inst20|STBWR~0
G1L307 = G1L258 & ( G1_CMD_DEC_REG[7] & G1_CMD_DEC_REG[4] & G1_CMD_DEC_REG[6] & !G1_CMD_DEC_REG[5] );


--G1L47 is ddlctrlr:inst20|BLOCK_WRITE_START~65
G1L47 = G1_BLOCK_WRITE_START & (!A1L161 # !A1L294);


--G1L48 is ddlctrlr:inst20|BLOCK_WRITE_START~66
G1L48 = G1L47 # !G1L47 & ( !G1_IDLE_RCB & !G1L150 & G1L307 );


--fiDIR is fiDIR
fiDIR = INPUT();


--G1L306 is ddlctrlr:inst20|STBRD~0
G1L306 = G1L258 & ( !G1_CMD_DEC_REG[7] & G1_CMD_DEC_REG[4] & G1_CMD_DEC_REG[6] & !G1_CMD_DEC_REG[5] );


--G1L20 is ddlctrlr:inst20|_~1963
G1L20 = !G1_IDLE_RCB & !G1L150 & !G1L307;


--G1L32 is ddlctrlr:inst20|BLOCK_READ_START~2
G1L32 = !G1_BLOCK_READ_START & (G1L306 & G1L20) # G1_BLOCK_READ_START & (!fiDIR # G1L306 & G1L20);


--G1L36 is ddlctrlr:inst20|BLOCK_READ_WAIT1~2
G1L36 = !G1_BLOCK_READ_START & G1_BLOCK_READ_WAIT1 & fiBENn # G1_BLOCK_READ_START & (G1_BLOCK_READ_WAIT1 & fiBENn # fiDIR);


--G1L43 is ddlctrlr:inst20|BLOCK_WRITE_FIFO~57
G1L43 = !A1L161 & (G1_BLOCK_WRITE_FIFO) # A1L161 & A1L294 & (G1_BLOCK_WRITE_FIFO # G1_BLOCK_WRITE_START);


--QB1L5 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|_~114
QB1L5 = T3L16Q & T3L7Q & T3L4Q & T3L2Q;


--QB1L6 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|_~115
QB1L6 = T3L28Q & T3L22Q & T3L13Q & T3L10Q;


--QB1L7 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|_~116
QB1L7 = QB1L6 & ( T3L24Q & T3L19Q & G1_WR_FIFO & QB1L5 );


--QB1L8 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|_~117
QB1L8 = !G1_BLOCK_WRITE_START & G1_$00003;


--QB1L12 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|state_full~23
QB1L12 = QB1L8 & (QB1_state_middle & QB1L7 # QB1_state_full);


--inst15 is inst15
inst15 = DFFEAS(inst11, WB1__clk1,  ,  ,  ,  ,  ,  ,  );


--G1L319 is ddlctrlr:inst20|WAIT_STATE1~21
G1L319 = !G1_WAIT_STATE1 & (G1_STRD_DIR_WAIT & fiDIR) # G1_WAIT_STATE1 & (G1_STRD_DIR_WAIT & fiDIR # fiBENn);


--G1L318 is ddlctrlr:inst20|WAIT_STATE1~2
G1L318 = !G1_IDLE_RCB & G1_CMD_DEC_REG[7] & G1L150 # G1L319;


--G1_READ_PULSE_fbTEN is ddlctrlr:inst20|READ_PULSE_fbTEN
G1_READ_PULSE_fbTEN = DFFEAS(G1L289, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L264 is ddlctrlr:inst20|READ_DATA_TRANSFER~2
G1L264 = G1_READ_PULSE_fbTEN # !G1_READ_PULSE_fbTEN & ( !G1_SEND_END1 & !G1_WRITE_fbTEN_pulse & G1_READ_DATA_TRANSFER # G1_READ_DATA_STATE );


--J1_HEADER_WRD7 is header:inst39|HEADER_WRD7
J1_HEADER_WRD7 = DFFEAS(J1_HEADER_WRD6, WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_READ_HEADER_START is ddlctrlr:inst20|READ_HEADER_START
G1_READ_HEADER_START = DFFEAS(G1L292, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--J1L66 is header:inst39|IDLE~132
J1L66 = G1_READ_HEADER_START # J1_HEADER_END;


--G1_FE_REG[15] is ddlctrlr:inst20|FE_REG[15]
G1_FE_REG[15] = DFFEAS(A1L277, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1L50 is ddlctrlr:inst20|CLEAR_COMMAND~84
G1L50 = G1_STRD_WAIT_STATE2 & !G1_FE_REG[24] & G1L9;


--G1_FE_REG[13] is ddlctrlr:inst20|FE_REG[13]
G1_FE_REG[13] = DFFEAS(A1L279, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1_FE_REG[14] is ddlctrlr:inst20|FE_REG[14]
G1_FE_REG[14] = DFFEAS(A1L278, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1_FE_REG[12] is ddlctrlr:inst20|FE_REG[12]
G1_FE_REG[12] = DFFEAS(A1L280, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1L271 is ddlctrlr:inst20|READ_L2A_WAITING~66
G1L271 = G1_READ_BEN_WAIT & ( !fiBENn # !G1L104 & G1_READ_PEDLOOP ) # !G1_READ_BEN_WAIT & ( !fiBENn & (!G1L104 & G1_READ_PEDLOOP # G1L293) # fiBENn & !G1L104 & (G1_READ_PEDLOOP) );


--G1L110 is ddlctrlr:inst20|EOBTR~0
G1L110 = G1L258 & ( G1_CMD_DEC_REG[7] & G1_CMD_DEC_REG[4] & !G1_CMD_DEC_REG[6] & G1_CMD_DEC_REG[5] );


--G1L257 is ddlctrlr:inst20|RDYRX~0
G1L257 = G1L258 & ( !G1_CMD_DEC_REG[7] & G1_CMD_DEC_REG[4] & !G1_CMD_DEC_REG[6] & !G1_CMD_DEC_REG[5] );


--G1L106 is ddlctrlr:inst20|ENA_L2LOOP~80
G1L106 = !G1_ENA_L2LOOP & (G1L257) # G1_ENA_L2LOOP & !G1L110;


--G1L277 is ddlctrlr:inst20|READ_WAIT_FOR_EOBTR~63
G1L277 = G1_READ_WAIT_FOR_EOBTR & !G1L110 # G1L294;


--G1L40 is ddlctrlr:inst20|BLOCK_WRITE_END~2
G1L40 = !G1_BLOCK_WRITE_FIFO_COMPARE & (G1_BLOCK_WRITE_END & !G1L110) # G1_BLOCK_WRITE_FIFO_COMPARE & (G1_BLOCK_WRITE_END & !G1L110 # G1L16);


--G1L29 is ddlctrlr:inst20|BLOCK_EOBTR~2
G1L29 = G1_BLOCK_EOBTR & !G1L110 # G1_BLOCK_READ_END;


--G1L309 is ddlctrlr:inst20|STRD_DIR_WAIT~2
G1L309 = fiDIR & ( !G1_IDLE_RCB & !G1_CMD_DEC_REG[7] & G1L150 ) # !fiDIR & ( !G1_IDLE_RCB & !G1_CMD_DEC_REG[7] & G1L150 # G1_STRD_DIR_WAIT );


--G1_READ_EOB1 is ddlctrlr:inst20|READ_EOB1
G1_READ_EOB1 = DFFEAS(G1_READ_EOB, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L165 is ddlctrlr:inst20|IDLE_RCB~47
G1L165 = G1L110 & ( G1L311 & !G1_END_ALL & (!G1L104 # !G1_READ_PEDLOOP) ) # !G1L110 & ( !G1_END_ALL & (!G1L104 # !G1_READ_PEDLOOP) );


--G1L166 is ddlctrlr:inst20|IDLE_RCB~48
G1L166 = G1L165 & ( !G1L50 & (!G1L20 # G1L257 # G1L306) );


--G1L266 is ddlctrlr:inst20|READ_DIR_WAIT~2
G1L266 = G1L257 & ( !G1_READ_DIR_WAIT & (!G1L306 & G1L20) # G1_READ_DIR_WAIT & (!fiDIR # !G1L306 & G1L20) ) # !G1L257 & ( G1_READ_DIR_WAIT & !fiDIR );


--G1L260 is ddlctrlr:inst20|READ_BEN_WAIT~2
G1L260 = !fiBENn & G1_READ_DIR_WAIT & (fiDIR) # fiBENn & (G1_READ_DIR_WAIT & fiDIR # G1_READ_BEN_WAIT);


--C1_inst4 is LHCBUNCH:inst|inst4
C1_inst4 = !C1_inst5 & !C1_inst7;


--G1_FIFO_DATA_ENABLE is ddlctrlr:inst20|FIFO_DATA_ENABLE
G1_FIFO_DATA_ENABLE = G1L176 & !G1_BLOCK_READ_STATE1;


--J1_IDLE is header:inst39|IDLE
J1_IDLE = DFFEAS(J1L67, WB1__clk0, inst44,  , J1L66,  ,  ,  ,  );


--J1L134 is header:inst39|WR_FIFO~181
J1L134 = !J1_HEADER_END & J1_IDLE;


--J1_HEADER_WRD2 is header:inst39|HEADER_WRD2
J1_HEADER_WRD2 = DFFEAS(J1_HEADER_WRD1, WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--J1_ORBIT_NMBER[12] is header:inst39|ORBIT_NMBER[12]
J1_ORBIT_NMBER[12] = DFFEAS(T6L62Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--G1_RCB_STATUS[0] is ddlctrlr:inst20|RCB_STATUS[0]
G1_RCB_STATUS[0] = DFFEAS(G1_FE_REG[24], !WB1__clk0,  ,  , G1_RCB_STATUS_LOOP,  ,  ,  ,  );


--G1_RCB_END_LOOP is ddlctrlr:inst20|RCB_END_LOOP
G1_RCB_END_LOOP = DFFEAS(G1_RCB_STATUS_LOOP, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L121 is ddlctrlr:inst20|fbDtri[21]~751
G1L121 = !G1_BLOCK_READ_WAIT3 & !G1_BLOCK_READ_END & !G1_READ_EOB & !G1_READ_EOB1;


--G1_END_LOOP is ddlctrlr:inst20|END_LOOP
G1_END_LOOP = DFFEAS(G1L21, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1_LOCAL_BUS_REG[0] is ddlctrlr:inst20|LOCAL_BUS_REG[0]
G1_LOCAL_BUS_REG[0] = DFFEAS(A1L292, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--G1L116 is ddlctrlr:inst20|fbDtri[12]~752
G1L116 = G1_LOCAL_BUS_REG[0] & ( !G1_RCB_STATUS[0] & !G1_END_LOOP & (!G1L121 # G1_RCB_END_LOOP) ) # !G1_LOCAL_BUS_REG[0] & ( !G1_RCB_END_LOOP & (!G1L121 & !G1_RCB_STATUS[0] # G1L121 & (G1_END_LOOP)) # G1_RCB_END_LOOP & !G1_RCB_STATUS[0] );


--A1L13 is 87[12]~1622
A1L13 = J1_ORBIT_NMBER[12] & !G1L116 & ( !SB1_q_b[12] & G1_FIFO_DATA_ENABLE & (!J1L134 # J1_HEADER_WRD2) # SB1_q_b[12] & (!J1L134 # J1_HEADER_WRD2) ) # !J1_ORBIT_NMBER[12] & !G1L116 & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[12]) );


--G1L169 is ddlctrlr:inst20|int_fbCTRLn~62
G1L169 = !G1_RCB_END_LOOP & !G1_END_LOOP;


--G1L120 is ddlctrlr:inst20|fbDtri[21]~10
G1L120 = G1L121 & G1L169;


--A1L23 is 87[21]~1623
A1L23 = !G1_FIFO_DATA_ENABLE # !G1L120 # J1L134;


--inst24 is inst24
inst24 = LCELL(!G1_BLOCK_READ_WAIT3 & !G1_READ_EOB & !G1_RCB_END_LOOP & !G1_END_LOOP);


--A1L317 is inst9~44
A1L317 = inst24 & ( !G1_READ_PULSE_fbTEN & !J1L134 & (!G1_BLOCK_READ_STATE1 # G1_$00003) );


--J1_ORBIT_NMBER[21] is header:inst39|ORBIT_NMBER[21]
J1_ORBIT_NMBER[21] = DFFEAS(T6L107Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--G1_LOCAL_BUS_REG[9] is ddlctrlr:inst20|LOCAL_BUS_REG[9]
G1_LOCAL_BUS_REG[9] = DFFEAS(A1L275, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--G1L122 is ddlctrlr:inst20|fbDtri[21]~753
G1L122 = G1_LOCAL_BUS_REG[9] & ( !G1_END_LOOP & (!G1L121 & !G1_RCB_STATUS[0] # G1L121 & (G1_RCB_END_LOOP)) ) # !G1_LOCAL_BUS_REG[9] & ( !G1L121 & !G1_RCB_STATUS[0] # G1L121 & (G1_END_LOOP # G1_RCB_END_LOOP) );


--A1L24 is 87[21]~1624
A1L24 = J1_ORBIT_NMBER[21] & !G1L122 & ( !SB1_q_b[21] & G1_FIFO_DATA_ENABLE & (!J1L134 # J1_HEADER_WRD2) # SB1_q_b[21] & (!J1L134 # J1_HEADER_WRD2) ) # !J1_ORBIT_NMBER[21] & !G1L122 & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[21]) );


--G1_LOCAL_BUS_REG[6] is ddlctrlr:inst20|LOCAL_BUS_REG[6]
G1_LOCAL_BUS_REG[6] = DFFEAS(A1L286, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--J1_HEADER_WRD1 is header:inst39|HEADER_WRD1
J1_HEADER_WRD1 = DFFEAS(J1_HEADER_WRD0, WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--J1_HEADER_WRD3 is header:inst39|HEADER_WRD3
J1_HEADER_WRD3 = DFFEAS(J1_HEADER_WRD2, WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--J1L25 is header:inst39|fbDtri[0]~379
J1L25 = !J1_HEADER_END & J1_IDLE & !J1_HEADER_WRD3;


--J1_ORBIT_NMBER[18] is header:inst39|ORBIT_NMBER[18]
J1_ORBIT_NMBER[18] = DFFEAS(T6L92Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L52 is header:inst39|fbDtri[18]~380
J1L52 = !J1_HEADER_WRD1 & J1L25 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[18]);


--A1L20 is 87[18]~1625
A1L20 = G1_LOCAL_BUS_REG[6] & !J1L52 & ( !SB1_q_b[18] & G1_FIFO_DATA_ENABLE & (G1L120 # G1_END_LOOP) # SB1_q_b[18] & (G1L120 # G1_END_LOOP) ) # !G1_LOCAL_BUS_REG[6] & !J1L52 & ( G1L120 & (G1_FIFO_DATA_ENABLE # SB1_q_b[18]) );


--J1_ORBIT_NMBER[16] is header:inst39|ORBIT_NMBER[16]
J1_ORBIT_NMBER[16] = DFFEAS(T6L82Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--A1L17 is 87[16]~1626
A1L17 = J1L134 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[16]);


--G1_LOCAL_BUS_REG[4] is ddlctrlr:inst20|LOCAL_BUS_REG[4]
G1_LOCAL_BUS_REG[4] = DFFEAS(A1L288, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--A1L18 is 87[16]~1627
A1L18 = !A1L17 & G1_LOCAL_BUS_REG[4] & ( !SB1_q_b[16] & G1_FIFO_DATA_ENABLE & (G1L120 # G1_END_LOOP) # SB1_q_b[16] & (G1L120 # G1_END_LOOP) ) # !A1L17 & !G1_LOCAL_BUS_REG[4] & ( G1L120 & (G1_FIFO_DATA_ENABLE # SB1_q_b[16]) );


--J1_ORBIT_NMBER[20] is header:inst39|ORBIT_NMBER[20]
J1_ORBIT_NMBER[20] = DFFEAS(T6L102Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L54 is header:inst39|fbDtri[20]~381
J1L54 = J1L25 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[20]);


--G1_LOCAL_BUS_REG[8] is ddlctrlr:inst20|LOCAL_BUS_REG[8]
G1_LOCAL_BUS_REG[8] = DFFEAS(A1L276, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--A1L22 is 87[20]~1628
A1L22 = !J1L54 & G1_LOCAL_BUS_REG[8] & ( !SB1_q_b[20] & G1_FIFO_DATA_ENABLE & (G1L120 # G1_END_LOOP) # SB1_q_b[20] & (G1L120 # G1_END_LOOP) ) # !J1L54 & !G1_LOCAL_BUS_REG[8] & ( G1L120 & (G1_FIFO_DATA_ENABLE # SB1_q_b[20]) );


--J1_ORBIT_NMBER[13] is header:inst39|ORBIT_NMBER[13]
J1_ORBIT_NMBER[13] = DFFEAS(T6L67Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--G1_RCB_STATUS[1] is ddlctrlr:inst20|RCB_STATUS[1]
G1_RCB_STATUS[1] = DFFEAS(G1_FE_REG[25], !WB1__clk0,  ,  , G1_RCB_STATUS_LOOP,  ,  ,  ,  );


--G1_LOCAL_BUS_REG[1] is ddlctrlr:inst20|LOCAL_BUS_REG[1]
G1_LOCAL_BUS_REG[1] = DFFEAS(A1L291, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--G1L117 is ddlctrlr:inst20|fbDtri[13]~754
G1L117 = G1_LOCAL_BUS_REG[1] & ( !G1_END_LOOP & !G1_RCB_STATUS[1] & (!G1L121 # G1_RCB_END_LOOP) ) # !G1_LOCAL_BUS_REG[1] & ( !G1_RCB_END_LOOP & (!G1L121 & (!G1_RCB_STATUS[1]) # G1L121 & G1_END_LOOP) # G1_RCB_END_LOOP & (!G1_RCB_STATUS[1]) );


--A1L14 is 87[13]~1629
A1L14 = J1_ORBIT_NMBER[13] & !G1L117 & ( !SB1_q_b[13] & G1_FIFO_DATA_ENABLE & (!J1L134 # J1_HEADER_WRD2) # SB1_q_b[13] & (!J1L134 # J1_HEADER_WRD2) ) # !J1_ORBIT_NMBER[13] & !G1L117 & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[13]) );


--J1_ORBIT_NMBER[15] is header:inst39|ORBIT_NMBER[15]
J1_ORBIT_NMBER[15] = DFFEAS(T6L77Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L50 is header:inst39|fbDtri[15]~382
J1L50 = !J1_HEADER_WRD1 & J1L25 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[15]);


--G1_RCB_STATUS[3] is ddlctrlr:inst20|RCB_STATUS[3]
G1_RCB_STATUS[3] = DFFEAS(G1_FE_REG[27], !WB1__clk0,  ,  , G1_RCB_STATUS_LOOP,  ,  ,  ,  );


--G1_LOCAL_BUS_REG[3] is ddlctrlr:inst20|LOCAL_BUS_REG[3]
G1_LOCAL_BUS_REG[3] = DFFEAS(A1L289, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--G1L119 is ddlctrlr:inst20|fbDtri[15]~755
G1L119 = G1_LOCAL_BUS_REG[3] & ( !G1_END_LOOP & !G1_RCB_STATUS[3] & (!G1L121 # G1_RCB_END_LOOP) ) # !G1_LOCAL_BUS_REG[3] & ( !G1_RCB_END_LOOP & (!G1L121 & (!G1_RCB_STATUS[3]) # G1L121 & G1_END_LOOP) # G1_RCB_END_LOOP & (!G1_RCB_STATUS[3]) );


--A1L16 is 87[15]~1630
A1L16 = !J1L50 & !G1L119 & (G1_FIFO_DATA_ENABLE # SB1_q_b[15]);


--J1_ORBIT_NMBER[14] is header:inst39|ORBIT_NMBER[14]
J1_ORBIT_NMBER[14] = DFFEAS(T6L72Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--G1_RCB_STATUS[2] is ddlctrlr:inst20|RCB_STATUS[2]
G1_RCB_STATUS[2] = DFFEAS(G1_FE_REG[26], !WB1__clk0,  ,  , G1_RCB_STATUS_LOOP,  ,  ,  ,  );


--G1_LOCAL_BUS_REG[2] is ddlctrlr:inst20|LOCAL_BUS_REG[2]
G1_LOCAL_BUS_REG[2] = DFFEAS(A1L290, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--G1L118 is ddlctrlr:inst20|fbDtri[14]~756
G1L118 = G1_LOCAL_BUS_REG[2] & ( !G1_END_LOOP & !G1_RCB_STATUS[2] & (!G1L121 # G1_RCB_END_LOOP) ) # !G1_LOCAL_BUS_REG[2] & ( !G1_RCB_END_LOOP & (!G1L121 & (!G1_RCB_STATUS[2]) # G1L121 & G1_END_LOOP) # G1_RCB_END_LOOP & (!G1_RCB_STATUS[2]) );


--A1L15 is 87[14]~1631
A1L15 = J1_ORBIT_NMBER[14] & !G1L118 & ( !SB1_q_b[14] & G1_FIFO_DATA_ENABLE & (!J1L25 # J1_HEADER_WRD2) # SB1_q_b[14] & (!J1L25 # J1_HEADER_WRD2) ) # !J1_ORBIT_NMBER[14] & !G1L118 & ( !J1L25 & (G1_FIFO_DATA_ENABLE # SB1_q_b[14]) );


--J1_ORBIT_NMBER[17] is header:inst39|ORBIT_NMBER[17]
J1_ORBIT_NMBER[17] = DFFEAS(T6L87Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L51 is header:inst39|fbDtri[17]~383
J1L51 = J1L134 & !J1_HEADER_WRD1 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[17]);


--G1_LOCAL_BUS_REG[5] is ddlctrlr:inst20|LOCAL_BUS_REG[5]
G1_LOCAL_BUS_REG[5] = DFFEAS(A1L287, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--A1L19 is 87[17]~1632
A1L19 = !J1L51 & G1_LOCAL_BUS_REG[5] & ( !SB1_q_b[17] & G1_FIFO_DATA_ENABLE & (G1L120 # G1_END_LOOP) # SB1_q_b[17] & (G1L120 # G1_END_LOOP) ) # !J1L51 & !G1_LOCAL_BUS_REG[5] & ( G1L120 & (G1_FIFO_DATA_ENABLE # SB1_q_b[17]) );


--J1_ORBIT_NMBER[19] is header:inst39|ORBIT_NMBER[19]
J1_ORBIT_NMBER[19] = DFFEAS(T6L97Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L53 is header:inst39|fbDtri[19]~384
J1L53 = J1L25 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[19]);


--G1_LOCAL_BUS_REG[7] is ddlctrlr:inst20|LOCAL_BUS_REG[7]
G1_LOCAL_BUS_REG[7] = DFFEAS(A1L285, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--A1L21 is 87[19]~1633
A1L21 = !J1L53 & G1_LOCAL_BUS_REG[7] & ( !SB1_q_b[19] & G1_FIFO_DATA_ENABLE & (G1L120 # G1_END_LOOP) # SB1_q_b[19] & (G1L120 # G1_END_LOOP) ) # !J1L53 & !G1_LOCAL_BUS_REG[7] & ( G1L120 & (G1_FIFO_DATA_ENABLE # SB1_q_b[19]) );


--TB1_w329w is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|w329w
TB1_w329w = !TB1_dffe5 & read_param;


--TB1_dffe4a[1] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[1]
TB1_dffe4a[1] = DFFEAS(TB1_dffe4a[2], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--TB1_wire_w_lg_shift_reg_clear50w[0] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|wire_w_lg_shift_reg_clear50w[0]
TB1_wire_w_lg_shift_reg_clear50w[0] = !inst44 # TB1_dffe6;


--param[0] is param[0]
param[0] = INPUT();


--param[2] is param[2]
param[2] = INPUT();


--param[1] is param[1]
param[1] = INPUT();


--A1L34 is 87[31]~1634
A1L34 = !J1L134 & G1L120 & (G1_FIFO_DATA_ENABLE # SB1_q_b[31]);


--A1L33 is 87[30]~1635
A1L33 = G1L121 & G1_END_LOOP & ( !J1L134 & G1_RCB_END_LOOP & (G1_FIFO_DATA_ENABLE # SB1_q_b[30]) ) # !G1L121 & G1_END_LOOP & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[30]) ) # G1L121 & !G1_END_LOOP & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[30]) ) # !G1L121 & !G1_END_LOOP & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[30]) );


--G1_LOCAL_BUS_REG[17] is ddlctrlr:inst20|LOCAL_BUS_REG[17]
G1_LOCAL_BUS_REG[17] = DFFEAS(A1L267, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--A1L32 is 87[29]~1636
A1L32 = G1L120 & G1_LOCAL_BUS_REG[17] & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[29]) ) # !G1L120 & G1_LOCAL_BUS_REG[17] & ( !J1L134 & G1_END_LOOP & (G1_FIFO_DATA_ENABLE # SB1_q_b[29]) ) # G1L120 & !G1_LOCAL_BUS_REG[17] & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[29]) );


--G1_LOCAL_BUS_REG[16] is ddlctrlr:inst20|LOCAL_BUS_REG[16]
G1_LOCAL_BUS_REG[16] = DFFEAS(A1L268, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--A1L31 is 87[28]~1637
A1L31 = !J1L25 & G1_LOCAL_BUS_REG[16] & ( !SB1_q_b[28] & G1_FIFO_DATA_ENABLE & (G1L120 # G1_END_LOOP) # SB1_q_b[28] & (G1L120 # G1_END_LOOP) ) # !J1L25 & !G1_LOCAL_BUS_REG[16] & ( G1L120 & (G1_FIFO_DATA_ENABLE # SB1_q_b[28]) );


--G1_LOCAL_BUS_REG[15] is ddlctrlr:inst20|LOCAL_BUS_REG[15]
G1_LOCAL_BUS_REG[15] = DFFEAS(A1L269, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--A1L30 is 87[27]~1638
A1L30 = G1L120 & G1_LOCAL_BUS_REG[15] & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[27]) ) # !G1L120 & G1_LOCAL_BUS_REG[15] & ( !J1L134 & G1_END_LOOP & (G1_FIFO_DATA_ENABLE # SB1_q_b[27]) ) # G1L120 & !G1_LOCAL_BUS_REG[15] & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[27]) );


--G1_LOCAL_BUS_REG[14] is ddlctrlr:inst20|LOCAL_BUS_REG[14]
G1_LOCAL_BUS_REG[14] = DFFEAS(A1L270, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--A1L29 is 87[26]~1639
A1L29 = G1L120 & G1_LOCAL_BUS_REG[14] & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[26]) ) # !G1L120 & G1_LOCAL_BUS_REG[14] & ( !J1L134 & G1_END_LOOP & (G1_FIFO_DATA_ENABLE # SB1_q_b[26]) ) # G1L120 & !G1_LOCAL_BUS_REG[14] & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[26]) );


--G1_LOCAL_BUS_REG[13] is ddlctrlr:inst20|LOCAL_BUS_REG[13]
G1_LOCAL_BUS_REG[13] = DFFEAS(A1L271, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--A1L28 is 87[25]~1640
A1L28 = G1L120 & G1_LOCAL_BUS_REG[13] & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[25]) ) # !G1L120 & G1_LOCAL_BUS_REG[13] & ( !J1L134 & G1_END_LOOP & (G1_FIFO_DATA_ENABLE # SB1_q_b[25]) ) # G1L120 & !G1_LOCAL_BUS_REG[13] & ( !J1L134 & (G1_FIFO_DATA_ENABLE # SB1_q_b[25]) );


--G1_LOCAL_BUS_REG[12] is ddlctrlr:inst20|LOCAL_BUS_REG[12]
G1_LOCAL_BUS_REG[12] = DFFEAS(A1L272, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--G1L125 is ddlctrlr:inst20|fbDtri[24]~757
G1L125 = G1_LOCAL_BUS_REG[12] & ( !G1_END_LOOP & (!G1L121 & (!G1_RCB_STATUS[3]) # G1L121 & G1_RCB_END_LOOP) ) # !G1_LOCAL_BUS_REG[12] & ( !G1L121 & (!G1_RCB_STATUS[3]) # G1L121 & (G1_END_LOOP # G1_RCB_END_LOOP) );


--A1L27 is 87[24]~1641
A1L27 = !G1L125 & ( !SB1_q_b[24] & G1_FIFO_DATA_ENABLE & (!J1L25 # J1_HEADER_WRD1) # SB1_q_b[24] & (!J1L25 # J1_HEADER_WRD1) );


--J1_ORBIT_NMBER[23] is header:inst39|ORBIT_NMBER[23]
J1_ORBIT_NMBER[23] = DFFEAS(T6L117Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--G1_LOCAL_BUS_REG[11] is ddlctrlr:inst20|LOCAL_BUS_REG[11]
G1_LOCAL_BUS_REG[11] = DFFEAS(A1L273, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--G1L124 is ddlctrlr:inst20|fbDtri[23]~758
G1L124 = G1_LOCAL_BUS_REG[11] & ( !G1_END_LOOP & (!G1L121 & (!G1_RCB_STATUS[2]) # G1L121 & G1_RCB_END_LOOP) ) # !G1_LOCAL_BUS_REG[11] & ( !G1L121 & (!G1_RCB_STATUS[2]) # G1L121 & (G1_END_LOOP # G1_RCB_END_LOOP) );


--A1L26 is 87[23]~1642
A1L26 = J1_ORBIT_NMBER[23] & !G1L124 & ( !SB1_q_b[23] & G1_FIFO_DATA_ENABLE & (!J1L25 # J1_HEADER_WRD2) # SB1_q_b[23] & (!J1L25 # J1_HEADER_WRD2) ) # !J1_ORBIT_NMBER[23] & !G1L124 & ( !J1L25 & (G1_FIFO_DATA_ENABLE # SB1_q_b[23]) );


--J1_ORBIT_NMBER[22] is header:inst39|ORBIT_NMBER[22]
J1_ORBIT_NMBER[22] = DFFEAS(T6L112Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--G1_LOCAL_BUS_REG[10] is ddlctrlr:inst20|LOCAL_BUS_REG[10]
G1_LOCAL_BUS_REG[10] = DFFEAS(A1L274, WB1__clk2, !G1_END_ALL,  , G1_STATUS_READ2,  ,  ,  ,  );


--G1L123 is ddlctrlr:inst20|fbDtri[22]~759
G1L123 = G1_LOCAL_BUS_REG[10] & ( !G1_END_LOOP & (!G1L121 & (!G1_RCB_STATUS[1]) # G1L121 & G1_RCB_END_LOOP) ) # !G1_LOCAL_BUS_REG[10] & ( !G1L121 & (!G1_RCB_STATUS[1]) # G1L121 & (G1_END_LOOP # G1_RCB_END_LOOP) );


--A1L25 is 87[22]~1643
A1L25 = J1_ORBIT_NMBER[22] & !G1L123 & ( !SB1_q_b[22] & G1_FIFO_DATA_ENABLE & (!J1L25 # J1_HEADER_WRD2) # SB1_q_b[22] & (!J1L25 # J1_HEADER_WRD2) ) # !J1_ORBIT_NMBER[22] & !G1L123 & ( !J1L25 & (G1_FIFO_DATA_ENABLE # SB1_q_b[22]) );


--J1_EV_ID[11] is header:inst39|EV_ID[11]
J1_EV_ID[11] = DFFEAS(T5L33Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_ORBIT_NMBER[11] is header:inst39|ORBIT_NMBER[11]
J1_ORBIT_NMBER[11] = DFFEAS(T6L57Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_MINI_EV_ID[11] is header:inst39|MINI_EV_ID[11]
J1_MINI_EV_ID[11] = DFFEAS(T5L33Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_HEADER_WRD4 is header:inst39|HEADER_WRD4
J1_HEADER_WRD4 = DFFEAS(J1_HEADER_WRD3, WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--J1L48 is header:inst39|fbDtri[11]~385
J1L48 = !J1_HEADER_WRD2 & (J1_MINI_EV_ID[11] & J1_HEADER_WRD4) # J1_HEADER_WRD2 & (J1_MINI_EV_ID[11] & J1_HEADER_WRD4 # J1_ORBIT_NMBER[11]);


--J1L49 is header:inst39|fbDtri[11]~386
J1L49 = J1L134 & !J1L48 & (!J1_HEADER_WRD1 # !J1_EV_ID[11]);


--G1_ID_CODE[3] is ddlctrlr:inst20|ID_CODE[3]
G1_ID_CODE[3] = DFFEAS(A1L281, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1L115 is ddlctrlr:inst20|fbDtri[11]~760
G1L115 = !G1L121 & G1L169 & (!G1_READ_EOB1 # !G1_ID_CODE[3]);


--A1L12 is 87[11]~1644
A1L12 = !J1L49 & !G1L115 & (G1_FIFO_DATA_ENABLE # SB1_q_b[11]);


--J1_EV_ID[10] is header:inst39|EV_ID[10]
J1_EV_ID[10] = DFFEAS(T5L30Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_ORBIT_NMBER[10] is header:inst39|ORBIT_NMBER[10]
J1_ORBIT_NMBER[10] = DFFEAS(T6L52Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_MINI_EV_ID[10] is header:inst39|MINI_EV_ID[10]
J1_MINI_EV_ID[10] = DFFEAS(T5L30Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1L46 is header:inst39|fbDtri[10]~387
J1L46 = !J1_HEADER_WRD2 & J1_HEADER_WRD4 & (J1_MINI_EV_ID[10]) # J1_HEADER_WRD2 & (J1_HEADER_WRD4 & J1_MINI_EV_ID[10] # J1_ORBIT_NMBER[10]);


--J1L47 is header:inst39|fbDtri[10]~388
J1L47 = J1L134 & !J1L46 & (!J1_HEADER_WRD1 # !J1_EV_ID[10]);


--G1_ID_CODE[2] is ddlctrlr:inst20|ID_CODE[2]
G1_ID_CODE[2] = DFFEAS(A1L282, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1L114 is ddlctrlr:inst20|fbDtri[10]~761
G1L114 = !G1L121 & G1L169 & (!G1_READ_EOB1 # !G1_ID_CODE[2]);


--A1L11 is 87[10]~1645
A1L11 = !J1L47 & !G1L114 & (G1_FIFO_DATA_ENABLE # SB1_q_b[10]);


--J1_MINI_EV_ID[9] is header:inst39|MINI_EV_ID[9]
J1_MINI_EV_ID[9] = DFFEAS(T5L27Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_HEADER_WRD0 is header:inst39|HEADER_WRD0
J1_HEADER_WRD0 = DFFEAS(J1L57, WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--J1_BLOCK_LENGTH[9] is header:inst39|BLOCK_LENGTH[9]
J1_BLOCK_LENGTH[9] = DFFEAS(J1L106, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L44 is header:inst39|fbDtri[9]~389
J1L44 = !J1_HEADER_WRD4 & (J1_HEADER_WRD0 & J1_BLOCK_LENGTH[9]) # J1_HEADER_WRD4 & (J1_HEADER_WRD0 & J1_BLOCK_LENGTH[9] # J1_MINI_EV_ID[9]);


--J1_ORBIT_NMBER[9] is header:inst39|ORBIT_NMBER[9]
J1_ORBIT_NMBER[9] = DFFEAS(T6L47Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_EV_ID[9] is header:inst39|EV_ID[9]
J1_EV_ID[9] = DFFEAS(T5L27Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L45 is header:inst39|fbDtri[9]~390
J1L45 = J1_EV_ID[9] & ( J1L134 & !J1_HEADER_WRD1 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[9]) ) # !J1_EV_ID[9] & ( J1L134 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[9]) );


--G1_ID_CODE[1] is ddlctrlr:inst20|ID_CODE[1]
G1_ID_CODE[1] = DFFEAS(A1L283, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1L113 is ddlctrlr:inst20|fbDtri[9]~762
G1L113 = !G1_READ_EOB & !G1L120 & (!G1_READ_EOB1 # !G1_ID_CODE[1]);


--A1L10 is 87[9]~1646
A1L10 = !G1L113 & ( !SB1_q_b[9] & G1_FIFO_DATA_ENABLE & (!J1L45 # J1L44) # SB1_q_b[9] & (!J1L45 # J1L44) );


--J1_ORBIT_NMBER[8] is header:inst39|ORBIT_NMBER[8]
J1_ORBIT_NMBER[8] = DFFEAS(T6L42Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_EV_ID[8] is header:inst39|EV_ID[8]
J1_EV_ID[8] = DFFEAS(T5L24Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L42 is header:inst39|fbDtri[8]~391
J1L42 = !J1_HEADER_WRD2 & J1_HEADER_WRD1 & (J1_EV_ID[8]) # J1_HEADER_WRD2 & (J1_HEADER_WRD1 & J1_EV_ID[8] # J1_ORBIT_NMBER[8]);


--J1_MINI_EV_ID[8] is header:inst39|MINI_EV_ID[8]
J1_MINI_EV_ID[8] = DFFEAS(T5L24Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_BLOCK_LENGTH[8] is header:inst39|BLOCK_LENGTH[8]
J1_BLOCK_LENGTH[8] = DFFEAS(J1L102, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L43 is header:inst39|fbDtri[8]~392
J1L43 = J1_BLOCK_LENGTH[8] & ( J1L25 & !J1_HEADER_WRD0 & (!J1_HEADER_WRD4 # !J1_MINI_EV_ID[8]) ) # !J1_BLOCK_LENGTH[8] & ( J1L25 & (!J1_HEADER_WRD4 # !J1_MINI_EV_ID[8]) );


--G1_ID_CODE[0] is ddlctrlr:inst20|ID_CODE[0]
G1_ID_CODE[0] = DFFEAS(A1L284, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1L112 is ddlctrlr:inst20|fbDtri[8]~763
G1L112 = !G1L120 & G1_ID_CODE[0] & ( !G1_BLOCK_READ_WAIT3 & !G1_BLOCK_READ_END & !G1_READ_EOB1 & !G1_RCB_END_LOOP ) # !G1L120 & !G1_ID_CODE[0] & ( !G1_BLOCK_READ_WAIT3 & !G1_BLOCK_READ_END & !G1_RCB_END_LOOP );


--A1L9 is 87[8]~1647
A1L9 = !G1L112 & ( !SB1_q_b[8] & G1_FIFO_DATA_ENABLE & (!J1L43 # J1L42) # SB1_q_b[8] & (!J1L43 # J1L42) );


--G1_FE_REG[7] is ddlctrlr:inst20|FE_REG[7]
G1_FE_REG[7] = DFFEAS(A1L285, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--J1_MINI_EV_ID[7] is header:inst39|MINI_EV_ID[7]
J1_MINI_EV_ID[7] = DFFEAS(T5L21Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_BLOCK_LENGTH[7] is header:inst39|BLOCK_LENGTH[7]
J1_BLOCK_LENGTH[7] = DFFEAS(J1L98, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_ORBIT_NMBER[7] is header:inst39|ORBIT_NMBER[7]
J1_ORBIT_NMBER[7] = DFFEAS(T6L37Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_EV_ID[7] is header:inst39|EV_ID[7]
J1_EV_ID[7] = DFFEAS(T5L21Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L40 is header:inst39|fbDtri[7]~393
J1L40 = J1_EV_ID[7] & ( J1L134 & !J1_HEADER_WRD1 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[7]) ) # !J1_EV_ID[7] & ( J1L134 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[7]) );


--J1L41 is header:inst39|fbDtri[7]~394
J1L41 = J1L40 & ( !J1_HEADER_WRD4 & (!J1_HEADER_WRD0 # !J1_BLOCK_LENGTH[7]) # J1_HEADER_WRD4 & !J1_MINI_EV_ID[7] & (!J1_HEADER_WRD0 # !J1_BLOCK_LENGTH[7]) );


--A1L8 is 87[7]~1648
A1L8 = G1_FE_REG[7] & !J1L41 & ( !SB1_q_b[7] & G1_FIFO_DATA_ENABLE & (!G1L169 # G1L121) # SB1_q_b[7] & (!G1L169 # G1L121) ) # !G1_FE_REG[7] & !J1L41 & ( G1L121 & G1L169 & (G1_FIFO_DATA_ENABLE # SB1_q_b[7]) );


--J1_MINI_EV_ID[6] is header:inst39|MINI_EV_ID[6]
J1_MINI_EV_ID[6] = DFFEAS(T5L18Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_BLOCK_LENGTH[6] is header:inst39|BLOCK_LENGTH[6]
J1_BLOCK_LENGTH[6] = DFFEAS(J1L94, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_ORBIT_NMBER[6] is header:inst39|ORBIT_NMBER[6]
J1_ORBIT_NMBER[6] = DFFEAS(T6L32Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_EV_ID[6] is header:inst39|EV_ID[6]
J1_EV_ID[6] = DFFEAS(T5L18Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L38 is header:inst39|fbDtri[6]~395
J1L38 = J1_EV_ID[6] & ( J1L134 & !J1_HEADER_WRD1 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[6]) ) # !J1_EV_ID[6] & ( J1L134 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[6]) );


--J1L39 is header:inst39|fbDtri[6]~396
J1L39 = J1L38 & ( !J1_HEADER_WRD4 & (!J1_HEADER_WRD0 # !J1_BLOCK_LENGTH[6]) # J1_HEADER_WRD4 & !J1_MINI_EV_ID[6] & (!J1_HEADER_WRD0 # !J1_BLOCK_LENGTH[6]) );


--G1_FE_REG[6] is ddlctrlr:inst20|FE_REG[6]
G1_FE_REG[6] = DFFEAS(A1L286, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--G1L111 is ddlctrlr:inst20|fbDtri[6]~764
G1L111 = G1L121 & !G1L169;


--A1L7 is 87[6]~1649
A1L7 = G1L111 & ( !J1L39 & G1_FE_REG[6] & (G1_FIFO_DATA_ENABLE # SB1_q_b[6]) ) # !G1L111 & ( !J1L39 & (G1_FIFO_DATA_ENABLE # SB1_q_b[6]) );


--J1_ORBIT_NMBER[5] is header:inst39|ORBIT_NMBER[5]
J1_ORBIT_NMBER[5] = DFFEAS(T6L27Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_EV_ID[5] is header:inst39|EV_ID[5]
J1_EV_ID[5] = DFFEAS(T5L15Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_MINI_EV_ID[5] is header:inst39|MINI_EV_ID[5]
J1_MINI_EV_ID[5] = DFFEAS(T5L15Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_BLOCK_LENGTH[5] is header:inst39|BLOCK_LENGTH[5]
J1_BLOCK_LENGTH[5] = DFFEAS(J1L90, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L36 is header:inst39|fbDtri[5]~397
J1L36 = J1_BLOCK_LENGTH[5] & ( J1L25 & !J1_HEADER_WRD0 & (!J1_HEADER_WRD4 # !J1_MINI_EV_ID[5]) ) # !J1_BLOCK_LENGTH[5] & ( J1L25 & (!J1_HEADER_WRD4 # !J1_MINI_EV_ID[5]) );


--J1L37 is header:inst39|fbDtri[5]~398
J1L37 = J1L36 & ( !J1_HEADER_WRD2 & (!J1_HEADER_WRD1 # !J1_EV_ID[5]) # J1_HEADER_WRD2 & !J1_ORBIT_NMBER[5] & (!J1_HEADER_WRD1 # !J1_EV_ID[5]) );


--G1_FE_REG[5] is ddlctrlr:inst20|FE_REG[5]
G1_FE_REG[5] = DFFEAS(A1L287, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--A1L6 is 87[5]~1650
A1L6 = G1_FE_REG[5] & ( !J1L37 & (G1_FIFO_DATA_ENABLE # SB1_q_b[5]) ) # !G1_FE_REG[5] & ( !G1L111 & !J1L37 & (G1_FIFO_DATA_ENABLE # SB1_q_b[5]) );


--G1_FE_REG[4] is ddlctrlr:inst20|FE_REG[4]
G1_FE_REG[4] = DFFEAS(A1L288, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--J1_MINI_EV_ID[4] is header:inst39|MINI_EV_ID[4]
J1_MINI_EV_ID[4] = DFFEAS(T5L12Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_BLOCK_LENGTH[4] is header:inst39|BLOCK_LENGTH[4]
J1_BLOCK_LENGTH[4] = DFFEAS(J1L86, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_ORBIT_NMBER[4] is header:inst39|ORBIT_NMBER[4]
J1_ORBIT_NMBER[4] = DFFEAS(T6L22Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_EV_ID[4] is header:inst39|EV_ID[4]
J1_EV_ID[4] = DFFEAS(T5L12Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L34 is header:inst39|fbDtri[4]~399
J1L34 = J1_EV_ID[4] & ( J1L134 & !J1_HEADER_WRD1 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[4]) ) # !J1_EV_ID[4] & ( J1L134 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[4]) );


--J1L35 is header:inst39|fbDtri[4]~400
J1L35 = J1L34 & ( !J1_HEADER_WRD4 & (!J1_HEADER_WRD0 # !J1_BLOCK_LENGTH[4]) # J1_HEADER_WRD4 & !J1_MINI_EV_ID[4] & (!J1_HEADER_WRD0 # !J1_BLOCK_LENGTH[4]) );


--A1L5 is 87[4]~1651
A1L5 = G1_FE_REG[4] & !J1L35 & ( !SB1_q_b[4] & G1_FIFO_DATA_ENABLE & (!G1L169 # G1L121) # SB1_q_b[4] & (!G1L169 # G1L121) ) # !G1_FE_REG[4] & !J1L35 & ( G1L121 & G1L169 & (G1_FIFO_DATA_ENABLE # SB1_q_b[4]) );


--G1_FE_REG[3] is ddlctrlr:inst20|FE_REG[3]
G1_FE_REG[3] = DFFEAS(A1L289, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--J1_MINI_EV_ID[3] is header:inst39|MINI_EV_ID[3]
J1_MINI_EV_ID[3] = DFFEAS(T5L9Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_BLOCK_LENGTH[3] is header:inst39|BLOCK_LENGTH[3]
J1_BLOCK_LENGTH[3] = DFFEAS(J1L82, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_ORBIT_NMBER[3] is header:inst39|ORBIT_NMBER[3]
J1_ORBIT_NMBER[3] = DFFEAS(T6L17Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_EV_ID[3] is header:inst39|EV_ID[3]
J1_EV_ID[3] = DFFEAS(T5L9Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L32 is header:inst39|fbDtri[3]~401
J1L32 = J1_EV_ID[3] & ( J1L134 & !J1_HEADER_WRD1 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[3]) ) # !J1_EV_ID[3] & ( J1L134 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[3]) );


--J1L33 is header:inst39|fbDtri[3]~402
J1L33 = J1L32 & ( !J1_HEADER_WRD4 & (!J1_HEADER_WRD0 # !J1_BLOCK_LENGTH[3]) # J1_HEADER_WRD4 & !J1_MINI_EV_ID[3] & (!J1_HEADER_WRD0 # !J1_BLOCK_LENGTH[3]) );


--A1L4 is 87[3]~1652
A1L4 = G1_FE_REG[3] & !J1L33 & ( !SB1_q_b[3] & G1_FIFO_DATA_ENABLE & (!G1L169 # G1L121) # SB1_q_b[3] & (!G1L169 # G1L121) ) # !G1_FE_REG[3] & !J1L33 & ( G1L121 & G1L169 & (G1_FIFO_DATA_ENABLE # SB1_q_b[3]) );


--J1_MINI_EV_ID[2] is header:inst39|MINI_EV_ID[2]
J1_MINI_EV_ID[2] = DFFEAS(T5L6Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_BLOCK_LENGTH[2] is header:inst39|BLOCK_LENGTH[2]
J1_BLOCK_LENGTH[2] = DFFEAS(T3L7Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_ORBIT_NMBER[2] is header:inst39|ORBIT_NMBER[2]
J1_ORBIT_NMBER[2] = DFFEAS(T6L12Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_EV_ID[2] is header:inst39|EV_ID[2]
J1_EV_ID[2] = DFFEAS(T5L6Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L30 is header:inst39|fbDtri[2]~403
J1L30 = J1_EV_ID[2] & ( J1L134 & !J1_HEADER_WRD1 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[2]) ) # !J1_EV_ID[2] & ( J1L134 & (!J1_HEADER_WRD2 # !J1_ORBIT_NMBER[2]) );


--J1L31 is header:inst39|fbDtri[2]~404
J1L31 = J1L30 & ( !J1_HEADER_WRD4 & (!J1_HEADER_WRD0 # !J1_BLOCK_LENGTH[2]) # J1_HEADER_WRD4 & !J1_MINI_EV_ID[2] & (!J1_HEADER_WRD0 # !J1_BLOCK_LENGTH[2]) );


--G1_FE_REG[2] is ddlctrlr:inst20|FE_REG[2]
G1_FE_REG[2] = DFFEAS(A1L290, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--A1L3 is 87[2]~1653
A1L3 = G1_FE_REG[2] & ( !J1L31 & (G1_FIFO_DATA_ENABLE # SB1_q_b[2]) ) # !G1_FE_REG[2] & ( !G1L111 & !J1L31 & (G1_FIFO_DATA_ENABLE # SB1_q_b[2]) );


--G1_FE_REG[1] is ddlctrlr:inst20|FE_REG[1]
G1_FE_REG[1] = DFFEAS(A1L291, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--J1_ORBIT_NMBER[1] is header:inst39|ORBIT_NMBER[1]
J1_ORBIT_NMBER[1] = DFFEAS(T6L7Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_EV_ID[1] is header:inst39|EV_ID[1]
J1_EV_ID[1] = DFFEAS(T5L3Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_MINI_EV_ID[1] is header:inst39|MINI_EV_ID[1]
J1_MINI_EV_ID[1] = DFFEAS(T5L3Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_BLOCK_LENGTH[1] is header:inst39|BLOCK_LENGTH[1]
J1_BLOCK_LENGTH[1] = DFFEAS(T3L4Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L28 is header:inst39|fbDtri[1]~405
J1L28 = J1_BLOCK_LENGTH[1] & ( J1L25 & !J1_HEADER_WRD0 & (!J1_HEADER_WRD4 # !J1_MINI_EV_ID[1]) ) # !J1_BLOCK_LENGTH[1] & ( J1L25 & (!J1_HEADER_WRD4 # !J1_MINI_EV_ID[1]) );


--J1L29 is header:inst39|fbDtri[1]~406
J1L29 = J1L28 & ( !J1_HEADER_WRD2 & (!J1_HEADER_WRD1 # !J1_EV_ID[1]) # J1_HEADER_WRD2 & !J1_ORBIT_NMBER[1] & (!J1_HEADER_WRD1 # !J1_EV_ID[1]) );


--A1L2 is 87[1]~1654
A1L2 = G1_FE_REG[1] & !J1L29 & ( !SB1_q_b[1] & G1_FIFO_DATA_ENABLE & (!G1L169 # G1L121) # SB1_q_b[1] & (!G1L169 # G1L121) ) # !G1_FE_REG[1] & !J1L29 & ( G1L121 & G1L169 & (G1_FIFO_DATA_ENABLE # SB1_q_b[1]) );


--G1_FE_REG[0] is ddlctrlr:inst20|FE_REG[0]
G1_FE_REG[0] = DFFEAS(A1L292, WB1__clk0,  ,  , G1L149,  ,  ,  ,  );


--J1_ORBIT_NMBER[0] is header:inst39|ORBIT_NMBER[0]
J1_ORBIT_NMBER[0] = DFFEAS(T6L2Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_EV_ID[0] is header:inst39|EV_ID[0]
J1_EV_ID[0] = DFFEAS(T5L1Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1_MINI_EV_ID[0] is header:inst39|MINI_EV_ID[0]
J1_MINI_EV_ID[0] = DFFEAS(T5L1Q, WB1__clk0,  ,  , L0_EXT,  ,  ,  ,  );


--J1_BLOCK_LENGTH[0] is header:inst39|BLOCK_LENGTH[0]
J1_BLOCK_LENGTH[0] = DFFEAS(T3L2Q, WB1__clk0,  ,  , G1_READ_HEADER_START,  ,  ,  ,  );


--J1L26 is header:inst39|fbDtri[0]~407
J1L26 = J1_BLOCK_LENGTH[0] & ( J1L25 & !J1_HEADER_WRD0 & (!J1_HEADER_WRD4 # !J1_MINI_EV_ID[0]) ) # !J1_BLOCK_LENGTH[0] & ( J1L25 & (!J1_HEADER_WRD4 # !J1_MINI_EV_ID[0]) );


--J1L27 is header:inst39|fbDtri[0]~408
J1L27 = J1L26 & ( !J1_HEADER_WRD2 & (!J1_HEADER_WRD1 # !J1_EV_ID[0]) # J1_HEADER_WRD2 & !J1_ORBIT_NMBER[0] & (!J1_HEADER_WRD1 # !J1_EV_ID[0]) );


--A1L1 is 87[0]~1655
A1L1 = G1_FE_REG[0] & !J1L27 & ( !SB1_q_b[0] & G1_FIFO_DATA_ENABLE & (!G1L169 # G1L121) # SB1_q_b[0] & (!G1L169 # G1L121) ) # !G1_FE_REG[0] & !J1L27 & ( G1L121 & G1L169 & (G1_FIFO_DATA_ENABLE # SB1_q_b[0]) );


--G1L290 is ddlctrlr:inst20|SIU_TRI_ctrl~10
G1L290 = G1_SEND_END1 & !G1_WRITE_fbTEN_pulse & G1_READ_DATA_TRANSFER;


--G1_STRD_WAIT_STATE2a is ddlctrlr:inst20|STRD_WAIT_STATE2a
G1_STRD_WAIT_STATE2a = DFFEAS(G1L316, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L108 is ddlctrlr:inst20|END_ALL~2
G1L108 = !G1L169 # G1_SEND_END1 & !G1_READ_STATUS & G1_STRD_WAIT_STATE2a;


--G1_CMD_CLR[1] is ddlctrlr:inst20|CMD_CLR[1]
G1_CMD_CLR[1] = DFFEAS(G1_CMD_CLR[0], WB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L67 is ddlctrlr:inst20|CMD_DEC_REG[7]~102
G1L67 = G1L50 & G1_CMD_CLR[1] # !G1L50 & G1_CMD_CLR[1] # G1L50 & !G1_CMD_CLR[1] # !G1L50 & !G1_CMD_CLR[1] & ( !inst44 # G1_BLOCK_READ_WAIT2 & G1L104 # G1_BLOCK_WRITE_LOOP );


--QB1L14 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|state_middle~124
QB1L14 = G1_$00003 & ( !QB1_state_empty & !G1_BLOCK_WRITE_START & G1_WR_FIFO ) # !G1_$00003 & ( !G1_BLOCK_WRITE_START & (!QB1_state_empty & G1_WR_FIFO # QB1_state_full) );


--QB1L15 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|state_middle~125
QB1L15 = QB1L14 # !QB1L14 & ( QB1_state_middle & QB1L1 & (!QB1L7 # !QB1L8) );


--inst11 is inst11
inst11 = DFFEAS(A1L319, !GLOBAL(CLK40), inst44,  ,  ,  ,  ,  ,  );


--G1L289 is ddlctrlr:inst20|SIU_TRI_ctrl~9
G1L289 = G1_WRITE_fbTEN_pulse & G1_READ_DATA_TRANSFER;


--J1_HEADER_WRD6 is header:inst39|HEADER_WRD6
J1_HEADER_WRD6 = DFFEAS(J1_HEADER_WRD5, WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--PB1L11 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~11
PB1L11 = PB1_valid_rreq # G1_BLOCK_WRITE_START;


--PB1L10 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~10
PB1L10 = !G1_BLOCK_WRITE_START & T2L2Q;


--PB1L9 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~9
PB1L9 = !G1_BLOCK_WRITE_START & T2L7Q;


--PB1L8 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~8
PB1L8 = !G1_BLOCK_WRITE_START & T2L12Q;


--PB1L7 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~7
PB1L7 = !G1_BLOCK_WRITE_START & T2L17Q;


--PB1L6 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~6
PB1L6 = !G1_BLOCK_WRITE_START & T2L22Q;


--PB1L5 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~5
PB1L5 = !G1_BLOCK_WRITE_START & T2L27Q;


--PB1L4 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~4
PB1L4 = !G1_BLOCK_WRITE_START & T2L32Q;


--PB1L3 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~3
PB1L3 = !G1_BLOCK_WRITE_START & T2L37Q;


--PB1L2 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~2
PB1L2 = !G1_BLOCK_WRITE_START & T2L42Q;


--PB1L1 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|_~1
PB1L1 = !G1_BLOCK_WRITE_START & T2L47Q;


--G1_RCB_STATUS_LOOP is ddlctrlr:inst20|RCB_STATUS_LOOP
G1_RCB_STATUS_LOOP = DFFEAS(G1L255, !WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L21 is ddlctrlr:inst20|_~1964
G1L21 = G1_SEND_END1 & G1_READ_STATUS & G1_STRD_WAIT_STATE2a;


--TB1_dffe4a[2] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[2]
TB1_dffe4a[2] = DFFEAS(TB1_dffe4a[3], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--J1L57 is header:inst39|HEADER_WRD0~15
J1L57 = G1_READ_HEADER_START & !J1_IDLE;


--G1L316 is ddlctrlr:inst20|STRD_WAIT_STATE2a~2
G1L316 = !G1_SEND_END1 & G1_STRD_WAIT_STATE2a # G1L196;


--G1_CMD_CLR[0] is ddlctrlr:inst20|CMD_CLR[0]
G1_CMD_CLR[0] = DFFEAS(G1L56, WB1__clk0,  ,  ,  ,  ,  ,  ,  );


--A1L319 is inst11~74
A1L319 = inst11 & ( !G1_READ_EOB1 & (!G1_CMD_DEC_REG[7] # !G1L150) ) # !inst11 & ( L0_EXT );


--J1_HEADER_WRD5 is header:inst39|HEADER_WRD5
J1_HEADER_WRD5 = DFFEAS(J1_HEADER_WRD4, WB1__clk0, inst44,  ,  ,  ,  ,  ,  );


--G1L255 is ddlctrlr:inst20|RCB_STATUS_LOOP~2
G1L255 = G1L18 & ( G1_STRD_WAIT_STATE2 & G1_FE_REG[24] & G1L9 # G1_BLOCK_WRITE_LOOP ) # !G1L18 & ( G1_STRD_WAIT_STATE2 & G1_FE_REG[24] & G1L9 );


--TB1_dffe4a[3] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[3]
TB1_dffe4a[3] = DFFEAS(TB1_dffe4a[4], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--T5L10 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[3]~246
T5L10 = T5L1Q & T5L3Q & T5L6Q & T5L9Q;


--T5L19 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[6]~247
T5L19 = T5L10 & T5L12Q & T5L15Q & T5L18Q;


--T5L28 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[9]~248
T5L28 = T5L19 & T5L21Q & T5L24Q & T5L27Q;


--T5L34 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[11]~249
T5L34 = inst44 & (!T5L33Q $ (!T5L28 # !T5L30Q));


--Y15L1 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|lpm_compare:$00021|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|_~4
Y15L1 = T5L30Q & !T5L27Q & T5L24Q;


--T5L4 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[1]~250
T5L4 = T5L3Q & T5L1Q;


--Y18L2 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|lpm_compare:$00021|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|_~23
Y18L2 = T5L18Q & T5L15Q & !T5L12Q & !T5L6Q;


--Y18L1 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|lpm_compare:$00021|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|_~2
Y18L1 = T5L21Q & T5L9Q & T5L4 & Y18L2;


--T5L7 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[2]~251
T5L7 = T5L6Q & T5L4;


--T5L16 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[5]~252
T5L16 = T5L7 & T5L9Q & T5L12Q & T5L15Q;


--T5L25 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[8]~253
T5L25 = T5L16 & T5L18Q & T5L21Q & T5L24Q;


--T5L35 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[11]~254
T5L35 = T5L25 & T5L27Q & T5L30Q & T5L33Q;


--T5L41 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|cout_bit~14
T5L41 = !T5L42 & (!Y15L1 # !T5L33Q # !Y18L1);


--T5L32 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[11]~12
T5L32 = inst44 & !T5L41;


--T5L31 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[10]~255
T5L31 = inst44 & (!T5L30Q $ (!T5L25 # !T5L27Q));


--T5L13 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[4]~256
T5L13 = T5L4 & T5L6Q & T5L9Q & T5L12Q;


--T5L22 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[7]~257
T5L22 = T5L13 & T5L15Q & T5L18Q & T5L21Q;


--T5L29 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[9]~258
T5L29 = inst44 & (!T5L27Q $ (!T5L22 # !T5L24Q));


--T5L26 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[8]~259
T5L26 = inst44 & (!T5L24Q $ (!T5L19 # !T5L21Q));


--T5L23 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[7]~260
T5L23 = inst44 & (!T5L21Q $ (!T5L16 # !T5L18Q));


--T5L20 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[6]~261
T5L20 = inst44 & (!T5L18Q $ (!T5L13 # !T5L15Q));


--T5L17 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[5]~262
T5L17 = inst44 & (!T5L15Q $ (!T5L10 # !T5L12Q));


--T5L14 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[4]~263
T5L14 = inst44 & (!T5L12Q $ (!T5L7 # !T5L9Q));


--T5L11 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[3]~264
T5L11 = inst44 & (!T5L9Q $ (!T5L4 # !T5L6Q));


--T5L8 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[2]~265
T5L8 = inst44 & (!T5L6Q $ (!T5L1Q # !T5L3Q));


--T5L5 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[1]~266
T5L5 = inst44 & (!T5L3Q $ !T5L1Q);


--T5L2 is LHCBUNCH:inst|lhccntr:inst|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|counter_cell[0]~267
T5L2 = inst44 & !T5L1Q;


--TB1_dffe4a[4] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[4]
TB1_dffe4a[4] = DFFEAS(TB1_dffe4a[5], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--TB1_dffe4a[5] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[5]
TB1_dffe4a[5] = DFFEAS(TB1_dffe4a[6], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--TB1_dffe4a[6] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[6]
TB1_dffe4a[6] = DFFEAS(TB1_dffe4a[7], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--TB1_dffe4a[7] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[7]
TB1_dffe4a[7] = DFFEAS(TB1_dffe4a[8], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--TB1_dffe4a[8] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[8]
TB1_dffe4a[8] = DFFEAS(TB1_dffe4a[9], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--TB1_dffe4a[9] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[9]
TB1_dffe4a[9] = DFFEAS(TB1_dffe4a[10], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--TB1_dffe4a[10] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[10]
TB1_dffe4a[10] = DFFEAS(TB1_dffe4a[11], GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--TB1_dffe4a[11] is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe4a[11]
TB1_dffe4a[11] = DFFEAS(TB1L39, GLOBAL(CLK40), !TB1_wire_w_lg_shift_reg_clear50w[0],  , TB1L36,  ,  ,  ,  );


--TB1L36 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|rublock_shiftnld~9
TB1L36 = TB1_dffe10 # TB1_dffe9;


--TB1L41 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|width_counter_all_done~18
TB1L41 = VB1_wire_counter_reg_bit21a_regout[3] & VB1_wire_counter_reg_bit21a_regout[0] & !VB1_wire_counter_reg_bit21a_regout[2] & VB1_wire_counter_reg_bit21a_regout[1];


--TB1L20 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe6~37
TB1L20 = TB1_dffe8 # !TB1_dffe8 & ( TB1_dffe6 # TB1_dffe7 # TB1_dffe10 # TB1_dffe9 );


--TB1L18 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe5~113
TB1L18 = read_param & ( !TB1L36 & (!TB1_dffe5 # TB1L20) # TB1L36 & !TB1L41 & (!TB1_dffe5 # TB1L20) ) # !read_param & ( TB1_dffe5 & TB1L20 & (!TB1L36 # !TB1L41) );


--TB1L42 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|width_counter_param_width_match~301
TB1L42 = TB1_dffe19a[1] & ( !VB1_wire_counter_reg_bit21a_regout[1] & (!VB1_wire_counter_reg_bit21a_regout[3] $ (!TB1_dffe19a[2] & !TB1_dffe19a[0])) ) # !TB1_dffe19a[1] & ( !VB1_wire_counter_reg_bit21a_regout[3] & (!VB1_wire_counter_reg_bit21a_regout[1] $ (TB1_dffe19a[2] & !TB1_dffe19a[0])) );


--TB1L43 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|width_counter_param_width_match~302
TB1L43 = TB1_dffe19a[1] & ( !TB1_dffe19a[0] & !VB1_wire_counter_reg_bit21a_regout[0] & (!VB1_wire_counter_reg_bit21a_regout[2] $ !TB1_dffe19a[2]) # TB1_dffe19a[0] & !VB1_wire_counter_reg_bit21a_regout[2] & (!VB1_wire_counter_reg_bit21a_regout[0] $ !TB1_dffe19a[2]) ) # !TB1_dffe19a[1] & ( !VB1_wire_counter_reg_bit21a_regout[2] & TB1_dffe19a[0] & (!VB1_wire_counter_reg_bit21a_regout[0] $ TB1_dffe19a[2]) # VB1_wire_counter_reg_bit21a_regout[2] & VB1_wire_counter_reg_bit21a_regout[0] & (!TB1_dffe19a[0]) );


--TB1L25 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe9~220
TB1L25 = TB1_dffe9 & (!TB1L42 # !TB1L43);


--TB1L39 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|shift_reg_serial_in~85
TB1L39 = TB1L25 & TB1_dffe18;


--VB1L18 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|alt_remote_cntr_b88:cntr3|wire_cntr3_w_lg_cnt_en350w[0]~2
VB1L18 = TB1_dffe6 # TB1L36;


--TB1L28 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe10~254
TB1L28 = TB1L43 & ( !TB1L41 & (TB1_dffe9 & TB1L42 # TB1_dffe10) ) # !TB1L43 & ( TB1_dffe10 & !TB1L41 );


--TB1L1 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|bit_counter_param_start_match~238
TB1L1 = UB1_wire_counter_reg_bit20a_regout[1] & ( !TB1_dffe19a[0] & (!TB1_dffe19a[2] & TB1_dffe19a[1] & UB1_wire_counter_reg_bit20a_regout[3] # TB1_dffe19a[2] & !TB1_dffe19a[1] & !UB1_wire_counter_reg_bit20a_regout[3]) ) # !UB1_wire_counter_reg_bit20a_regout[1] & ( !TB1_dffe19a[0] & !UB1_wire_counter_reg_bit20a_regout[3] & (!TB1_dffe19a[2] $ TB1_dffe19a[1]) # TB1_dffe19a[0] & (!UB1_wire_counter_reg_bit20a_regout[3] $ (!TB1_dffe19a[2] & TB1_dffe19a[1])) );


--TB1L2 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|bit_counter_param_start_match~239
TB1L2 = UB1_wire_counter_reg_bit20a_regout[0] & ( TB1_dffe19a[0] & UB1_wire_counter_reg_bit20a_regout[2] & (!TB1_dffe19a[2] $ !TB1_dffe19a[1]) ) # !UB1_wire_counter_reg_bit20a_regout[0] & ( !UB1_wire_counter_reg_bit20a_regout[2] & (!TB1_dffe19a[2] $ (TB1_dffe19a[1])) # UB1_wire_counter_reg_bit20a_regout[2] & !TB1_dffe19a[0] & (!TB1_dffe19a[2] $ !TB1_dffe19a[1]) );


--TB1L3 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|bit_counter_param_start_match~240
TB1L3 = !UB1_wire_counter_reg_bit20a_regout[4] & TB1L1 & TB1L2;


--TB1L26 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe9~221
TB1L26 = TB1L3 & ( !TB1L41 & TB1L25 # TB1_dffe8 # TB1_dffe7 ) # !TB1L3 & ( !TB1L41 & TB1L25 );


--TB1L23 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|dffe8~48
TB1L23 = !TB1L3 & (TB1_dffe8 # TB1_dffe7);


--TB1L35 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|rublock_regin~240
TB1L35 = !TB1L25 & TB1_dffe18 # TB1L25 & (TB1_dffe4a[0]);


--TB1L37 is alt_remote:inst3|alt_remote_rmtupdt_l3m:alt_remote_rmtupdt_l3m_component|rublock_shiftnld~10
TB1L37 = TB1_dffe8 # TB1_dffe10 # TB1_dffe9;


--G1L89 is ddlctrlr:inst20|DATABUS_ADD[0]~734
G1L89 = !G1_INCREMENT_COLUMN2 & !G1_CLMN_READ_STATUS & !G1_CLMN_READ_STATUS1;


--G1L90 is ddlctrlr:inst20|DATABUS_ADD[0]~735
G1L90 = !G1_SEL_COLUMN & !G1_STATUS_READ1 & !G1_STATUS_READ2 & !G1_STATE_CHANGE2;


--G1L99 is ddlctrlr:inst20|DATABUS_ADD[7]~736
G1L99 = !G1_DATA_CONF1 & !G1_DATA_CONF2 & ( !G1_STATE_CHANGE & !G1_STATEWR_2A & !G1_STATEWR_1 & !G1_STATEWR_2 );


--G1L91 is ddlctrlr:inst20|DATABUS_ADD[0]~737
G1L91 = G1_DATA_CONF & ( !G1L89 # !G1L90 # G1_FE_REG[28] ) # !G1_DATA_CONF & ( !G1L89 # !G1L90 # G1_FE_REG[28] & !G1L99 );


--G1L22 is ddlctrlr:inst20|_~1965
G1L22 = !G1_WORD_NMBER_COMP[3] & !G1_WRD_NMBER[3] & (!G1_WORD_NMBER_COMP[9] $ G1_WRD_NMBER[9]) # G1_WORD_NMBER_COMP[3] & G1_WRD_NMBER[3] & (!G1_WORD_NMBER_COMP[9] $ G1_WRD_NMBER[9]);


--G1L23 is ddlctrlr:inst20|_~1966
G1L23 = G1_WRD_NMBER[5] & ( G1L22 & G1_WORD_NMBER_COMP[5] & (!G1_WORD_NMBER_COMP[6] $ G1_WRD_NMBER[6]) ) # !G1_WRD_NMBER[5] & ( G1L22 & !G1_WORD_NMBER_COMP[5] & (!G1_WORD_NMBER_COMP[6] $ G1_WRD_NMBER[6]) );


--G1L24 is ddlctrlr:inst20|_~1967
G1L24 = !G1_WORD_NMBER_COMP[2] & !G1_WRD_NMBER[2] & (!G1_WORD_NMBER_COMP[0] $ G1_WRD_NMBER[0]) # G1_WORD_NMBER_COMP[2] & G1_WRD_NMBER[2] & (!G1_WORD_NMBER_COMP[0] $ G1_WRD_NMBER[0]);


--G1L25 is ddlctrlr:inst20|_~1968
G1L25 = G1_WRD_NMBER[1] & ( G1L24 & G1_WORD_NMBER_COMP[1] & (!G1_WORD_NMBER_COMP[7] $ G1_WRD_NMBER[7]) ) # !G1_WRD_NMBER[1] & ( G1L24 & !G1_WORD_NMBER_COMP[1] & (!G1_WORD_NMBER_COMP[7] $ G1_WRD_NMBER[7]) );


--G1L26 is ddlctrlr:inst20|_~1969
G1L26 = G1L25 & ( !G1_WORD_NMBER_COMP[8] & !G1_WRD_NMBER[8] & (!G1_WORD_NMBER_COMP[4] $ G1_WRD_NMBER[4]) # G1_WORD_NMBER_COMP[8] & G1_WRD_NMBER[8] & (!G1_WORD_NMBER_COMP[4] $ G1_WRD_NMBER[4]) );


--G1L92 is ddlctrlr:inst20|DATABUS_ADD[1]~738
G1L92 = G1L26 & ( inst30 & (G1_LOOP_DATA_WAIT & !G1L23 # G1_LOOP_DATA) ) # !G1L26 & ( inst30 & (G1_LOOP_DATA_WAIT # G1_LOOP_DATA) );


--G1L93 is ddlctrlr:inst20|DATABUS_ADD[1]~739
G1L93 = !G1_OPEN_DATA2 & !G1_DATA_WR2 & !G1_DATA_CONF3;


--G1L94 is ddlctrlr:inst20|DATABUS_ADD[1]~740
G1L94 = G1_FE_REG[29] & ( !G1L99 # !G1L93 # G1L92 # G1_DATA_CONF ) # !G1_FE_REG[29] & ( !G1L93 # G1L92 );


--G1L95 is ddlctrlr:inst20|DATABUS_ADD[2]~741
G1L95 = G1_FE_REG[30] & ( !G1L99 # G1_OPEN_DATA # G1_DATA_CONF3 # G1_DATA_CONF ) # !G1_FE_REG[30] & ( G1_OPEN_DATA # G1_DATA_CONF3 );


--G1L345 is ddlctrlr:inst20|WRITE_fbTEN~19
G1L345 = G1_LOOP_DATA_WAIT & (!inst30 # !G1L23 # !G1L26);


--G1L346 is ddlctrlr:inst20|WRITE_fbTEN~20
G1L346 = !WB1__clk2 & G1L345 # G1_CLMN_READ_STATUS1;


--G1L285 is ddlctrlr:inst20|SEND_END1~59
G1L285 = !G1_SEL_COLUMN & !G1_LOOP_DATA_WAIT & !G1_CLMN_READ_END & !G1_STATE_CHANGE1;


--G1L286 is ddlctrlr:inst20|SEND_END1~60
G1L286 = !G1_LOOP_DATA & !G1_OPEN_DATA2 & !G1_INCREMENT_COLUMN;


--G1L287 is ddlctrlr:inst20|SEND_END1~61
G1L287 = !G1_SEND_END1 & ( !G1_INCREMENT_COLUMN2 & G1L286 & G1_IDLE_LOCAL & !G1_SEND_END );


--C1L5 is LHCBUNCH:inst|inst7~26
C1L5 = G1L287 & ( !G1_STATE_CHANGE & !G1_STATEWR_2A & !G1_SEL_FUNCTION & G1L285 );


--C1L6 is LHCBUNCH:inst|inst7~27
C1L6 = !C1_inst7 & (C1L5 # G1L92) # C1_inst7 & (!T4L107Q);


--G1L27 is ddlctrlr:inst20|_~1970
G1L27 = inst30 & G1_LOOP_DATA_WAIT & G1L23 & G1L26;


--G1L100 is ddlctrlr:inst20|DATABUS_ADD[7]~742
G1L100 = !G1_INCREMENT_COLUMN2 & !G1_CLMN_READ_STATUS & !G1_CLMN_READ_STATUS1 & !G1_OPEN_DATA;


--G1L101 is ddlctrlr:inst20|DATABUS_ADD[7]~743
G1L101 = G1L286 & G1L100 & ( !G1_LOOP_DATA_WAIT # inst30 & G1L23 & G1L26 );


--G1L102 is ddlctrlr:inst20|DATABUS_ADD[7]~744
G1L102 = !G1_DATA_WR3 & ( !G1_STATUS_READ1 & !G1_STATUS_READ2 & !G1_DATA_WR2 & !G1_DATA_WR1 );


--G1L96 is ddlctrlr:inst20|DATABUS_ADD[4]~745
G1L96 = G1L102 & ( !G1L99 & (!G1L101 & G1_COLUMN_NMBER[0] # G1_FE_REG[24]) # G1L99 & !G1L101 & G1_COLUMN_NMBER[0] ) # !G1L102 & ( !G1L101 & G1_COLUMN_NMBER[0] # G1_FE_REG[24] );


--G1L97 is ddlctrlr:inst20|DATABUS_ADD[5]~746
G1L97 = G1_FE_REG[25] & ( !G1L99 # !G1L102 # !G1L101 & G1_COLUMN_NMBER[1] ) # !G1_FE_REG[25] & ( !G1L101 & G1_COLUMN_NMBER[1] );


--G1L98 is ddlctrlr:inst20|DATABUS_ADD[6]~747
G1L98 = G1_FE_REG[26] & ( !G1L99 # !G1L102 # !G1L101 & G1_COLUMN_NMBER[2] ) # !G1_FE_REG[26] & ( !G1L101 & G1_COLUMN_NMBER[2] );


--G1L103 is ddlctrlr:inst20|DATABUS_ADD[7]~748
G1L103 = G1_FE_REG[27] & ( !G1L99 # !G1L102 # !G1L101 & G1_COLUMN_NMBER[3] ) # !G1_FE_REG[27] & ( !G1L101 & G1_COLUMN_NMBER[3] );


--G1L171 is ddlctrlr:inst20|LOC_CSn~96
G1L171 = G1L285 & G1L287 & ( !G1_STATE_CHANGE & !G1_STATEWR_2A & !G1_SEL_FUNCTION # G1L92 ) # !G1L285 & G1L287 & ( G1L92 ) # G1L285 & !G1L287 & ( G1L92 ) # !G1L285 & !G1L287 & ( G1L92 );


--G1L70 is ddlctrlr:inst20|COLUMN_NMBER[0]~50
G1L70 = !G1_COLUMN_NMBER[0];


--J1L67 is header:inst39|IDLE~133
J1L67 = !J1_HEADER_END;


--G1L56 is ddlctrlr:inst20|CMD_CLR[0]~7
G1L56 = G1L149;


--inst28 is inst28
inst28 = LCELL(inst24);


--G1_$00002 is ddlctrlr:inst20|$00002
G1_$00002 = LCELL(WB1__clk0);


--~GND is ~GND
~GND = GND;


--A1L114 is DATABUS_ADD[12]~5
--operation mode is output

A1L114 = OUTPUT(OPNDRN(VCC));


--A1L111 is DATABUS_ADD[11]~6
--operation mode is output

A1L111 = OUTPUT(OPNDRN(VCC));


--A1L108 is DATABUS_ADD[10]~7
--operation mode is output

A1L108 = OUTPUT(OPNDRN(VCC));


--A1L105 is DATABUS_ADD[9]~8
--operation mode is output

A1L105 = OUTPUT(OPNDRN(VCC));


--A1L102 is DATABUS_ADD[8]~9
--operation mode is output

A1L102 = OUTPUT(OPNDRN(VCC));


--A1L161 is fbCTRLn~0
--operation mode is bidir

A1L161 = A1L163;

--A1L163 is fbCTRLn~21
--operation mode is bidir

A1L163_tri_out = TRI(inst28, G1L295);
A1L163 = BIDIR(A1L163_tri_out);


--A1L294 is fbTENn~0
--operation mode is bidir

A1L294 = A1L296;

--A1L296 is fbTENn~23
--operation mode is bidir

A1L296_tri_out = TRI(A1L317, G1L295);
A1L296 = BIDIR(A1L296_tri_out);


--A1L261 is fbD~0
--operation mode is bidir

A1L261 = A1L260;

--A1L260 is fbD[31]~96
--operation mode is bidir

A1L260_tri_out = TRI(A1L34, A1L23);
A1L260 = BIDIR(A1L260_tri_out);


--A1L262 is fbD~1
--operation mode is bidir

A1L262 = A1L257;

--A1L257 is fbD[30]~97
--operation mode is bidir

A1L257_tri_out = TRI(A1L33, A1L23);
A1L257 = BIDIR(A1L257_tri_out);


--A1L263 is fbD~2
--operation mode is bidir

A1L263 = A1L254;

--A1L254 is fbD[29]~98
--operation mode is bidir

A1L254_tri_out = TRI(A1L32, A1L23);
A1L254 = BIDIR(A1L254_tri_out);


--A1L264 is fbD~3
--operation mode is bidir

A1L264 = A1L251;

--A1L251 is fbD[28]~99
--operation mode is bidir

A1L251_tri_out = TRI(A1L31, A1L23);
A1L251 = BIDIR(A1L251_tri_out);


--A1L265 is fbD~4
--operation mode is bidir

A1L265 = A1L248;

--A1L248 is fbD[27]~100
--operation mode is bidir

A1L248_tri_out = TRI(A1L30, A1L23);
A1L248 = BIDIR(A1L248_tri_out);


--A1L266 is fbD~5
--operation mode is bidir

A1L266 = A1L245;

--A1L245 is fbD[26]~101
--operation mode is bidir

A1L245_tri_out = TRI(A1L29, A1L23);
A1L245 = BIDIR(A1L245_tri_out);


--A1L267 is fbD~6
--operation mode is bidir

A1L267 = A1L242;

--A1L242 is fbD[25]~102
--operation mode is bidir

A1L242_tri_out = TRI(A1L28, A1L23);
A1L242 = BIDIR(A1L242_tri_out);


--A1L268 is fbD~7
--operation mode is bidir

A1L268 = A1L239;

--A1L239 is fbD[24]~103
--operation mode is bidir

A1L239_tri_out = TRI(A1L27, A1L23);
A1L239 = BIDIR(A1L239_tri_out);


--A1L269 is fbD~8
--operation mode is bidir

A1L269 = A1L236;

--A1L236 is fbD[23]~104
--operation mode is bidir

A1L236_tri_out = TRI(A1L26, A1L23);
A1L236 = BIDIR(A1L236_tri_out);


--A1L270 is fbD~9
--operation mode is bidir

A1L270 = A1L233;

--A1L233 is fbD[22]~105
--operation mode is bidir

A1L233_tri_out = TRI(A1L25, A1L23);
A1L233 = BIDIR(A1L233_tri_out);


--A1L271 is fbD~10
--operation mode is bidir

A1L271 = A1L230;

--A1L230 is fbD[21]~106
--operation mode is bidir

A1L230_tri_out = TRI(A1L24, A1L23);
A1L230 = BIDIR(A1L230_tri_out);


--A1L272 is fbD~11
--operation mode is bidir

A1L272 = A1L227;

--A1L227 is fbD[20]~107
--operation mode is bidir

A1L227_tri_out = TRI(A1L22, A1L23);
A1L227 = BIDIR(A1L227_tri_out);


--A1L273 is fbD~12
--operation mode is bidir

A1L273 = A1L224;

--A1L224 is fbD[19]~108
--operation mode is bidir

A1L224_tri_out = TRI(A1L21, A1L23);
A1L224 = BIDIR(A1L224_tri_out);


--A1L274 is fbD~13
--operation mode is bidir

A1L274 = A1L221;

--A1L221 is fbD[18]~109
--operation mode is bidir

A1L221_tri_out = TRI(A1L20, A1L23);
A1L221 = BIDIR(A1L221_tri_out);


--A1L275 is fbD~14
--operation mode is bidir

A1L275 = A1L218;

--A1L218 is fbD[17]~110
--operation mode is bidir

A1L218_tri_out = TRI(A1L19, A1L23);
A1L218 = BIDIR(A1L218_tri_out);


--A1L276 is fbD~15
--operation mode is bidir

A1L276 = A1L215;

--A1L215 is fbD[16]~111
--operation mode is bidir

A1L215_tri_out = TRI(A1L18, A1L23);
A1L215 = BIDIR(A1L215_tri_out);


--A1L277 is fbD~16
--operation mode is bidir

A1L277 = A1L212;

--A1L212 is fbD[15]~112
--operation mode is bidir

A1L212_tri_out = TRI(A1L16, A1L23);
A1L212 = BIDIR(A1L212_tri_out);


--A1L278 is fbD~17
--operation mode is bidir

A1L278 = A1L209;

--A1L209 is fbD[14]~113
--operation mode is bidir

A1L209_tri_out = TRI(A1L15, A1L23);
A1L209 = BIDIR(A1L209_tri_out);


--A1L279 is fbD~18
--operation mode is bidir

A1L279 = A1L206;

--A1L206 is fbD[13]~114
--operation mode is bidir

A1L206_tri_out = TRI(A1L14, A1L23);
A1L206 = BIDIR(A1L206_tri_out);


--A1L280 is fbD~19
--operation mode is bidir

A1L280 = A1L203;

--A1L203 is fbD[12]~115
--operation mode is bidir

A1L203_tri_out = TRI(A1L13, A1L23);
A1L203 = BIDIR(A1L203_tri_out);


--A1L281 is fbD~20
--operation mode is bidir

A1L281 = A1L200;

--A1L200 is fbD[11]~116
--operation mode is bidir

A1L200_tri_out = TRI(A1L12, A1L23);
A1L200 = BIDIR(A1L200_tri_out);


--A1L282 is fbD~21
--operation mode is bidir

A1L282 = A1L197;

--A1L197 is fbD[10]~117
--operation mode is bidir

A1L197_tri_out = TRI(A1L11, A1L23);
A1L197 = BIDIR(A1L197_tri_out);


--A1L283 is fbD~22
--operation mode is bidir

A1L283 = A1L194;

--A1L194 is fbD[9]~118
--operation mode is bidir

A1L194_tri_out = TRI(A1L10, A1L23);
A1L194 = BIDIR(A1L194_tri_out);


--A1L284 is fbD~23
--operation mode is bidir

A1L284 = A1L191;

--A1L191 is fbD[8]~119
--operation mode is bidir

A1L191_tri_out = TRI(A1L9, A1L23);
A1L191 = BIDIR(A1L191_tri_out);


--A1L285 is fbD~24
--operation mode is bidir

A1L285 = A1L188;

--A1L188 is fbD[7]~120
--operation mode is bidir

A1L188_tri_out = TRI(A1L8, A1L23);
A1L188 = BIDIR(A1L188_tri_out);


--A1L286 is fbD~25
--operation mode is bidir

A1L286 = A1L185;

--A1L185 is fbD[6]~121
--operation mode is bidir

A1L185_tri_out = TRI(A1L7, A1L23);
A1L185 = BIDIR(A1L185_tri_out);


--A1L287 is fbD~26
--operation mode is bidir

A1L287 = A1L182;

--A1L182 is fbD[5]~122
--operation mode is bidir

A1L182_tri_out = TRI(A1L6, A1L23);
A1L182 = BIDIR(A1L182_tri_out);


--A1L288 is fbD~27
--operation mode is bidir

A1L288 = A1L179;

--A1L179 is fbD[4]~123
--operation mode is bidir

A1L179_tri_out = TRI(A1L5, A1L23);
A1L179 = BIDIR(A1L179_tri_out);


--A1L289 is fbD~28
--operation mode is bidir

A1L289 = A1L176;

--A1L176 is fbD[3]~124
--operation mode is bidir

A1L176_tri_out = TRI(A1L4, A1L23);
A1L176 = BIDIR(A1L176_tri_out);


--A1L290 is fbD~29
--operation mode is bidir

A1L290 = A1L173;

--A1L173 is fbD[2]~125
--operation mode is bidir

A1L173_tri_out = TRI(A1L3, A1L23);
A1L173 = BIDIR(A1L173_tri_out);


--A1L291 is fbD~30
--operation mode is bidir

A1L291 = A1L170;

--A1L170 is fbD[1]~126
--operation mode is bidir

A1L170_tri_out = TRI(A1L2, A1L23);
A1L170 = BIDIR(A1L170_tri_out);


--A1L292 is fbD~31
--operation mode is bidir

A1L292 = A1L167;

--A1L167 is fbD[0]~127
--operation mode is bidir

A1L167_tri_out = TRI(A1L1, A1L23);
A1L167 = BIDIR(A1L167_tri_out);


--T3L3 is ddl_fifo:inst1|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00003|alt_counter_stratix:wysi_counter|counter_cell[0]~203
T3L3 = !T3L2Q;


--G1L172 is ddlctrlr:inst20|LOC_CSn~97
G1L172 = !G1L171;


--G1L156 is ddlctrlr:inst20|fo_BSYn~37
G1L156 = !G1_fo_BSYn;


