
module tri_state_bridge_bridge_arbitrator(input  wire clk,
                                          input  wire reset,
                                          input  wire [(0-1)+N:0] req,
                                          output reg [(0-1)+N:0] grant);


endmodule

