# systemverilog_study

## found iverilog complier issue in this [commit](https://github.com/TonyHo722/systemverilog_study/commit/a8b3dfac60a429bef175ba6e1e160ab506515239)

```
tb.sv:10: error: Unable to bind wire/reg/memory `event_a.triggered' in `tb'
tb.sv:10: error: Unable to elaborate wait condition expression.
```
