

================================================================
== Vitis HLS Report for 'wedgePatch_init'
================================================================
* Date:           Mon Aug  5 17:49:10 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      221|      222|  0.663 us|  0.666 us|  221|  222|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_getParallelogramsAndAcceptanceCorners_fu_200  |getParallelogramsAndAcceptanceCorners  |       54|       55|  0.162 us|  0.165 us|   54|   55|     none|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                       Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter  |      163|      163|         5|          1|          1|   160|       yes|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      151|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     0|     4507|     3292|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      273|    -|
|Register             |        -|     -|      167|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     4674|     3748|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |grp_getParallelogramsAndAcceptanceCorners_fu_200  |getParallelogramsAndAcceptanceCorners  |        0|   0|  4507|  3292|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                       |        0|   0|  4507|  3292|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln170_1_fu_210_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln170_fu_222_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln174_1_fu_302_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln174_fu_268_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln177_fu_296_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln179_1_fu_345_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln179_fu_330_p2       |         +|   0|  0|  15|           8|           8|
    |and_ln170_fu_262_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln170_fu_216_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln174_fu_228_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln177_fu_256_p2      |      icmp|   0|  0|   8|           2|           3|
    |or_ln174_fu_274_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln170_1_fu_242_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln170_fu_234_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln174_1_fu_288_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln174_2_fu_308_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln174_fu_280_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln170_fu_250_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 151|          69|          56|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |a_reg_178                   |   9|          2|    5|         10|
    |ap_NS_fsm                   |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |ap_phi_mux_a_phi_fu_182_p4  |   9|          2|    5|         10|
    |ap_phi_mux_i_phi_fu_160_p4  |   9|          2|    3|          6|
    |b_reg_189                   |   9|          2|    2|          4|
    |i_reg_156                   |   9|          2|    3|          6|
    |indvar_flatten13_reg_145    |   9|          2|    8|         16|
    |indvar_flatten_reg_167      |   9|          2|    7|         14|
    |wp_parameters_address0      |  20|          4|    5|         20|
    |wp_parameters_address1      |  20|          4|    5|         20|
    |wp_parameters_ce0           |  14|          3|    1|          3|
    |wp_parameters_ce1           |  14|          3|    1|          3|
    |wp_parameters_d0            |  14|          3|   32|         96|
    |wp_parameters_d1            |  14|          3|   32|         96|
    |wp_parameters_we0           |  14|          3|    1|          3|
    |wp_parameters_we1           |  14|          3|    1|          3|
    |wp_superpoints_address0     |  14|          3|    8|         24|
    |wp_superpoints_ce0          |  14|          3|    1|          3|
    |wp_superpoints_ce1          |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 273|         58|  124|        349|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |a_reg_178                                                      |   5|   0|    5|          0|
    |add_ln179_1_reg_391                                            |   8|   0|    8|          0|
    |ap_CS_fsm                                                      |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                        |   1|   0|    1|          0|
    |b_reg_189                                                      |   2|   0|    2|          0|
    |grp_getParallelogramsAndAcceptanceCorners_fu_200_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_156                                                      |   3|   0|    3|          0|
    |icmp_ln170_reg_360                                             |   1|   0|    1|          0|
    |indvar_flatten13_reg_145                                       |   8|   0|    8|          0|
    |indvar_flatten_reg_167                                         |   7|   0|    7|          0|
    |select_ln170_1_reg_364                                         |   3|   0|    3|          0|
    |select_ln174_1_reg_375                                         |   5|   0|    5|          0|
    |select_ln174_reg_370                                           |   2|   0|    2|          0|
    |superpointsI_load_reg_406                                      |  32|   0|   32|          0|
    |zext_ln179_2_reg_396                                           |   8|   0|   64|         56|
    |zext_ln179_2_reg_396_pp0_iter3_reg                             |   8|   0|   64|         56|
    |icmp_ln170_reg_360                                             |  64|  32|    1|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 167|  32|  216|        112|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|wp_superpoints_address0  |  out|    8|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_ce0       |  out|    1|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_we0       |  out|    1|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_d0        |  out|   32|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_q0        |   in|   32|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_address1  |  out|    8|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_ce1       |  out|    1|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_q1        |   in|   32|   ap_memory|   wp_superpoints|         array|
|wp_parameters_address0   |  out|    5|   ap_memory|    wp_parameters|         array|
|wp_parameters_ce0        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_we0        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_d0         |  out|   32|   ap_memory|    wp_parameters|         array|
|wp_parameters_address1   |  out|    5|   ap_memory|    wp_parameters|         array|
|wp_parameters_ce1        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_we1        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_d1         |  out|   32|   ap_memory|    wp_parameters|         array|
|superpointsI_address0    |  out|    8|   ap_memory|     superpointsI|         array|
|superpointsI_ce0         |  out|    1|   ap_memory|     superpointsI|         array|
|superpointsI_q0          |   in|   32|   ap_memory|     superpointsI|         array|
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 0" [patchMaker.cpp:165]   --->   Operation 10 'getelementptr' 'wp_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wp_parameters_addr_1 = getelementptr i32 %wp_parameters, i64 0, i64 2" [patchMaker.cpp:166]   --->   Operation 11 'getelementptr' 'wp_parameters_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.69ns)   --->   "%store_ln165 = store i32 0, i5 %wp_parameters_addr" [patchMaker.cpp:165]   --->   Operation 12 'store' 'store_ln165' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%store_ln166 = store i32 0, i5 %wp_parameters_addr_1" [patchMaker.cpp:166]   --->   Operation 13 'store' 'store_ln166' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%wp_parameters_addr_2 = getelementptr i32 %wp_parameters, i64 0, i64 4" [patchMaker.cpp:167]   --->   Operation 14 'getelementptr' 'wp_parameters_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%wp_parameters_addr_3 = getelementptr i32 %wp_parameters, i64 0, i64 6" [patchMaker.cpp:168]   --->   Operation 15 'getelementptr' 'wp_parameters_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.69ns)   --->   "%store_ln167 = store i32 0, i5 %wp_parameters_addr_2" [patchMaker.cpp:167]   --->   Operation 16 'store' 'store_ln167' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 17 [1/1] (0.69ns)   --->   "%store_ln168 = store i32 0, i5 %wp_parameters_addr_3" [patchMaker.cpp:168]   --->   Operation 17 'store' 'store_ln168' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln170 = br void" [patchMaker.cpp:170]   --->   Operation 18 'br' 'br_ln170' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln170_1, void %.split4" [patchMaker.cpp:170]   --->   Operation 19 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i3 0, void, i3 %select_ln170_1, void %.split4" [patchMaker.cpp:170]   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln174_2, void %.split4" [patchMaker.cpp:174]   --->   Operation 21 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%a = phi i5 0, void, i5 %select_ln174_1, void %.split4" [patchMaker.cpp:174]   --->   Operation 22 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%b = phi i2 0, void, i2 %add_ln177, void %.split4" [patchMaker.cpp:177]   --->   Operation 23 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln170_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:170]   --->   Operation 24 'add' 'add_ln170_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.58ns)   --->   "%icmp_ln170 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:170]   --->   Operation 26 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %.split4, void" [patchMaker.cpp:170]   --->   Operation 27 'br' 'br_ln170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln170 = add i3 %i, i3 1" [patchMaker.cpp:170]   --->   Operation 28 'add' 'add_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.59ns)   --->   "%icmp_ln174 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:174]   --->   Operation 29 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln170)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln170 = select i1 %icmp_ln174, i5 0, i5 %a" [patchMaker.cpp:170]   --->   Operation 30 'select' 'select_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln170_1 = select i1 %icmp_ln174, i3 %add_ln170, i3 %i" [patchMaker.cpp:170]   --->   Operation 31 'select' 'select_ln170_1' <Predicate = (!icmp_ln170)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln170)   --->   "%xor_ln170 = xor i1 %icmp_ln174, i1 1" [patchMaker.cpp:170]   --->   Operation 32 'xor' 'xor_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.34ns)   --->   "%icmp_ln177 = icmp_eq  i2 %b, i2 2" [patchMaker.cpp:177]   --->   Operation 33 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln170)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln170 = and i1 %icmp_ln177, i1 %xor_ln170" [patchMaker.cpp:170]   --->   Operation 34 'and' 'and_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln174 = add i5 %select_ln170, i5 1" [patchMaker.cpp:174]   --->   Operation 35 'add' 'add_ln174' <Predicate = (!icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln174 = or i1 %and_ln170, i1 %icmp_ln174" [patchMaker.cpp:174]   --->   Operation 36 'or' 'or_ln174' <Predicate = (!icmp_ln170)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %or_ln174, i2 0, i2 %b" [patchMaker.cpp:174]   --->   Operation 37 'select' 'select_ln174' <Predicate = (!icmp_ln170)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln174_1 = select i1 %and_ln170, i5 %add_ln174, i5 %select_ln170" [patchMaker.cpp:174]   --->   Operation 38 'select' 'select_ln174_1' <Predicate = (!icmp_ln170)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.43ns)   --->   "%add_ln177 = add i2 %select_ln174, i2 1" [patchMaker.cpp:177]   --->   Operation 39 'add' 'add_ln177' <Predicate = (!icmp_ln170)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln174_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:174]   --->   Operation 40 'add' 'add_ln174_1' <Predicate = (!icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.30ns)   --->   "%select_ln174_2 = select i1 %icmp_ln174, i7 1, i7 %add_ln174_1" [patchMaker.cpp:174]   --->   Operation 41 'select' 'select_ln174_2' <Predicate = (!icmp_ln170)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.41>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln170_1, i4 0" [patchMaker.cpp:179]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i7 %tmp" [patchMaker.cpp:174]   --->   Operation 43 'zext' 'zext_ln174' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i5 %select_ln174_1" [patchMaker.cpp:179]   --->   Operation 44 'zext' 'zext_ln179' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln179 = add i8 %zext_ln174, i8 %zext_ln179" [patchMaker.cpp:179]   --->   Operation 45 'add' 'add_ln179' <Predicate = (!icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln179_1)   --->   "%empty_66 = shl i8 %add_ln179, i8 1" [patchMaker.cpp:179]   --->   Operation 46 'shl' 'empty_66' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln179_1)   --->   "%zext_ln179_1 = zext i2 %select_ln174" [patchMaker.cpp:179]   --->   Operation 47 'zext' 'zext_ln179_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln179_1 = add i8 %empty_66, i8 %zext_ln179_1" [patchMaker.cpp:179]   --->   Operation 48 'add' 'add_ln179_1' <Predicate = (!icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.19>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i8 %add_ln179_1" [patchMaker.cpp:179]   --->   Operation 49 'zext' 'zext_ln179_2' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%superpointsI_addr = getelementptr i32 %superpointsI, i64 0, i64 %zext_ln179_2" [patchMaker.cpp:179]   --->   Operation 50 'getelementptr' 'superpointsI_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (1.19ns)   --->   "%superpointsI_load = load i8 %superpointsI_addr" [patchMaker.cpp:179]   --->   Operation 51 'load' 'superpointsI_load' <Predicate = (!icmp_ln170)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 6 <SV = 5> <Delay = 1.19>
ST_6 : Operation 52 [1/2] (1.19ns)   --->   "%superpointsI_load = load i8 %superpointsI_addr" [patchMaker.cpp:179]   --->   Operation 52 'load' 'superpointsI_load' <Predicate = (!icmp_ln170)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @wedgePatch_init_perPoint_wedgePatch_init_perParameter_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln179_2" [patchMaker.cpp:179]   --->   Operation 58 'getelementptr' 'wp_superpoints_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [patchMaker.cpp:177]   --->   Operation 59 'specloopname' 'specloopname_ln177' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.19ns)   --->   "%store_ln179 = store i32 %superpointsI_load, i8 %wp_superpoints_addr" [patchMaker.cpp:179]   --->   Operation 60 'store' 'store_ln179' <Predicate = (!icmp_ln170)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln185 = call void @getParallelogramsAndAcceptanceCorners, i32 %wp_superpoints, i32 %wp_parameters, i35 %radiiDivisionList" [patchMaker.cpp:185]   --->   Operation 62 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln185 = call void @getParallelogramsAndAcceptanceCorners, i32 %wp_superpoints, i32 %wp_parameters, i35 %radiiDivisionList" [patchMaker.cpp:185]   --->   Operation 63 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln187 = ret" [patchMaker.cpp:187]   --->   Operation 64 'ret' 'ret_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wp_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ wp_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ superpointsI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wp_parameters_addr   (getelementptr    ) [ 0000000000]
wp_parameters_addr_1 (getelementptr    ) [ 0000000000]
store_ln165          (store            ) [ 0000000000]
store_ln166          (store            ) [ 0000000000]
wp_parameters_addr_2 (getelementptr    ) [ 0000000000]
wp_parameters_addr_3 (getelementptr    ) [ 0000000000]
store_ln167          (store            ) [ 0000000000]
store_ln168          (store            ) [ 0000000000]
br_ln170             (br               ) [ 0011111100]
indvar_flatten13     (phi              ) [ 0001000000]
i                    (phi              ) [ 0001000000]
indvar_flatten       (phi              ) [ 0001000000]
a                    (phi              ) [ 0001000000]
b                    (phi              ) [ 0001000000]
add_ln170_1          (add              ) [ 0011111100]
specpipeline_ln0     (specpipeline     ) [ 0000000000]
icmp_ln170           (icmp             ) [ 0001111100]
br_ln170             (br               ) [ 0000000000]
add_ln170            (add              ) [ 0000000000]
icmp_ln174           (icmp             ) [ 0000000000]
select_ln170         (select           ) [ 0000000000]
select_ln170_1       (select           ) [ 0011111100]
xor_ln170            (xor              ) [ 0000000000]
icmp_ln177           (icmp             ) [ 0000000000]
and_ln170            (and              ) [ 0000000000]
add_ln174            (add              ) [ 0000000000]
or_ln174             (or               ) [ 0000000000]
select_ln174         (select           ) [ 0001100000]
select_ln174_1       (select           ) [ 0011111100]
add_ln177            (add              ) [ 0011111100]
add_ln174_1          (add              ) [ 0000000000]
select_ln174_2       (select           ) [ 0011111100]
tmp                  (bitconcatenate   ) [ 0000000000]
zext_ln174           (zext             ) [ 0000000000]
zext_ln179           (zext             ) [ 0000000000]
add_ln179            (add              ) [ 0000000000]
empty_66             (shl              ) [ 0000000000]
zext_ln179_1         (zext             ) [ 0000000000]
add_ln179_1          (add              ) [ 0001010000]
zext_ln179_2         (zext             ) [ 0001001100]
superpointsI_addr    (getelementptr    ) [ 0001001000]
superpointsI_load    (load             ) [ 0001000100]
specloopname_ln0     (specloopname     ) [ 0000000000]
empty                (speclooptripcount) [ 0000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000]
specloopname_ln0     (specloopname     ) [ 0000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000]
wp_superpoints_addr  (getelementptr    ) [ 0000000000]
specloopname_ln177   (specloopname     ) [ 0000000000]
store_ln179          (store            ) [ 0000000000]
br_ln0               (br               ) [ 0011111100]
call_ln185           (call             ) [ 0000000000]
ret_ln187            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wp_superpoints">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wp_superpoints"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wp_parameters">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wp_parameters"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="superpointsI">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="superpointsI"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="radiiDivisionList">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wedgePatch_init_perPoint_wedgePatch_init_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getParallelogramsAndAcceptanceCorners"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="wp_parameters_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wp_parameters_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="wp_parameters_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wp_parameters_addr_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="5" slack="0"/>
<pin id="94" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/1 store_ln166/1 store_ln167/2 store_ln168/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="wp_parameters_addr_2_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wp_parameters_addr_2/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="wp_parameters_addr_3_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wp_parameters_addr_3/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="superpointsI_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="superpointsI_addr/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="superpointsI_load/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="wp_superpoints_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="2"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wp_superpoints_addr/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln179_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/7 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten13_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="1"/>
<pin id="147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten13_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="a_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="1"/>
<pin id="180" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="a_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="b_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="1"/>
<pin id="191" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="b_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="2" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_getParallelogramsAndAcceptanceCorners_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="35" slack="0"/>
<pin id="205" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln185/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln170_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln170_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln170_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln174_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="7" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln170_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln170/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln170_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln170_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln170_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln170/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln177_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="and_ln170_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln170/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln174_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="or_ln174_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln174_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="2" slack="0"/>
<pin id="283" dir="0" index="2" bw="2" slack="0"/>
<pin id="284" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln174_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_1/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln177_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln174_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln174_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="0"/>
<pin id="311" dir="0" index="2" bw="7" slack="0"/>
<pin id="312" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_2/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="1"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln174_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln179_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="1"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln179_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="5" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="empty_66_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_66/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln179_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln179_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_1/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln179_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/5 "/>
</bind>
</comp>

<comp id="355" class="1005" name="add_ln170_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln170_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_ln170_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln170 "/>
</bind>
</comp>

<comp id="364" class="1005" name="select_ln170_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln170_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="select_ln174_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="1"/>
<pin id="372" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174 "/>
</bind>
</comp>

<comp id="375" class="1005" name="select_ln174_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln174_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln177_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln177 "/>
</bind>
</comp>

<comp id="386" class="1005" name="select_ln174_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln174_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="add_ln179_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln179_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="zext_ln179_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="2"/>
<pin id="398" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln179_2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="superpointsI_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="superpointsI_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="superpointsI_load_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="superpointsI_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="98"><net_src comp="72" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="80" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="101" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="118"><net_src comp="109" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="214"><net_src comp="149" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="149" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="160" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="171" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="182" pin="4"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="228" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="222" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="160" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="228" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="193" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="250" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="234" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="262" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="228" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="193" pin="4"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="262" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="268" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="234" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="280" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="171" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="228" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="302" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="326"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="323" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="349"><net_src comp="336" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="351" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="358"><net_src comp="210" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="363"><net_src comp="216" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="242" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="373"><net_src comp="280" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="378"><net_src comp="288" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="384"><net_src comp="296" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="389"><net_src comp="308" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="394"><net_src comp="345" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="399"><net_src comp="351" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="404"><net_src comp="119" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="409"><net_src comp="126" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wp_superpoints | {7 }
	Port: wp_parameters | {1 2 8 9 }
	Port: radiiDivisionList | {}
 - Input state : 
	Port: wedgePatch_init : wp_superpoints | {8 9 }
	Port: wedgePatch_init : superpointsI | {5 6 }
	Port: wedgePatch_init : radiiDivisionList | {8 9 }
  - Chain level:
	State 1
		store_ln165 : 1
		store_ln166 : 1
	State 2
		store_ln167 : 1
		store_ln168 : 1
	State 3
		add_ln170_1 : 1
		icmp_ln170 : 1
		br_ln170 : 2
		add_ln170 : 1
		icmp_ln174 : 1
		select_ln170 : 2
		select_ln170_1 : 2
		xor_ln170 : 2
		icmp_ln177 : 1
		and_ln170 : 2
		add_ln174 : 3
		or_ln174 : 2
		select_ln174 : 2
		select_ln174_1 : 2
		add_ln177 : 3
		add_ln174_1 : 1
		select_ln174_2 : 2
	State 4
		zext_ln174 : 1
		add_ln179 : 2
		empty_66 : 3
		add_ln179_1 : 3
	State 5
		superpointsI_addr : 1
		superpointsI_load : 2
	State 6
	State 7
		store_ln179 : 1
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_getParallelogramsAndAcceptanceCorners_fu_200 |    0    | 8.94843 |   3610  |   2274  |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                add_ln170_1_fu_210                |    0    |    0    |    0    |    15   |
|          |                 add_ln170_fu_222                 |    0    |    0    |    0    |    10   |
|          |                 add_ln174_fu_268                 |    0    |    0    |    0    |    12   |
|    add   |                 add_ln177_fu_296                 |    0    |    0    |    0    |    9    |
|          |                add_ln174_1_fu_302                |    0    |    0    |    0    |    14   |
|          |                 add_ln179_fu_330                 |    0    |    0    |    0    |    14   |
|          |                add_ln179_1_fu_345                |    0    |    0    |    0    |    15   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln170_fu_216                |    0    |    0    |    0    |    11   |
|   icmp   |                 icmp_ln174_fu_228                |    0    |    0    |    0    |    10   |
|          |                 icmp_ln177_fu_256                |    0    |    0    |    0    |    8    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                select_ln170_fu_234               |    0    |    0    |    0    |    5    |
|          |               select_ln170_1_fu_242              |    0    |    0    |    0    |    3    |
|  select  |                select_ln174_fu_280               |    0    |    0    |    0    |    2    |
|          |               select_ln174_1_fu_288              |    0    |    0    |    0    |    5    |
|          |               select_ln174_2_fu_308              |    0    |    0    |    0    |    7    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    xor   |                 xor_ln170_fu_250                 |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln170_fu_262                 |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln174_fu_274                 |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    tmp_fu_316                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln174_fu_323                |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln179_fu_327                |    0    |    0    |    0    |    0    |
|          |                zext_ln179_1_fu_342               |    0    |    0    |    0    |    0    |
|          |                zext_ln179_2_fu_351               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    shl   |                  empty_66_fu_336                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    0    | 8.94843 |   3610  |   2420  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        a_reg_178        |    5   |
|   add_ln170_1_reg_355   |    8   |
|    add_ln177_reg_381    |    2   |
|   add_ln179_1_reg_391   |    8   |
|        b_reg_189        |    2   |
|        i_reg_156        |    3   |
|    icmp_ln170_reg_360   |    1   |
| indvar_flatten13_reg_145|    8   |
|  indvar_flatten_reg_167 |    7   |
|  select_ln170_1_reg_364 |    3   |
|  select_ln174_1_reg_375 |    5   |
|  select_ln174_2_reg_386 |    7   |
|   select_ln174_reg_370  |    2   |
|superpointsI_addr_reg_401|    8   |
|superpointsI_load_reg_406|   32   |
|   zext_ln179_2_reg_396  |   64   |
+-------------------------+--------+
|          Total          |   165  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_88 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   26   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    8   |  3610  |  2420  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   165  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |  3775  |  2447  |
+-----------+--------+--------+--------+--------+
