// Seed: 2897409779
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
  final $display(id_2 & 1, (1), 1, 1);
  assign id_3 = 1;
endmodule
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output tri0 id_2,
    input supply1 module_1
    , id_17,
    output tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    output logic id_8
    , id_18,
    input supply1 id_9,
    input wand id_10,
    input tri1 id_11,
    output supply0 id_12,
    input wire id_13,
    input supply0 id_14,
    input logic id_15
);
  always @(posedge id_3) begin
    #1 begin
      id_8#(.id_3(1)) <= id_15;
    end
    disable id_19;
  end
  module_0(
      id_18, id_17, id_18
  );
endmodule
