/*
 * Copyright (c) 2023 Arm Limited (or its affiliates). All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_ARCH_ARM_STRUCTS_H_
#define ZEPHYR_INCLUDE_ARCH_ARM_STRUCTS_H_

#include <zephyr/types.h>

#if defined(CONFIG_CPU_AARCH32_CORTEX_A) || defined(CONFIG_CPU_AARCH32_CORTEX_R)
/* Per CPU architecture specifics */
struct _cpu_arch {
	int8_t exc_depth;
#if defined(CONFIG_ARM_TRACK_ACTIVE_IRQ)
	/*
	 * INTID currently being serviced on this CPU, biased by one so
	 * that the zero-initialized boot state reads as "none". Maintained
	 * by the ISR wrapper; read through arch_irq_get_active().
	 */
	uint32_t active_irq;
#endif
};

#else

/* Default definitions when no architecture specific definitions exist. */

/* Per CPU architecture specifics (empty) */
struct _cpu_arch {
	/* An empty struct is not valid ISO C, and it has size 0 in C but 1
	 * in C++. Carry a dummy so the struct is never empty.
	 */
	uint8_t dummy;
};

BUILD_ASSERT(sizeof(struct _cpu_arch) >= 1);

#endif

#endif /* ZEPHYR_INCLUDE_ARCH_ARM_STRUCTS_H_ */
