// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        corrected_out_din,
        corrected_out_full_n,
        corrected_out_write,
        phase_acc_0_lcssa_sel,
        drain_len,
        empty_9,
        empty,
        sext_ln175,
        circ_buf_re_address0,
        circ_buf_re_ce0,
        circ_buf_re_q0,
        circ_buf_im_address0,
        circ_buf_im_ce0,
        circ_buf_im_q0,
        m4_cos_lut_address0,
        m4_cos_lut_ce0,
        m4_cos_lut_q0,
        m4_sin_lut_address0,
        m4_sin_lut_ce0,
        m4_sin_lut_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] corrected_out_din;
input   corrected_out_full_n;
output   corrected_out_write;
input  [31:0] phase_acc_0_lcssa_sel;
input  [31:0] drain_len;
input  [12:0] empty_9;
input  [12:0] empty;
input  [26:0] sext_ln175;
output  [12:0] circ_buf_re_address0;
output   circ_buf_re_ce0;
input  [15:0] circ_buf_re_q0;
output  [12:0] circ_buf_im_address0;
output   circ_buf_im_ce0;
input  [15:0] circ_buf_im_q0;
output  [9:0] m4_cos_lut_address0;
output   m4_cos_lut_ce0;
input  [15:0] m4_cos_lut_q0;
output  [9:0] m4_sin_lut_address0;
output   m4_sin_lut_ce0;
input  [15:0] m4_sin_lut_q0;

reg ap_idle;
reg corrected_out_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln204_fu_204_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    corrected_out_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    ap_block_pp0_stage0_11001;
wire  signed [31:0] sext_ln175_cast_fu_183_p1;
reg  signed [31:0] sext_ln175_cast_reg_453;
reg   [15:0] sample_re_reg_482;
reg   [15:0] sample_im_reg_487;
reg   [15:0] cos_val_reg_492;
reg   [15:0] sin_val_reg_497;
reg   [15:0] trunc_ln_reg_502;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [15:0] trunc_ln2_reg_507;
wire   [63:0] zext_ln207_fu_232_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln210_fu_288_p1;
reg   [31:0] phase_acc_fu_86;
wire   [31:0] phase_acc_2_fu_294_p2;
wire    ap_loop_init;
reg   [30:0] i_fu_90;
wire   [30:0] i_5_fu_209_p2;
reg    ap_block_pp0_stage0_01001_grp1;
reg    circ_buf_re_ce0_local;
reg    circ_buf_im_ce0_local;
reg    m4_cos_lut_ce0_local;
reg    m4_sin_lut_ce0_local;
wire   [31:0] zext_ln204_fu_200_p1;
wire   [12:0] trunc_ln204_fu_218_p1;
wire   [12:0] add_ln206_fu_222_p2;
wire   [12:0] sample_idx_fu_227_p2;
wire   [15:0] trunc_ln209_fu_256_p1;
wire   [9:0] tmp_7_cast_fu_238_p4;
wire   [0:0] icmp_ln209_fu_260_p2;
wire   [9:0] add_ln209_fu_266_p2;
wire   [0:0] tmp_3_fu_248_p3;
wire   [9:0] select_ln209_fu_272_p3;
wire   [9:0] ref_tmp_i_i_0_fu_280_p3;
wire  signed [15:0] mul_ln214_fu_315_p0;
wire  signed [29:0] sext_ln214_fu_309_p1;
wire  signed [15:0] mul_ln214_fu_315_p1;
wire  signed [29:0] sext_ln214_1_fu_312_p1;
wire  signed [15:0] mul_ln214_1_fu_327_p0;
wire  signed [29:0] sext_ln214_2_fu_321_p1;
wire  signed [15:0] mul_ln214_1_fu_327_p1;
wire  signed [29:0] sext_ln214_3_fu_324_p1;
wire   [29:0] mul_ln214_fu_315_p2;
wire   [29:0] mul_ln214_1_fu_327_p2;
wire   [25:0] trunc_ln214_1_fu_333_p4;
wire   [25:0] trunc_ln214_2_fu_343_p4;
wire   [25:0] sub_ln214_fu_353_p2;
wire  signed [15:0] mul_ln215_fu_369_p0;
wire  signed [15:0] mul_ln215_fu_369_p1;
wire  signed [15:0] mul_ln215_1_fu_375_p0;
wire  signed [15:0] mul_ln215_1_fu_375_p1;
wire   [29:0] mul_ln215_fu_369_p2;
wire   [29:0] mul_ln215_1_fu_375_p2;
wire   [25:0] trunc_ln215_1_fu_381_p4;
wire   [25:0] trunc_ln215_2_fu_391_p4;
wire   [25:0] add_ln215_fu_401_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 phase_acc_fu_86 = 32'd0;
#0 i_fu_90 = 31'd0;
#0 ap_done_reg = 1'b0;
end

module4_fine_cfo_apply_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_16s_16s_30_1_1_U50(
    .din0(mul_ln214_fu_315_p0),
    .din1(mul_ln214_fu_315_p1),
    .dout(mul_ln214_fu_315_p2)
);

module4_fine_cfo_apply_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_16s_16s_30_1_1_U51(
    .din0(mul_ln214_1_fu_327_p0),
    .din1(mul_ln214_1_fu_327_p1),
    .dout(mul_ln214_1_fu_327_p2)
);

module4_fine_cfo_apply_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_16s_16s_30_1_1_U52(
    .din0(mul_ln215_fu_369_p0),
    .din1(mul_ln215_fu_369_p1),
    .dout(mul_ln215_fu_369_p2)
);

module4_fine_cfo_apply_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_16s_16s_30_1_1_U53(
    .din0(mul_ln215_1_fu_375_p0),
    .din1(mul_ln215_1_fu_375_p1),
    .dout(mul_ln215_1_fu_375_p2)
);

module4_fine_cfo_apply_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_90 <= 31'd0;
        end else if (((icmp_ln204_fu_204_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_90 <= i_5_fu_209_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            phase_acc_fu_86 <= phase_acc_0_lcssa_sel;
        end else if (((icmp_ln204_fu_204_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            phase_acc_fu_86 <= phase_acc_2_fu_294_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        sext_ln175_cast_reg_453 <= sext_ln175_cast_fu_183_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        cos_val_reg_492 <= m4_cos_lut_q0;
        sample_im_reg_487 <= circ_buf_im_q0;
        sample_re_reg_482 <= circ_buf_re_q0;
        sin_val_reg_497 <= m4_sin_lut_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        trunc_ln2_reg_507 <= {{add_ln215_fu_401_p2[25:10]}};
        trunc_ln_reg_502 <= {{sub_ln214_fu_353_p2[25:10]}};
    end
end

always @ (*) begin
    if (((icmp_ln204_fu_204_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_im_ce0_local = 1'b1;
    end else begin
        circ_buf_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_re_ce0_local = 1'b1;
    end else begin
        circ_buf_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        corrected_out_blk_n = corrected_out_full_n;
    end else begin
        corrected_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        corrected_out_write = 1'b1;
    end else begin
        corrected_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m4_cos_lut_ce0_local = 1'b1;
    end else begin
        m4_cos_lut_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m4_sin_lut_ce0_local = 1'b1;
    end else begin
        m4_sin_lut_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln206_fu_222_p2 = (empty_9 + trunc_ln204_fu_218_p1);

assign add_ln209_fu_266_p2 = (tmp_7_cast_fu_238_p4 + 10'd1);

assign add_ln215_fu_401_p2 = (trunc_ln215_1_fu_381_p4 + trunc_ln215_2_fu_391_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((corrected_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((corrected_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((corrected_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((corrected_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign circ_buf_im_address0 = zext_ln207_fu_232_p1;

assign circ_buf_im_ce0 = circ_buf_im_ce0_local;

assign circ_buf_re_address0 = zext_ln207_fu_232_p1;

assign circ_buf_re_ce0 = circ_buf_re_ce0_local;

assign corrected_out_din = {{trunc_ln2_reg_507}, {trunc_ln_reg_502}};

assign i_5_fu_209_p2 = (i_fu_90 + 31'd1);

assign icmp_ln204_fu_204_p2 = (($signed(zext_ln204_fu_200_p1) < $signed(drain_len)) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_260_p2 = ((trunc_ln209_fu_256_p1 != 16'd0) ? 1'b1 : 1'b0);

assign m4_cos_lut_address0 = zext_ln210_fu_288_p1;

assign m4_cos_lut_ce0 = m4_cos_lut_ce0_local;

assign m4_sin_lut_address0 = zext_ln210_fu_288_p1;

assign m4_sin_lut_ce0 = m4_sin_lut_ce0_local;

assign mul_ln214_1_fu_327_p0 = sext_ln214_2_fu_321_p1;

assign mul_ln214_1_fu_327_p1 = sext_ln214_3_fu_324_p1;

assign mul_ln214_fu_315_p0 = sext_ln214_fu_309_p1;

assign mul_ln214_fu_315_p1 = sext_ln214_1_fu_312_p1;

assign mul_ln215_1_fu_375_p0 = sext_ln214_fu_309_p1;

assign mul_ln215_1_fu_375_p1 = sext_ln214_3_fu_324_p1;

assign mul_ln215_fu_369_p0 = sext_ln214_2_fu_321_p1;

assign mul_ln215_fu_369_p1 = sext_ln214_1_fu_312_p1;

assign phase_acc_2_fu_294_p2 = ($signed(sext_ln175_cast_reg_453) + $signed(phase_acc_fu_86));

assign ref_tmp_i_i_0_fu_280_p3 = ((tmp_3_fu_248_p3[0:0] == 1'b1) ? select_ln209_fu_272_p3 : tmp_7_cast_fu_238_p4);

assign sample_idx_fu_227_p2 = (add_ln206_fu_222_p2 + empty);

assign select_ln209_fu_272_p3 = ((icmp_ln209_fu_260_p2[0:0] == 1'b1) ? add_ln209_fu_266_p2 : tmp_7_cast_fu_238_p4);

assign sext_ln175_cast_fu_183_p1 = $signed(sext_ln175);

assign sext_ln214_1_fu_312_p1 = $signed(sample_re_reg_482);

assign sext_ln214_2_fu_321_p1 = $signed(sin_val_reg_497);

assign sext_ln214_3_fu_324_p1 = $signed(sample_im_reg_487);

assign sext_ln214_fu_309_p1 = $signed(cos_val_reg_492);

assign sub_ln214_fu_353_p2 = (trunc_ln214_1_fu_333_p4 - trunc_ln214_2_fu_343_p4);

assign tmp_3_fu_248_p3 = phase_acc_fu_86[32'd31];

assign tmp_7_cast_fu_238_p4 = {{phase_acc_fu_86[25:16]}};

assign trunc_ln204_fu_218_p1 = i_fu_90[12:0];

assign trunc_ln209_fu_256_p1 = phase_acc_fu_86[15:0];

assign trunc_ln214_1_fu_333_p4 = {{mul_ln214_fu_315_p2[29:4]}};

assign trunc_ln214_2_fu_343_p4 = {{mul_ln214_1_fu_327_p2[29:4]}};

assign trunc_ln215_1_fu_381_p4 = {{mul_ln215_fu_369_p2[29:4]}};

assign trunc_ln215_2_fu_391_p4 = {{mul_ln215_1_fu_375_p2[29:4]}};

assign zext_ln204_fu_200_p1 = i_fu_90;

assign zext_ln207_fu_232_p1 = sample_idx_fu_227_p2;

assign zext_ln210_fu_288_p1 = ref_tmp_i_i_0_fu_280_p3;

endmodule //module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN
