\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\babel@aux{english}{}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Introduction to the laboratory experience}{1}{section.1.1}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Structure explanation}{1}{section.1.2}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.1}{\ignorespaces Block structure of the register file\relax }}{2}{figure.caption.3}}
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:reg_file}{{1.1}{2}{Block structure of the register file\relax }{figure.caption.3}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.2}{\ignorespaces Structure of a single SRAM cell\relax }}{2}{figure.caption.4}}
\newlabel{fig:cell_structure}{{1.2}{2}{Structure of a single SRAM cell\relax }{figure.caption.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.3}Behaviour of the memory}{2}{section.1.3}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.3}{\ignorespaces Detailed structure of the register file\relax }}{3}{figure.caption.5}}
\newlabel{fig:REG_FILE-BLOCK_SCHEME}{{1.3}{3}{Detailed structure of the register file\relax }{figure.caption.5}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.4}Organization of the words}{4}{section.1.4}}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Delay}{5}{chapter.2}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Delay computation}{5}{section.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}Precharge \& Read operation}{5}{subsection.2.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.1.1}Precharge unit delay}{5}{subsubsection.2.1.1.1}}
\newlabel{sec:precharge_unit_delay}{{2.1.1.1}{5}{Precharge unit delay}{subsubsection.2.1.1.1}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.1}{\ignorespaces Scheme of the precharge unit\relax }}{5}{figure.caption.6}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.1.2}Block decoder delay}{6}{subsubsection.2.1.1.2}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.2}{\ignorespaces Core of the dynamic NAND decoder\relax }}{7}{figure.caption.7}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.3}{\ignorespaces Full scheme of the memory\relax }}{8}{figure.caption.8}}
\newlabel{block_scheme}{{2.3}{8}{Full scheme of the memory\relax }{figure.caption.8}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.1.2.1}Output inverter delay}{9}{paragraph.2.1.1.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.1.3}Row decoder delay}{9}{subsubsection.2.1.1.3}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.4}{\ignorespaces Row decoder and block decoder timing\relax }}{10}{figure.caption.9}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.1.3.1}Word line delay}{10}{paragraph.2.1.1.3.1}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.5}{\ignorespaces Elmore model for the wordline delay\relax }}{10}{figure.caption.10}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.1.4}SRAM memory cell}{11}{subsubsection.2.1.1.4}}
\newlabel{subsec:SRAM_memory_cell}{{2.1.1.4}{11}{SRAM memory cell}{subsubsection.2.1.1.4}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.6}{\ignorespaces Structure of a SRAM cell\relax }}{11}{figure.caption.11}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.1.4.1}Bit line delay}{12}{paragraph.2.1.1.4.1}}
\newlabel{sec:bitline_delay}{{2.1.1.4.1}{12}{Bit line delay}{paragraph.2.1.1.4.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.1.5}Sense amplifier delay}{12}{subsubsection.2.1.1.5}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.7}{\ignorespaces Sense amplifier structure\relax }}{13}{figure.caption.12}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.1.6}Delay of the column pass transistor}{13}{subsubsection.2.1.1.6}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.1.7}Total delay}{13}{subsubsection.2.1.1.7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}Write operation}{13}{subsection.2.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.2.1}Driver delay}{14}{subsubsection.2.1.2.1}}
\newlabel{sec:driver_delay}{{2.1.2.1}{14}{Driver delay}{subsubsection.2.1.2.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.2.2}Cell delay}{14}{subsubsection.2.1.2.2}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.8}{\ignorespaces Equivalent circuit for the first half of the write delay\relax }}{15}{figure.caption.13}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.9}{\ignorespaces SRAM cell\relax }}{15}{figure.caption.14}}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Simulation results}{15}{section.2.2}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.10}{\ignorespaces Delay on a read operation\relax }}{16}{figure.caption.15}}
\newlabel{delay_read}{{2.10}{16}{Delay on a read operation\relax }{figure.caption.15}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.11}{\ignorespaces Delay on a write operation\relax }}{17}{figure.caption.16}}
\newlabel{delay_write}{{2.11}{17}{Delay on a write operation\relax }{figure.caption.16}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Power Analysis}{18}{chapter.3}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Capacitance modeling}{18}{section.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.1}Precharge block capacitances}{19}{subsection.3.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.2}Lines capacitances}{19}{subsection.3.1.2}}
\newlabel{subsec:capacitance}{{3.1.2}{19}{Lines capacitances}{subsection.3.1.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.3}Decoders capacitance}{19}{subsection.3.1.3}}
\newlabel{subsec:dec_capacitance}{{3.1.3}{19}{Decoders capacitance}{subsection.3.1.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.4}Sense Amplifier}{20}{subsection.3.1.4}}
\newlabel{subsec:dec_capacitance}{{3.1.4}{20}{Sense Amplifier}{subsection.3.1.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}Read power}{20}{section.3.2}}
\newlabel{sec:read_power}{{3.2}{20}{Read power}{section.3.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.1}Decoding stage}{20}{subsection.3.2.1}}
\newlabel{sec:decoding_stage}{{3.2.1}{20}{Decoding stage}{subsection.3.2.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.2}Precharge}{20}{subsection.3.2.2}}
\newlabel{sec:precharge}{{3.2.2}{20}{Precharge}{subsection.3.2.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.3}Read operation}{20}{subsection.3.2.3}}
\newlabel{sec:read_op}{{3.2.3}{20}{Read operation}{subsection.3.2.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.4}Sense Amplifier}{21}{subsection.3.2.4}}
\newlabel{sec:sense_amp}{{3.2.4}{21}{Sense Amplifier}{subsection.3.2.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.5}Total Dynamic Read Power}{21}{subsection.3.2.5}}
\newlabel{sec:total_power}{{3.2.5}{21}{Total Dynamic Read Power}{subsection.3.2.5}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}Write Dynamic Power}{21}{section.3.3}}
\newlabel{sec:write_power}{{3.3}{21}{Write Dynamic Power}{section.3.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.4}Simulation results}{22}{section.3.4}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.1}{\ignorespaces Dynamic Power Consumption on a read operation\relax }}{22}{figure.caption.17}}
\newlabel{read_power}{{3.1}{22}{Dynamic Power Consumption on a read operation\relax }{figure.caption.17}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.2}{\ignorespaces Dynamic Power Consumption on a write operation\relax }}{22}{figure.caption.18}}
\newlabel{write_power}{{3.2}{22}{Dynamic Power Consumption on a write operation\relax }{figure.caption.18}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Area and Volume}{23}{chapter.4}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {4.1}Memory Block}{23}{section.4.1}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.1}{\ignorespaces Simplified Register File structure\relax }}{23}{figure.caption.19}}
\newlabel{fig:cube}{{4.1}{23}{Simplified Register File structure\relax }{figure.caption.19}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.2}{\ignorespaces Stack structure\relax }}{25}{figure.caption.20}}
\newlabel{fig:Stack}{{4.2}{25}{Stack structure\relax }{figure.caption.20}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.2}Decoders}{25}{section.4.2}}
\@writefile{toc}{\contentsline {section}{\numberline {4.3}Bit Line Inverters, Pass Transistors \\and Precharge Transistors}{27}{section.4.3}}
\@writefile{toc}{\contentsline {section}{\numberline {4.4}Sense Amplifier}{28}{section.4.4}}
\@writefile{toc}{\contentsline {section}{\numberline {4.5}Total Area and Total Volume}{28}{section.4.5}}
\@writefile{toc}{\contentsline {section}{\numberline {4.6}Simulation result}{29}{section.4.6}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.3}{\ignorespaces Simulation of the Total Area value, varying the number of bit.\relax }}{29}{figure.caption.21}}
\newlabel{fig:1}{{4.3}{29}{Simulation of the Total Area value, varying the number of bit.\relax }{figure.caption.21}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.4}{\ignorespaces Simulation of the Total Volume value, varying the number of bit.\relax }}{29}{figure.caption.22}}
\newlabel{fig:2}{{4.4}{29}{Simulation of the Total Volume value, varying the number of bit.\relax }{figure.caption.22}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Matlab code}{30}{chapter.5}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Parameters.m}{30}{section.5.1}}
\@writefile{toc}{\contentsline {section}{\numberline {5.2}Register\_File.m}{37}{section.5.2}}
\gdef\minted@oldcachelist{,
  default-pyg-prefix.pygstyle,
  manni.pygstyle,
  578CC54DAE9E684837FA7D09B7BF37D6DA2E5CDFE4C5D0AEAA863DFEDE3C382B.pygtex,
  502214F4FEDDDFD522EA212AA036F5C800743F9F46BBABC979078FB681B07A9C.pygtex}
\ttl@finishall
