#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jul  5 09:07:12 2024
# Process ID: 3057
# Current directory: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado
# Command line: vivado
# Log file: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/vivado.log
# Journal file: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/vivado.jou
# Running On        :ax
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) i5-8300H CPU @ 2.30GHz
# CPU Frequency     :3999.414 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8185 MB
# Swap memory       :16383 MB
# Total Virtual     :24569 MB
# Available Virtual :23297 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ax/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7828.570 ; gain = 228.469 ; free physical = 2608 ; free virtual = 21315
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8159.309 ; gain = 0.000 ; free physical = 2258 ; free virtual = 20986
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8220.121 ; gain = 0.000 ; free physical = 2161 ; free virtual = 20902
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8793.270 ; gain = 0.000 ; free physical = 1640 ; free virtual = 20405
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8793.270 ; gain = 0.000 ; free physical = 1640 ; free virtual = 20405
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8793.270 ; gain = 0.000 ; free physical = 1640 ; free virtual = 20405
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8793.270 ; gain = 0.000 ; free physical = 1640 ; free virtual = 20405
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8793.270 ; gain = 0.000 ; free physical = 1640 ; free virtual = 20405
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8793.270 ; gain = 0.000 ; free physical = 1640 ; free virtual = 20405
Restored from archive | CPU: 0.020000 secs | Memory: 0.105316 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8793.270 ; gain = 0.000 ; free physical = 1640 ; free virtual = 20405
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8793.270 ; gain = 0.000 ; free physical = 1639 ; free virtual = 20404
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 8975.758 ; gain = 1129.184 ; free physical = 1473 ; free virtual = 20271
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6203
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 9314.535 ; gain = 338.777 ; free physical = 133 ; free virtual = 19255
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9369.535 ; gain = 393.777 ; free physical = 134 ; free virtual = 19159
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 09:19:57 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9378.441 ; gain = 402.684 ; free physical = 153 ; free virtual = 19148
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9378.449 ; gain = 402.691 ; free physical = 157 ; free virtual = 19159
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3235.461; main = 2784.102; forked = 451.359
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10419.711; main = 9378.445; forked = 1041.266
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 9388.441 ; gain = 0.000 ; free physical = 129 ; free virtual = 19128
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9388.441 ; gain = 0.000 ; free physical = 127 ; free virtual = 19126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9388.441 ; gain = 0.000 ; free physical = 127 ; free virtual = 19126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9388.441 ; gain = 0.000 ; free physical = 127 ; free virtual = 19126
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9388.441 ; gain = 0.000 ; free physical = 127 ; free virtual = 19126
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9388.441 ; gain = 0.000 ; free physical = 421 ; free virtual = 19422
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9398.199 ; gain = 9.758 ; free physical = 395 ; free virtual = 19421
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9398.199 ; gain = 9.758 ; free physical = 395 ; free virtual = 19421
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2952.211; main = 2952.211; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9398.203; main = 9398.203; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 9441.527 ; gain = 43.328 ; free physical = 228 ; free virtual = 19390
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 09:23:16 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 09:27:10 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 09:27:11 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9474.719 ; gain = 0.000 ; free physical = 2286 ; free virtual = 19105
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9484.719 ; gain = 0.000 ; free physical = 2284 ; free virtual = 19103
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9522.820 ; gain = 0.000 ; free physical = 2262 ; free virtual = 19061
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9522.820 ; gain = 0.000 ; free physical = 2262 ; free virtual = 19061
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9522.820 ; gain = 0.000 ; free physical = 2262 ; free virtual = 19061
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9522.820 ; gain = 0.000 ; free physical = 2262 ; free virtual = 19061
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9522.820 ; gain = 0.000 ; free physical = 2262 ; free virtual = 19061
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9522.820 ; gain = 0.000 ; free physical = 2262 ; free virtual = 19061
Restored from archive | CPU: 0.020000 secs | Memory: 0.101105 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9522.820 ; gain = 0.000 ; free physical = 2262 ; free virtual = 19061
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9522.820 ; gain = 0.000 ; free physical = 2262 ; free virtual = 19061
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9634.414 ; gain = 159.695 ; free physical = 2177 ; free virtual = 19007
close_design
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 9692.777 ; gain = 0.000 ; free physical = 206 ; free virtual = 17775
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
WARNING: [Synth 8-567] referenced signal 'state_n' should be on the sensitivity list [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:30]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9692.777 ; gain = 0.000 ; free physical = 184 ; free virtual = 17755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9692.777 ; gain = 0.000 ; free physical = 184 ; free virtual = 17755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9692.777 ; gain = 0.000 ; free physical = 184 ; free virtual = 17755
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9692.777 ; gain = 0.000 ; free physical = 457 ; free virtual = 18047
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 9692.777 ; gain = 0.000 ; free physical = 448 ; free virtual = 18043
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 9692.777 ; gain = 0.000 ; free physical = 194 ; free virtual = 17763
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
WARNING: [Synth 8-567] referenced signal 'state_n' should be on the sensitivity list [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:30]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9692.777 ; gain = 0.000 ; free physical = 192 ; free virtual = 17762
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 09:46:29 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-6 | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk_en' was assigned but not read. 
RTL Name 'clk_en', Hierarchy 'top', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v', Line 29.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9692.777 ; gain = 0.000 ; free physical = 191 ; free virtual = 17761
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9692.777 ; gain = 0.000 ; free physical = 187 ; free virtual = 17763
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3144.383; main = 2679.112; forked = 465.271
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10813.809; main = 9672.688; forked = 1141.121
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 9710.953 ; gain = 9.992 ; free physical = 189 ; free virtual = 17750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
WARNING: [Synth 8-567] referenced signal 'state_n' should be on the sensitivity list [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:31]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9710.953 ; gain = 9.992 ; free physical = 188 ; free virtual = 17749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9710.953 ; gain = 9.992 ; free physical = 188 ; free virtual = 17749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9710.953 ; gain = 9.992 ; free physical = 188 ; free virtual = 17749
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9710.961 ; gain = 0.000 ; free physical = 472 ; free virtual = 18052
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 9730.953 ; gain = 29.992 ; free physical = 464 ; free virtual = 18039
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 9746.836 ; gain = 0.000 ; free physical = 193 ; free virtual = 17740
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
ERROR: [Synth 8-434] mixed level sensitive and edge triggered event controls are not supported for synthesis [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:31]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9746.836 ; gain = 0.000 ; free physical = 190 ; free virtual = 17738
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9746.836 ; gain = 0.000 ; free physical = 190 ; free virtual = 17738
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 9766.828 ; gain = 0.000 ; free physical = 484 ; free virtual = 18010
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9766.828 ; gain = 0.000 ; free physical = 482 ; free virtual = 18007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9766.828 ; gain = 0.000 ; free physical = 482 ; free virtual = 18007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9766.828 ; gain = 0.000 ; free physical = 482 ; free virtual = 18007
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9774.832 ; gain = 0.000 ; free physical = 469 ; free virtual = 18014
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 9804.832 ; gain = 38.004 ; free physical = 459 ; free virtual = 18011
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9804.832 ; gain = 0.000 ; free physical = 191 ; free virtual = 17717
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9804.832 ; gain = 0.000 ; free physical = 189 ; free virtual = 17715
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 09:51:02 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9804.832 ; gain = 0.000 ; free physical = 192 ; free virtual = 17718
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9804.832 ; gain = 0.000 ; free physical = 192 ; free virtual = 17718
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3146.123; main = 2680.786; forked = 465.337
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10925.953; main = 9784.836; forked = 1141.117
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 9804.832 ; gain = 0.000 ; free physical = 153 ; free virtual = 17650
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9804.832 ; gain = 0.000 ; free physical = 149 ; free virtual = 17641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9804.832 ; gain = 0.000 ; free physical = 149 ; free virtual = 17641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9804.832 ; gain = 0.000 ; free physical = 149 ; free virtual = 17641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9804.832 ; gain = 0.000 ; free physical = 418 ; free virtual = 17929
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 9814.832 ; gain = 10.000 ; free physical = 424 ; free virtual = 17926
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 9854.699 ; gain = 9.992 ; free physical = 170 ; free virtual = 17445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9854.699 ; gain = 9.992 ; free physical = 220 ; free virtual = 17438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9854.699 ; gain = 9.992 ; free physical = 220 ; free virtual = 17438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9854.699 ; gain = 9.992 ; free physical = 220 ; free virtual = 17438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9854.707 ; gain = 0.000 ; free physical = 496 ; free virtual = 17735
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 9884.699 ; gain = 40.000 ; free physical = 489 ; free virtual = 17721
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 193 ; free virtual = 17417
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 194 ; free virtual = 17417
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 10:10:25 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 198 ; free virtual = 17422
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 192 ; free virtual = 17422
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2278.425; main = 2270.498; forked = 7.927
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9980.336; main = 9854.703; forked = 125.633
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 197 ; free virtual = 17419
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 195 ; free virtual = 17417
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 10:11:07 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 193 ; free virtual = 17415
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 193 ; free virtual = 17421
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2283.554; main = 2275.580; forked = 7.974
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9980.336; main = 9854.703; forked = 125.633
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 209 ; free virtual = 17431
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 207 ; free virtual = 17429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 207 ; free virtual = 17429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 207 ; free virtual = 17429
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 207 ; free virtual = 17429
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 501 ; free virtual = 17724
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 480 ; free virtual = 17721
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 9884.699 ; gain = 0.000 ; free physical = 480 ; free virtual = 17721
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2430.218; main = 2423.919; forked = 6.299
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9974.555; main = 9874.703; forked = 99.852
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 10:11:49 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 10:11:49 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9893.703 ; gain = 0.000 ; free physical = 1639 ; free virtual = 17388
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9943.723 ; gain = 0.000 ; free physical = 1594 ; free virtual = 17360
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_fileset -constrset constrs_2
file mkdir /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/constrs_2
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/next_state_test.xdc w ]
add_files -fileset constrs_2 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/next_state_test.xdc
add_files -fileset constrs_2 -norecurse /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/next_state_test.xdc
WARNING: [filemgmt 56-12] File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/next_state_test.xdc' cannot be added to the project because it already exists in the project, skipping this file
delete_fileset [ get_filesets constrs_2 ]
file delete -force /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/constrs_2
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
close_design
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10005.738 ; gain = 0.000 ; free physical = 654 ; free virtual = 16912
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10005.738 ; gain = 0.000 ; free physical = 641 ; free virtual = 16903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10005.738 ; gain = 0.000 ; free physical = 641 ; free virtual = 16903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10005.738 ; gain = 0.000 ; free physical = 641 ; free virtual = 16903
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10005.738 ; gain = 0.000 ; free physical = 889 ; free virtual = 17210
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 10005.738 ; gain = 0.000 ; free physical = 879 ; free virtual = 17201
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 10:49:01 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 10:49:01 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
execute_script: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 10005.738 ; gain = 0.000 ; free physical = 2138 ; free virtual = 16975
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 10005.738 ; gain = 0.000 ; free physical = 2108 ; free virtual = 16970
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10005.738 ; gain = 0.000 ; free physical = 1792 ; free virtual = 17132
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 10:58:42 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 10:58:42 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:07:27 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:07:27 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:13:57 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:13:57 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:17:09 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:17:09 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:20:19 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:20:19 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:22:40 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:22:40 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:27:54 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:27:54 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:30:32 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:30:32 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:33:31 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:33:31 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10291.590 ; gain = 0.000 ; free physical = 1784 ; free virtual = 16749
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10291.590 ; gain = 0.000 ; free physical = 1741 ; free virtual = 16741
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 11:36:31 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10291.590 ; gain = 0.000 ; free physical = 1737 ; free virtual = 16737
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10291.590 ; gain = 0.000 ; free physical = 1738 ; free virtual = 16744
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2002.749; main = 1995.014; forked = 7.735
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10406.227; main = 10280.594; forked = 125.633
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10291.590 ; gain = 0.000 ; free physical = 1702 ; free virtual = 16755
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10291.590 ; gain = 0.000 ; free physical = 1801 ; free virtual = 16806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10291.590 ; gain = 0.000 ; free physical = 1801 ; free virtual = 16806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10291.590 ; gain = 0.000 ; free physical = 1801 ; free virtual = 16806
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10291.590 ; gain = 0.000 ; free physical = 1797 ; free virtual = 16807
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10291.590 ; gain = 0.000 ; free physical = 2090 ; free virtual = 17101
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 10301.590 ; gain = 10.000 ; free physical = 2051 ; free virtual = 17088
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 10301.590 ; gain = 10.000 ; free physical = 2051 ; free virtual = 17088
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2227.179; main = 2220.854; forked = 6.325
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10401.445; main = 10301.594; forked = 99.852
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10301.590 ; gain = 0.000 ; free physical = 2055 ; free virtual = 17091
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs synth_1 -jobs 4
[Fri Jul  5 11:37:11 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:38:44 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:41:14 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:41:14 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:45:35 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:45:35 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:52:58 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:52:58 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 11:56:35 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 11:56:35 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 12:01:00 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:01:00 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10515.734 ; gain = 12.129 ; free physical = 2274 ; free virtual = 17023
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 10533.605 ; gain = 17.871 ; free physical = 2277 ; free virtual = 17062
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 10551.609 ; gain = 17.996 ; free physical = 2121 ; free virtual = 16970
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 12:10:28 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:10:28 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 12:13:44 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:13:44 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACB220A
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul  5 12:16:16 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:16:16 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACB220A
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul  5 12:21:07 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:21:07 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACB220A
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul  5 12:24:00 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:24:00 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul  5 12:29:22 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:29:22 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul  5 12:32:41 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:32:41 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul  5 12:43:56 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:43:57 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul  5 12:47:33 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:47:33 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul  5 12:50:07 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:50:07 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul  5 12:52:20 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Fri Jul  5 12:52:20 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1032 ; free virtual = 16288
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1018 ; free virtual = 16287
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul  6 10:27:26 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1015 ; free virtual = 16284
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1009 ; free virtual = 16285
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1819.983; main = 1812.105; forked = 7.878
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11069.703; main = 10943.918; forked = 125.785
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1168 ; free virtual = 16392
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1164 ; free virtual = 16391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1164 ; free virtual = 16392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1164 ; free virtual = 16392
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1164 ; free virtual = 16393
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1430 ; free virtual = 16662
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1400 ; free virtual = 16652
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1400 ; free virtual = 16652
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1994.250; main = 1994.250; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10916.102; main = 10916.102; forked = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1457 ; free virtual = 16689
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1441 ; free virtual = 16689
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1202 ; free virtual = 16612
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1201 ; free virtual = 16612
Read PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1201 ; free virtual = 16611
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1201 ; free virtual = 16611
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1197 ; free virtual = 16608
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1197 ; free virtual = 16608
Restored from archive | CPU: 0.030000 secs | Memory: 0.102783 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1197 ; free virtual = 16608
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10951.918 ; gain = 0.000 ; free physical = 1197 ; free virtual = 16608
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 10992.121 ; gain = 40.203 ; free physical = 1102 ; free virtual = 16604
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 11069.723 ; gain = 77.602 ; free physical = 1032 ; free virtual = 16548
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Sat Jul  6 10:30:57 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jul  6 10:37:51 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11391.566 ; gain = 73.844 ; free physical = 1177 ; free virtual = 17326
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
WARNING: [Synth 8-567] referenced signal 'state_n' should be on the sensitivity list [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:30]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 11474.535 ; gain = 156.812 ; free physical = 1026 ; free virtual = 17189
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul  6 11:03:31 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+
| INFER-1 | WARNING  | 1            | 0        |
+---------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for state_p_reg. 
RTL Name 'state_p_reg', Hierarchy 'top', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v', Line 32.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 11492.348 ; gain = 174.625 ; free physical = 1026 ; free virtual = 17189
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 11492.355 ; gain = 174.633 ; free physical = 1020 ; free virtual = 17189
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2335.226; main = 2328.931; forked = 6.295
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11602.203; main = 11502.352; forked = 99.852
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 11565.344 ; gain = 40.000 ; free physical = 630 ; free virtual = 16923
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9400] empty statement in sequential block [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
WARNING: [Synth 8-567] referenced signal 'state_n' should be on the sensitivity list [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:30]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 11565.344 ; gain = 40.000 ; free physical = 627 ; free virtual = 16921
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul  6 11:08:17 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+
| INFER-1 | WARNING  | 1            | 0        |
+---------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for state_p_reg. 
RTL Name 'state_p_reg', Hierarchy 'top', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v', Line 32.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 11565.344 ; gain = 40.000 ; free physical = 630 ; free virtual = 16923
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 11565.344 ; gain = 49.992 ; free physical = 630 ; free virtual = 16924
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2217.334; main = 2209.523; forked = 7.811
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11654.918; main = 11529.285; forked = 125.633
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 11565.344 ; gain = 0.000 ; free physical = 607 ; free virtual = 16853
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
WARNING: [Synth 8-567] referenced signal 'state_n' should be on the sensitivity list [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:30]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11565.344 ; gain = 0.000 ; free physical = 608 ; free virtual = 16847
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul  6 11:10:52 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+
| INFER-1 | WARNING  | 1            | 0        |
+---------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for state_p_reg. 
RTL Name 'state_p_reg', Hierarchy 'top', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v', Line 32.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11565.344 ; gain = 0.000 ; free physical = 610 ; free virtual = 16849
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11565.344 ; gain = 0.000 ; free physical = 609 ; free virtual = 16849
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2224.237; main = 2216.434; forked = 7.804
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11674.918; main = 11549.285; forked = 125.633
current_design rtl_1
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 11565.344 ; gain = 0.000 ; free physical = 584 ; free virtual = 16858
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
WARNING: [Synth 8-567] referenced signal 'state_n' should be on the sensitivity list [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:30]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11565.344 ; gain = 0.000 ; free physical = 584 ; free virtual = 16858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11565.344 ; gain = 0.000 ; free physical = 584 ; free virtual = 16858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11565.344 ; gain = 0.000 ; free physical = 584 ; free virtual = 16858
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11566.281 ; gain = 0.000 ; free physical = 829 ; free virtual = 17149
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 11566.281 ; gain = 0.938 ; free physical = 813 ; free virtual = 17125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 11566.281 ; gain = 0.000 ; free physical = 646 ; free virtual = 17099
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 11:12:27 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 11:12:27 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 11634.293 ; gain = 0.000 ; free physical = 1798 ; free virtual = 16740
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11634.293 ; gain = 0.000 ; free physical = 1716 ; free virtual = 16703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11634.293 ; gain = 0.000 ; free physical = 1716 ; free virtual = 16703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11634.293 ; gain = 0.000 ; free physical = 1716 ; free virtual = 16703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11634.293 ; gain = 0.000 ; free physical = 2006 ; free virtual = 17008
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 11636.289 ; gain = 1.996 ; free physical = 1984 ; free virtual = 17003
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 11648.285 ; gain = 1.996 ; free physical = 2060 ; free virtual = 17055
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 11:22:43 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 11:22:43 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 11743.293 ; gain = 0.000 ; free physical = 1618 ; free virtual = 16651
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11743.293 ; gain = 0.000 ; free physical = 1614 ; free virtual = 16646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11743.293 ; gain = 0.000 ; free physical = 1614 ; free virtual = 16646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11743.293 ; gain = 0.000 ; free physical = 1614 ; free virtual = 16646
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11747.293 ; gain = 0.000 ; free physical = 1940 ; free virtual = 16986
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 11747.293 ; gain = 4.000 ; free physical = 1846 ; free virtual = 16932
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 11:32:46 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 11:32:46 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 11:43:19 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 11:43:19 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 11:47:07 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 11:47:07 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 11:50:02 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 11:50:02 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 11:56:18 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 11:56:18 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 12036.301 ; gain = 0.000 ; free physical = 1836 ; free virtual = 16152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12036.301 ; gain = 0.000 ; free physical = 1839 ; free virtual = 16166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12036.301 ; gain = 0.000 ; free physical = 1839 ; free virtual = 16166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12036.301 ; gain = 0.000 ; free physical = 1839 ; free virtual = 16166
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12036.301 ; gain = 0.000 ; free physical = 2115 ; free virtual = 16466
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 12036.301 ; gain = 0.000 ; free physical = 2102 ; free virtual = 16463
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1908 ; free virtual = 16178
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1908 ; free virtual = 16179
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul  6 12:02:24 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1911 ; free virtual = 16182
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1909 ; free virtual = 16181
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1784.643; main = 1782.477; forked = 2.166
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 12149.195; main = 12023.562; forked = 125.633
close_design
close_design
close_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1676 ; free virtual = 16474
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1387 ; free virtual = 16194
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1386 ; free virtual = 16192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1386 ; free virtual = 16192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1386 ; free virtual = 16192
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1384 ; free virtual = 16194
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1659 ; free virtual = 16473
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1635 ; free virtual = 16484
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 12041.297 ; gain = 0.000 ; free physical = 1635 ; free virtual = 16484
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2460.190; main = 2459.522; forked = 0.668
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 12133.414; main = 12033.562; forked = 99.852
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 12053.293 ; gain = 11.996 ; free physical = 1500 ; free virtual = 16483
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 12:04:00 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 12:04:00 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 12:08:24 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 12:08:24 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 12:11:49 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 12:11:49 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 12:15:17 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 12:15:17 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 12:44:52 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 12:44:52 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 12:50:05 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 12:50:05 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACB220A
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 515 ; free virtual = 14896
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 457 ; free virtual = 14892
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul  6 20:47:23 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 448 ; free virtual = 14883
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 452 ; free virtual = 14893
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2324.610; main = 1872.199; forked = 452.411
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13428.766; main = 12387.496; forked = 1041.270
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 433 ; free virtual = 14882
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Next_State' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-226] default block is never used [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Next_State' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 434 ; free virtual = 14883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 434 ; free virtual = 14883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 434 ; free virtual = 14883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 431 ; free virtual = 14884
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 694 ; free virtual = 15159
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 655 ; free virtual = 15205
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 655 ; free virtual = 15205
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2071.455; main = 2071.455; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 12407.496; main = 12407.496; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_State
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_State
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.output_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 555 ; free virtual = 15219
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 20:48:06 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/synth_1/runme.log
[Sat Jul  6 20:48:06 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project lab4_exercise /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ax/Xilinx/Vivado/2024.1/data/ip'.
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Dim_led.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Dim_led.v
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/dim_leds_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/dim_leds_tb.v
update_compile_order -fileset sim_1
synth_design -top Dim_led -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Dim_led -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 380 ; free virtual = 16503
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Dim_led' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Dim_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Dim_led' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Dim_led.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 320 ; free virtual = 16498
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul  6 21:45:53 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-10 | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'in' are not read. First unread bit index is 0. 
RTL Name 'in', Hierarchy 'counter', File 'counter.v', Line 25.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 315 ; free virtual = 16493
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 309 ; free virtual = 16493
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1995.849; main = 1994.470; forked = 1.379
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10795.387; main = 10769.605; forked = 25.781
synth_design -top Dim_led -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Dim_led -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 311 ; free virtual = 16493
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Dim_led' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Dim_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Dim_led' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Dim_led.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 308 ; free virtual = 16491
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul  6 21:46:46 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-10 | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'in' are not read. First unread bit index is 0. 
RTL Name 'in', Hierarchy 'counter', File 'counter.v', Line 25.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 318 ; free virtual = 16500
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 317 ; free virtual = 16500
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2203.169; main = 1993.224; forked = 209.945
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11081.949; main = 10793.750; forked = 288.199
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Dim_led
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 314 ; free virtual = 16502
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Dim_led' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Dim_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Dim_led' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Dim_led.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 312 ; free virtual = 16501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 312 ; free virtual = 16501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 312 ; free virtual = 16501
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 311 ; free virtual = 16502
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 599 ; free virtual = 16787
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 569 ; free virtual = 16783
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 569 ; free virtual = 16783
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2153.344; main = 2153.344; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10823.750; main = 10823.750; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Dim_led'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Dim_led' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Dim_led_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Dim_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dim_led
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dim_led_behav xil_defaultlib.Dim_led xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dim_led_behav xil_defaultlib.Dim_led xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Dim_led
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dim_led_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dim_led_behav -key {Behavioral:sim_1:Functional:Dim_led} -tclbatch {Dim_led.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Dim_led.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dim_led_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 492 ; free virtual = 16718
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top dim_leds_tb [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dim_leds_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dim_leds_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj dim_leds_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/dim_leds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dim_leds_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dim_leds_tb_behav xil_defaultlib.dim_leds_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dim_leds_tb_behav xil_defaultlib.dim_leds_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Dim_led
Compiling module xil_defaultlib.dim_leds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dim_leds_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dim_leds_tb_behav -key {Behavioral:sim_1:Functional:dim_leds_tb} -tclbatch {dim_leds_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source dim_leds_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dim_leds_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 12475.309 ; gain = 0.000 ; free physical = 481 ; free virtual = 16729
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 21:50:15 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sat Jul  6 21:50:16 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
file mkdir /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.srcs/constrs_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/Dim_led.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/Dim_led.xdc
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/Dim_led.dcp to /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 21:56:02 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sat Jul  6 21:56:02 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.srcs/utils_1/imports/synth_1/Dim_led.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/Dim_led.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 21:59:06 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sat Jul  6 21:59:06 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/Dim_led.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/Dim_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.srcs/utils_1/imports/synth_1/Dim_led.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/Dim_led.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 22:16:40 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sat Jul  6 22:16:40 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/Dim_led.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/Dim_led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Led33.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Led33.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Led33.v] -no_script -reset -force -quiet
remove_files  /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Led33.v
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Led50.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Led50.v
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Led75.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Led75.v
update_compile_order -fileset sources_1
close_design
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/Dim_led.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/Dim_led.xdc
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc
set_property top top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.srcs/utils_1/imports/synth_1/Dim_led.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/Dim_led.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jul  6 22:51:41 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sat Jul  6 22:51:41 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul  6 23:09:07 2024...
