// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="key_led_top_key_led_top,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.707300,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=14,HLS_VERSION=2024_2}" *)

module key_led_top (
        key0,
        key1,
        led0,
        led1,
        ap_rst
);


input  [0:0] key0;
input  [0:0] key1;
output  [0:0] led0;
output  [0:0] led1;
input   ap_rst;

wire   [1:0] led_fu_80_p8;
wire   [1:0] led_fu_80_p9;
wire   [1:0] led_fu_80_p1;
wire  signed [1:0] led_fu_80_p3;
wire  signed [1:0] led_fu_80_p5;

(* dissolve_hierarchy = "yes" *) key_led_top_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U1(
    .din0(2'd1),
    .din1(2'd2),
    .din2(2'd3),
    .def(2'd0),
    .sel(led_fu_80_p8),
    .dout(led_fu_80_p9)
);

assign led0 = led_fu_80_p9[0:0];

assign led1 = led_fu_80_p9[32'd1];

assign led_fu_80_p8 = {{key1}, {key0}};

endmodule //key_led_top
