--
--	Conversion of Dashboard.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Feb 22 12:55:54 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__RX_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_11 : bit;
SIGNAL tmpIO_0__RX_net_0 : bit;
TERMINAL tmpSIOVREF__RX_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__RX_net_0 : bit;
SIGNAL tmpOE__TX_net_0 : bit;
SIGNAL Net_12 : bit;
SIGNAL tmpFB_0__TX_net_0 : bit;
SIGNAL tmpIO_0__TX_net_0 : bit;
TERMINAL tmpSIOVREF__TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX_net_0 : bit;
SIGNAL \CAN:Net_25\ : bit;
SIGNAL Net_13 : bit;
SIGNAL Net_2 : bit;
SIGNAL \CAN:Net_31\ : bit;
SIGNAL \CAN:Net_30\ : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
TERMINAL Net_10 : bit;
TERMINAL Net_23 : bit;
TERMINAL Net_8 : bit;
TERMINAL Net_18 : bit;
SIGNAL tmpOE__Buzzer_net_0 : bit;
SIGNAL tmpFB_0__Buzzer_net_0 : bit;
SIGNAL tmpIO_0__Buzzer_net_0 : bit;
TERMINAL tmpSIOVREF__Buzzer_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Buzzer_net_0 : bit;
SIGNAL tmpOE__HV_net_0 : bit;
SIGNAL tmpFB_0__HV_net_0 : bit;
SIGNAL tmpIO_0__HV_net_0 : bit;
TERMINAL tmpSIOVREF__HV_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HV_net_0 : bit;
SIGNAL tmpOE__Drive_net_0 : bit;
SIGNAL tmpFB_0__Drive_net_0 : bit;
SIGNAL tmpIO_0__Drive_net_0 : bit;
TERMINAL tmpSIOVREF__Drive_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Drive_net_0 : bit;
SIGNAL tmpOE__RGB3_1_net_0 : bit;
SIGNAL tmpFB_0__RGB3_1_net_0 : bit;
SIGNAL tmpIO_0__RGB3_1_net_0 : bit;
TERMINAL tmpSIOVREF__RGB3_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB3_1_net_0 : bit;
SIGNAL tmpOE__RGB2_1_net_0 : bit;
SIGNAL tmpFB_0__RGB2_1_net_0 : bit;
SIGNAL tmpIO_0__RGB2_1_net_0 : bit;
TERMINAL tmpSIOVREF__RGB2_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB2_1_net_0 : bit;
SIGNAL tmpOE__RGB1_1_net_0 : bit;
SIGNAL tmpFB_0__RGB1_1_net_0 : bit;
SIGNAL tmpIO_0__RGB1_1_net_0 : bit;
TERMINAL tmpSIOVREF__RGB1_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB1_1_net_0 : bit;
SIGNAL tmpOE__RGB1_2_net_0 : bit;
SIGNAL tmpFB_0__RGB1_2_net_0 : bit;
SIGNAL tmpIO_0__RGB1_2_net_0 : bit;
TERMINAL tmpSIOVREF__RGB1_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB1_2_net_0 : bit;
SIGNAL tmpOE__RGB2_2_net_0 : bit;
SIGNAL tmpFB_0__RGB2_2_net_0 : bit;
SIGNAL tmpIO_0__RGB2_2_net_0 : bit;
TERMINAL tmpSIOVREF__RGB2_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB2_2_net_0 : bit;
SIGNAL tmpOE__RGB3_2_net_0 : bit;
SIGNAL tmpFB_0__RGB3_2_net_0 : bit;
SIGNAL tmpIO_0__RGB3_2_net_0 : bit;
TERMINAL tmpSIOVREF__RGB3_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB3_2_net_0 : bit;
SIGNAL Net_28 : bit;
SIGNAL Net_31 : bit;
SIGNAL \CAN_Timer:Net_260\ : bit;
SIGNAL \CAN_Timer:Net_266\ : bit;
SIGNAL \CAN_Timer:Net_51\ : bit;
SIGNAL \CAN_Timer:Net_261\ : bit;
SIGNAL \CAN_Timer:Net_57\ : bit;
SIGNAL Net_47 : bit;
SIGNAL Net_52 : bit;
SIGNAL \CAN_Timer:Net_102\ : bit;
SIGNAL Net_54 : bit;
SIGNAL Net_56 : bit;
SIGNAL \Node_Timer:Net_260\ : bit;
SIGNAL Net_57 : bit;
SIGNAL \Node_Timer:Net_55\ : bit;
SIGNAL Net_62 : bit;
SIGNAL \Node_Timer:Net_53\ : bit;
SIGNAL \Node_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Node_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_7\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_6\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_5\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_4\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_3\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_2\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Node_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Node_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Node_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Node_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Node_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Node_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Node_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Node_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Node_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Node_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Node_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_61 : bit;
SIGNAL \Node_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Node_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Node_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_6\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_5\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_4\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_2\ : bit;
SIGNAL \Node_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_3\ : bit;
SIGNAL \Node_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Node_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Node_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:nc0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:nc6\ : bit;
SIGNAL \Node_Timer:TimerUDB:nc8\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:nc1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:nc5\ : bit;
SIGNAL \Node_Timer:TimerUDB:nc7\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:Net_102\ : bit;
SIGNAL \Node_Timer:Net_266\ : bit;
SIGNAL tmpOE__TFT_reset_net_0 : bit;
SIGNAL tmpFB_0__TFT_reset_net_0 : bit;
SIGNAL tmpIO_0__TFT_reset_net_0 : bit;
TERMINAL tmpSIOVREF__TFT_reset_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TFT_reset_net_0 : bit;
SIGNAL tmpOE__SD_net_7 : bit;
SIGNAL tmpOE__SD_net_6 : bit;
SIGNAL tmpOE__SD_net_5 : bit;
SIGNAL tmpOE__SD_net_4 : bit;
SIGNAL tmpOE__SD_net_3 : bit;
SIGNAL tmpOE__SD_net_2 : bit;
SIGNAL tmpOE__SD_net_1 : bit;
SIGNAL tmpOE__SD_net_0 : bit;
SIGNAL tmpFB_7__SD_net_7 : bit;
SIGNAL tmpFB_7__SD_net_6 : bit;
SIGNAL tmpFB_7__SD_net_5 : bit;
SIGNAL tmpFB_7__SD_net_4 : bit;
SIGNAL tmpFB_7__SD_net_3 : bit;
SIGNAL tmpFB_7__SD_net_2 : bit;
SIGNAL tmpFB_7__SD_net_1 : bit;
SIGNAL tmpFB_7__SD_net_0 : bit;
SIGNAL tmpIO_7__SD_net_7 : bit;
SIGNAL tmpIO_7__SD_net_6 : bit;
SIGNAL tmpIO_7__SD_net_5 : bit;
SIGNAL tmpIO_7__SD_net_4 : bit;
SIGNAL tmpIO_7__SD_net_3 : bit;
SIGNAL tmpIO_7__SD_net_2 : bit;
SIGNAL tmpIO_7__SD_net_1 : bit;
SIGNAL tmpIO_7__SD_net_0 : bit;
TERMINAL tmpSIOVREF__SD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SD_net_0 : bit;
SIGNAL tmpOE__LED_1_net_0 : bit;
SIGNAL tmpFB_0__LED_1_net_0 : bit;
SIGNAL tmpIO_0__LED_1_net_0 : bit;
TERMINAL tmpSIOVREF__LED_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_1_net_0 : bit;
SIGNAL tmpOE__WDT_Reset_net_0 : bit;
SIGNAL tmpFB_0__WDT_Reset_net_0 : bit;
SIGNAL tmpIO_0__WDT_Reset_net_0 : bit;
TERMINAL tmpSIOVREF__WDT_Reset_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WDT_Reset_net_0 : bit;
SIGNAL Net_133 : bit;
SIGNAL Net_135 : bit;
SIGNAL \WDT_Timer:Net_260\ : bit;
SIGNAL Net_136 : bit;
SIGNAL \WDT_Timer:Net_55\ : bit;
SIGNAL Net_141 : bit;
SIGNAL \WDT_Timer:Net_53\ : bit;
SIGNAL \WDT_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \WDT_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \WDT_Timer:TimerUDB:control_7\ : bit;
SIGNAL \WDT_Timer:TimerUDB:control_6\ : bit;
SIGNAL \WDT_Timer:TimerUDB:control_5\ : bit;
SIGNAL \WDT_Timer:TimerUDB:control_4\ : bit;
SIGNAL \WDT_Timer:TimerUDB:control_3\ : bit;
SIGNAL \WDT_Timer:TimerUDB:control_2\ : bit;
SIGNAL \WDT_Timer:TimerUDB:control_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:control_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \WDT_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \WDT_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \WDT_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \WDT_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \WDT_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \WDT_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \WDT_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \WDT_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \WDT_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \WDT_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \WDT_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \WDT_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \WDT_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \WDT_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_140 : bit;
SIGNAL \WDT_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \WDT_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \WDT_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \WDT_Timer:TimerUDB:status_6\ : bit;
SIGNAL \WDT_Timer:TimerUDB:status_5\ : bit;
SIGNAL \WDT_Timer:TimerUDB:status_4\ : bit;
SIGNAL \WDT_Timer:TimerUDB:status_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:status_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:status_2\ : bit;
SIGNAL \WDT_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \WDT_Timer:TimerUDB:status_3\ : bit;
SIGNAL \WDT_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \WDT_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \WDT_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:nc0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:nc11\ : bit;
SIGNAL \WDT_Timer:TimerUDB:nc14\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:nc1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:nc10\ : bit;
SIGNAL \WDT_Timer:TimerUDB:nc13\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:nc2\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:nc9\ : bit;
SIGNAL \WDT_Timer:TimerUDB:nc12\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \WDT_Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \WDT_Timer:Net_102\ : bit;
SIGNAL \WDT_Timer:Net_266\ : bit;
SIGNAL \TFT:cmd\ : bit;
SIGNAL \TFT:data_lsb_1\ : bit;
SIGNAL \TFT:cmd_ready\ : bit;
SIGNAL \TFT:cmd_empty\ : bit;
SIGNAL \TFT:data_ready\ : bit;
SIGNAL \TFT:data_empty\ : bit;
SIGNAL Net_187 : bit;
SIGNAL \TFT:op_clk\ : bit;
SIGNAL \TFT:full\ : bit;
SIGNAL \TFT:cmd_not_full\ : bit;
SIGNAL \TFT:data_not_full\ : bit;
SIGNAL \TFT:status_0\ : bit;
SIGNAL \TFT:status_1\ : bit;
SIGNAL \TFT:data_valid\ : bit;
SIGNAL \TFT:status_7\ : bit;
SIGNAL \TFT:status_6\ : bit;
SIGNAL \TFT:status_5\ : bit;
SIGNAL \TFT:status_4\ : bit;
SIGNAL \TFT:status_3\ : bit;
SIGNAL \TFT:status_2\ : bit;
SIGNAL \TFT:sts_clk\ : bit;
SIGNAL Net_109_7 : bit;
SIGNAL Net_109_6 : bit;
SIGNAL Net_109_5 : bit;
SIGNAL Net_109_4 : bit;
SIGNAL Net_109_3 : bit;
SIGNAL Net_109_2 : bit;
SIGNAL Net_109_1 : bit;
SIGNAL Net_109_0 : bit;
SIGNAL \TFT:state_3\ : bit;
SIGNAL \TFT:state_2\ : bit;
SIGNAL \TFT:state_1\ : bit;
SIGNAL \TFT:state_0\ : bit;
SIGNAL \TFT:z0_detect\ : bit;
SIGNAL \TFT:z1_detect\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \TFT:data_lsb_0\ : bit;
SIGNAL Net_26 : bit;
SIGNAL Net_189 : bit;
SIGNAL Net_27 : bit;
SIGNAL Net_39 : bit;
SIGNAL Net_188_7 : bit;
SIGNAL \TFT:data_lsb_7\ : bit;
SIGNAL Net_188_6 : bit;
SIGNAL \TFT:data_lsb_6\ : bit;
SIGNAL Net_188_5 : bit;
SIGNAL \TFT:data_lsb_5\ : bit;
SIGNAL Net_188_4 : bit;
SIGNAL \TFT:data_lsb_4\ : bit;
SIGNAL Net_188_3 : bit;
SIGNAL \TFT:data_lsb_3\ : bit;
SIGNAL Net_188_2 : bit;
SIGNAL \TFT:data_lsb_2\ : bit;
SIGNAL Net_188_1 : bit;
SIGNAL Net_188_0 : bit;
SIGNAL \TFT:chain_14\ : bit;
SIGNAL \TFT:chain_12\ : bit;
SIGNAL \TFT:chain_13\ : bit;
SIGNAL \TFT:chain_11\ : bit;
SIGNAL \TFT:chain_10\ : bit;
SIGNAL \TFT:chain_9\ : bit;
SIGNAL \TFT:chain_8\ : bit;
SIGNAL \TFT:chain_7\ : bit;
SIGNAL \TFT:chain_6\ : bit;
SIGNAL \TFT:chain_5\ : bit;
SIGNAL \TFT:chain_4\ : bit;
SIGNAL \TFT:chain_3\ : bit;
SIGNAL \TFT:chain_2\ : bit;
SIGNAL \TFT:chain_1\ : bit;
SIGNAL \TFT:chain_0\ : bit;
SIGNAL Net_186_7 : bit;
SIGNAL Net_186_6 : bit;
SIGNAL Net_186_5 : bit;
SIGNAL Net_186_4 : bit;
SIGNAL Net_186_3 : bit;
SIGNAL Net_186_2 : bit;
SIGNAL Net_186_1 : bit;
SIGNAL Net_186_0 : bit;
SIGNAL Net_15_7 : bit;
SIGNAL Net_15_6 : bit;
SIGNAL Net_15_5 : bit;
SIGNAL Net_15_4 : bit;
SIGNAL Net_15_3 : bit;
SIGNAL Net_15_2 : bit;
SIGNAL Net_15_1 : bit;
SIGNAL Net_15_0 : bit;
SIGNAL tmpOE__d_lsb_net_7 : bit;
SIGNAL tmpOE__d_lsb_net_6 : bit;
SIGNAL tmpOE__d_lsb_net_5 : bit;
SIGNAL tmpOE__d_lsb_net_4 : bit;
SIGNAL tmpOE__d_lsb_net_3 : bit;
SIGNAL tmpOE__d_lsb_net_2 : bit;
SIGNAL tmpOE__d_lsb_net_1 : bit;
SIGNAL tmpOE__d_lsb_net_0 : bit;
SIGNAL tmpIO_7__d_lsb_net_7 : bit;
SIGNAL tmpIO_7__d_lsb_net_6 : bit;
SIGNAL tmpIO_7__d_lsb_net_5 : bit;
SIGNAL tmpIO_7__d_lsb_net_4 : bit;
SIGNAL tmpIO_7__d_lsb_net_3 : bit;
SIGNAL tmpIO_7__d_lsb_net_2 : bit;
SIGNAL tmpIO_7__d_lsb_net_1 : bit;
SIGNAL tmpIO_7__d_lsb_net_0 : bit;
TERMINAL tmpSIOVREF__d_lsb_net_0 : bit;
SIGNAL tmpINTERRUPT_0__d_lsb_net_0 : bit;
SIGNAL tmpOE__d_c_net_0 : bit;
SIGNAL tmpFB_0__d_c_net_0 : bit;
SIGNAL tmpIO_0__d_c_net_0 : bit;
TERMINAL tmpSIOVREF__d_c_net_0 : bit;
SIGNAL tmpINTERRUPT_0__d_c_net_0 : bit;
SIGNAL tmpOE__ncs_net_0 : bit;
SIGNAL tmpFB_0__ncs_net_0 : bit;
SIGNAL tmpIO_0__ncs_net_0 : bit;
TERMINAL tmpSIOVREF__ncs_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ncs_net_0 : bit;
SIGNAL tmpOE__nwr_net_0 : bit;
SIGNAL tmpFB_0__nwr_net_0 : bit;
SIGNAL tmpIO_0__nwr_net_0 : bit;
TERMINAL tmpSIOVREF__nwr_net_0 : bit;
SIGNAL tmpINTERRUPT_0__nwr_net_0 : bit;
SIGNAL tmpOE__nrd_net_0 : bit;
SIGNAL tmpFB_0__nrd_net_0 : bit;
SIGNAL tmpIO_0__nrd_net_0 : bit;
TERMINAL tmpSIOVREF__nrd_net_0 : bit;
SIGNAL tmpINTERRUPT_0__nrd_net_0 : bit;
SIGNAL tmpOE__d_msb_net_7 : bit;
SIGNAL tmpOE__d_msb_net_6 : bit;
SIGNAL tmpOE__d_msb_net_5 : bit;
SIGNAL tmpOE__d_msb_net_4 : bit;
SIGNAL tmpOE__d_msb_net_3 : bit;
SIGNAL tmpOE__d_msb_net_2 : bit;
SIGNAL tmpOE__d_msb_net_1 : bit;
SIGNAL tmpOE__d_msb_net_0 : bit;
SIGNAL tmpIO_7__d_msb_net_7 : bit;
SIGNAL tmpIO_7__d_msb_net_6 : bit;
SIGNAL tmpIO_7__d_msb_net_5 : bit;
SIGNAL tmpIO_7__d_msb_net_4 : bit;
SIGNAL tmpIO_7__d_msb_net_3 : bit;
SIGNAL tmpIO_7__d_msb_net_2 : bit;
SIGNAL tmpIO_7__d_msb_net_1 : bit;
SIGNAL tmpIO_7__d_msb_net_0 : bit;
TERMINAL tmpSIOVREF__d_msb_net_0 : bit;
SIGNAL tmpINTERRUPT_0__d_msb_net_0 : bit;
SIGNAL \PWM_BLED:PWMUDB:km_run\ : bit;
SIGNAL \PWM_BLED:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_220 : bit;
SIGNAL \PWM_BLED:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_BLED:PWMUDB:control_7\ : bit;
SIGNAL \PWM_BLED:PWMUDB:control_6\ : bit;
SIGNAL \PWM_BLED:PWMUDB:control_5\ : bit;
SIGNAL \PWM_BLED:PWMUDB:control_4\ : bit;
SIGNAL \PWM_BLED:PWMUDB:control_3\ : bit;
SIGNAL \PWM_BLED:PWMUDB:control_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:control_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:control_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_BLED:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_BLED:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_BLED:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_BLED:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_BLED:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_BLED:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_BLED:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_BLED:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_BLED:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_BLED:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_206 : bit;
SIGNAL \PWM_BLED:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_BLED:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_BLED:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_BLED:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_BLED:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_BLED:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_BLED:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_BLED:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_BLED:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_BLED:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_BLED:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_BLED:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_BLED:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_BLED:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_BLED:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_BLED:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_BLED:PWMUDB:status_6\ : bit;
SIGNAL \PWM_BLED:PWMUDB:status_5\ : bit;
SIGNAL \PWM_BLED:PWMUDB:status_4\ : bit;
SIGNAL \PWM_BLED:PWMUDB:status_3\ : bit;
SIGNAL \PWM_BLED:PWMUDB:status_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:status_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:status_0\ : bit;
SIGNAL \PWM_BLED:Net_55\ : bit;
SIGNAL \PWM_BLED:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_BLED:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_BLED:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_BLED:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_BLED:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_BLED:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_BLED:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_BLED:PWMUDB:compare1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:compare2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_BLED:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_BLED:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_BLED:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_BLED:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_BLED:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_BLED:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_BLED:Net_101\ : bit;
SIGNAL \PWM_BLED:Net_96\ : bit;
SIGNAL Net_209 : bit;
SIGNAL Net_210 : bit;
SIGNAL \PWM_BLED:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_217 : bit;
SIGNAL Net_211 : bit;
SIGNAL Net_208 : bit;
SIGNAL \PWM_BLED:Net_113\ : bit;
SIGNAL \PWM_BLED:Net_107\ : bit;
SIGNAL \PWM_BLED:Net_114\ : bit;
SIGNAL tmpOE__TFT_BLED_net_0 : bit;
SIGNAL tmpFB_0__TFT_BLED_net_0 : bit;
SIGNAL tmpIO_0__TFT_BLED_net_0 : bit;
TERMINAL tmpSIOVREF__TFT_BLED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TFT_BLED_net_0 : bit;
SIGNAL tmpOE__DISP_net_0 : bit;
SIGNAL tmpFB_0__DISP_net_0 : bit;
SIGNAL tmpIO_0__DISP_net_0 : bit;
TERMINAL tmpSIOVREF__DISP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DISP_net_0 : bit;
SIGNAL \Node_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Node_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Node_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Node_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \WDT_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \WDT_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \WDT_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \WDT_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \TFT:state_3\\D\ : bit;
SIGNAL \TFT:state_2\\D\ : bit;
SIGNAL \TFT:state_1\\D\ : bit;
SIGNAL \TFT:state_0\\D\ : bit;
SIGNAL Net_25D : bit;
SIGNAL Net_26D : bit;
SIGNAL Net_189D : bit;
SIGNAL Net_27D : bit;
SIGNAL Net_39D : bit;
SIGNAL \PWM_BLED:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_BLED:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__RX_net_0 <=  ('1') ;

\Node_Timer:TimerUDB:status_tc\ <= ((\Node_Timer:TimerUDB:control_7\ and \Node_Timer:TimerUDB:per_zero\));

\WDT_Timer:TimerUDB:status_tc\ <= ((\WDT_Timer:TimerUDB:control_7\ and \WDT_Timer:TimerUDB:per_zero\));

\TFT:full\ <= (not \TFT:data_not_full\
	OR not \TFT:cmd_not_full\);

\TFT:status_1\ <= ((not \TFT:state_3\ and not \TFT:state_0\ and \TFT:state_2\ and \TFT:state_1\ and \TFT:z0_detect\));

\TFT:state_3\\D\ <= ((not \TFT:state_2\ and not \TFT:state_1\ and not \TFT:state_0\ and not Net_188_1 and \TFT:data_empty\ and \TFT:state_3\)
	OR (not \TFT:state_3\ and not \TFT:state_2\ and \TFT:state_0\));

\TFT:state_2\\D\ <= ((not \TFT:state_2\ and not \TFT:state_1\ and not \TFT:state_0\ and \TFT:state_3\ and Net_188_1)
	OR (not \TFT:state_3\ and not \TFT:z1_detect\ and \TFT:state_2\)
	OR (not \TFT:state_3\ and not \TFT:state_0\ and \TFT:state_2\)
	OR (not \TFT:state_3\ and not \TFT:state_1\ and \TFT:state_2\));

\TFT:state_1\\D\ <= ((not \TFT:state_3\ and not \TFT:z1_detect\ and \TFT:state_1\ and \TFT:state_0\)
	OR (not \TFT:state_3\ and not \TFT:state_0\ and not \TFT:z0_detect\ and \TFT:state_1\)
	OR (not \TFT:data_empty\ and not \TFT:state_2\ and not \TFT:state_1\ and not \TFT:state_0\ and not Net_188_1 and \TFT:state_3\)
	OR (not \TFT:state_3\ and not \TFT:state_1\ and \TFT:state_2\)
	OR (not \TFT:state_3\ and not \TFT:state_2\ and \TFT:state_1\));

\TFT:state_0\\D\ <= ((not \TFT:state_3\ and not \TFT:z1_detect\ and \TFT:state_1\ and \TFT:state_0\)
	OR (not \TFT:state_3\ and not \TFT:state_1\ and \TFT:state_2\ and \TFT:state_0\)
	OR (not \TFT:state_3\ and not \TFT:state_0\ and \TFT:state_1\ and \TFT:z0_detect\)
	OR (not \TFT:cmd_empty\ and not \TFT:state_3\ and not \TFT:state_2\ and not \TFT:state_0\)
	OR (not \TFT:cmd_empty\ and not \TFT:state_2\ and \TFT:state_1\ and \TFT:state_0\)
	OR (not \TFT:state_3\ and not \TFT:state_2\ and \TFT:state_1\));

Net_25D <= ((not \TFT:state_2\ and not \TFT:state_1\ and not \TFT:state_0\ and \TFT:state_3\ and Net_188_0)
	OR (\TFT:state_0\ and Net_25)
	OR (\TFT:state_1\ and Net_25)
	OR (\TFT:state_2\ and Net_25)
	OR (not \TFT:state_3\ and Net_25));

Net_26D <= ((\TFT:state_2\ and \TFT:state_0\)
	OR (not \TFT:state_2\ and not \TFT:state_1\)
	OR \TFT:state_3\);

Net_189D <= (\TFT:state_0\
	OR not \TFT:state_2\
	OR \TFT:state_3\);

Net_27D <= (\TFT:state_0\
	OR not \TFT:state_1\
	OR \TFT:state_2\
	OR \TFT:state_3\);

Net_39D <= ((not \TFT:state_3\ and not \TFT:state_2\ and \TFT:state_1\));

\PWM_BLED:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_BLED:PWMUDB:tc_i\);

\PWM_BLED:PWMUDB:dith_count_1\\D\ <= ((not \PWM_BLED:PWMUDB:dith_count_1\ and \PWM_BLED:PWMUDB:tc_i\ and \PWM_BLED:PWMUDB:dith_count_0\)
	OR (not \PWM_BLED:PWMUDB:dith_count_0\ and \PWM_BLED:PWMUDB:dith_count_1\)
	OR (not \PWM_BLED:PWMUDB:tc_i\ and \PWM_BLED:PWMUDB:dith_count_1\));

\PWM_BLED:PWMUDB:dith_count_0\\D\ <= ((not \PWM_BLED:PWMUDB:dith_count_0\ and \PWM_BLED:PWMUDB:tc_i\)
	OR (not \PWM_BLED:PWMUDB:tc_i\ and \PWM_BLED:PWMUDB:dith_count_0\));

\PWM_BLED:PWMUDB:cmp1_status\ <= ((not \PWM_BLED:PWMUDB:prevCompare1\ and \PWM_BLED:PWMUDB:cmp1_less\));

\PWM_BLED:PWMUDB:cmp2_status\ <= ((not \PWM_BLED:PWMUDB:prevCompare2\ and \PWM_BLED:PWMUDB:cmp2_less\));

\PWM_BLED:PWMUDB:status_2\ <= ((\PWM_BLED:PWMUDB:runmode_enable\ and \PWM_BLED:PWMUDB:tc_i\));

\PWM_BLED:PWMUDB:pwm1_i\ <= ((\PWM_BLED:PWMUDB:runmode_enable\ and \PWM_BLED:PWMUDB:cmp1_less\));

\PWM_BLED:PWMUDB:pwm2_i\ <= ((\PWM_BLED:PWMUDB:runmode_enable\ and \PWM_BLED:PWMUDB:cmp2_less\));

RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>Net_11,
		analog=>(open),
		io=>(tmpIO_0__RX_net_0),
		siovref=>(tmpSIOVREF__RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RX_net_0);
TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>Net_12,
		fb=>(tmpFB_0__TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_net_0),
		siovref=>(tmpSIOVREF__TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TX_net_0);
\CAN:Clock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2c366327-8ea9-4813-ab0d-a7ce473af76e/ccbbccde-4db5-4009-af85-8e8bae589faa",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\CAN:Net_25\,
		dig_domain_out=>open);
\CAN:CanIP\:cy_psoc3_can_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>\CAN:Net_25\,
		can_rx=>Net_11,
		can_tx=>Net_12,
		can_tx_en=>Net_13,
		interrupt=>Net_2);
\CAN:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0e0c9380-6965-4440-8709-ce08a91e474c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
DriveGND:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10, Net_23));
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_8);
HVGND:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_8, Net_18));
Buzzer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4da11063-6e5d-46ee-ad8f-d5d399df80cd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Buzzer_net_0),
		analog=>(open),
		io=>(tmpIO_0__Buzzer_net_0),
		siovref=>(tmpSIOVREF__Buzzer_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Buzzer_net_0);
HV:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"367b7824-a455-4eae-9fe2-b26805c25836",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__HV_net_0),
		analog=>(open),
		io=>(tmpIO_0__HV_net_0),
		siovref=>(tmpSIOVREF__HV_net_0),
		annotation=>Net_18,
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HV_net_0);
Drive:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"764a9b0f-12cb-4f04-8ef6-b3dbf3cb962e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Drive_net_0),
		analog=>(open),
		io=>(tmpIO_0__Drive_net_0),
		siovref=>(tmpSIOVREF__Drive_net_0),
		annotation=>Net_23,
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Drive_net_0);
RGB3_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e7eb8a27-81f5-489d-b6a7-95d193398d80",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RGB3_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB3_1_net_0),
		siovref=>(tmpSIOVREF__RGB3_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB3_1_net_0);
RGB2_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6651f51b-914a-4602-8148-2b8e90c92527",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RGB2_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB2_1_net_0),
		siovref=>(tmpSIOVREF__RGB2_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB2_1_net_0);
RGB1_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63277c7e-8aaa-4456-9cb0-be9709bb575c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RGB1_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB1_1_net_0),
		siovref=>(tmpSIOVREF__RGB1_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB1_1_net_0);
RGB1_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ffb0514b-9182-4423-a2b2-2d52f3cf82d4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RGB1_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB1_2_net_0),
		siovref=>(tmpSIOVREF__RGB1_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB1_2_net_0);
RGB2_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3542e494-2121-476d-b944-c930bd000174",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RGB2_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB2_2_net_0),
		siovref=>(tmpSIOVREF__RGB2_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB2_2_net_0);
RGB3_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed6ff306-ca67-4a93-b565-7e0b7d82e239",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RGB3_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB3_2_net_0),
		siovref=>(tmpSIOVREF__RGB3_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB3_2_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_28,
		dig_domain_out=>open);
\CAN_Timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_28,
		kill=>zero,
		enable=>tmpOE__RX_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_52,
		compare=>\CAN_Timer:Net_261\,
		interrupt=>\CAN_Timer:Net_57\);
isr_can:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_52);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"31744690-b5ed-4679-966d-e07d5194dd2d",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_54,
		dig_domain_out=>open);
\Node_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_54,
		enable=>tmpOE__RX_net_0,
		clock_out=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\);
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_54,
		enable=>tmpOE__RX_net_0,
		clock_out=>\Node_Timer:TimerUDB:Clk_Ctl_i\);
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Node_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\Node_Timer:TimerUDB:control_7\, \Node_Timer:TimerUDB:control_6\, \Node_Timer:TimerUDB:control_5\, \Node_Timer:TimerUDB:control_4\,
			\Node_Timer:TimerUDB:control_3\, \Node_Timer:TimerUDB:control_2\, \Node_Timer:TimerUDB:control_1\, \Node_Timer:TimerUDB:control_0\));
\Node_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Node_Timer:TimerUDB:status_3\,
			\Node_Timer:TimerUDB:status_2\, zero, \Node_Timer:TimerUDB:status_tc\),
		interrupt=>Net_57);
\Node_Timer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Node_Timer:TimerUDB:control_7\, \Node_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Node_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Node_Timer:TimerUDB:nc6\,
		f0_blk_stat=>\Node_Timer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Node_Timer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Node_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Node_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Node_Timer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Node_Timer:TimerUDB:sT24:timerdp:cap0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Node_Timer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Node_Timer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Node_Timer:TimerUDB:control_7\, \Node_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Node_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Node_Timer:TimerUDB:nc5\,
		f0_blk_stat=>\Node_Timer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Node_Timer:TimerUDB:sT24:timerdp:carry0\,
		co=>\Node_Timer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Node_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Node_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Node_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Node_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Node_Timer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Node_Timer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Node_Timer:TimerUDB:sT24:timerdp:cap0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Node_Timer:TimerUDB:sT24:timerdp:cap1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Node_Timer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Node_Timer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Node_Timer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Node_Timer:TimerUDB:control_7\, \Node_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Node_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Node_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Node_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Node_Timer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Node_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Node_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Node_Timer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Node_Timer:TimerUDB:sT24:timerdp:cap1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Node_Timer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_nodeok:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_57);
TFT_reset:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a6973a90-3ed8-4d2b-b54f-642e2ddfe103",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__TFT_reset_net_0),
		analog=>(open),
		io=>(tmpIO_0__TFT_reset_net_0),
		siovref=>(tmpSIOVREF__TFT_reset_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TFT_reset_net_0);
SD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"110110110110110110110110",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"00000000",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00000000",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"00000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"BBBBBBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000000000000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(tmpOE__RX_net_0, tmpOE__RX_net_0, tmpOE__RX_net_0, tmpOE__RX_net_0,
			tmpOE__RX_net_0, tmpOE__RX_net_0, tmpOE__RX_net_0, tmpOE__RX_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		fb=>(tmpFB_7__SD_net_7, tmpFB_7__SD_net_6, tmpFB_7__SD_net_5, tmpFB_7__SD_net_4,
			tmpFB_7__SD_net_3, tmpFB_7__SD_net_2, tmpFB_7__SD_net_1, tmpFB_7__SD_net_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__SD_net_7, tmpIO_7__SD_net_6, tmpIO_7__SD_net_5, tmpIO_7__SD_net_4,
			tmpIO_7__SD_net_3, tmpIO_7__SD_net_2, tmpIO_7__SD_net_1, tmpIO_7__SD_net_0),
		siovref=>(tmpSIOVREF__SD_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SD_net_0);
LED_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"93647039-822b-46d0-9290-2e205b13cc4c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_1_net_0),
		siovref=>(tmpSIOVREF__LED_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_1_net_0);
WDT_Reset:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7993237e-a418-4494-a4de-0f0058916a02",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__WDT_Reset_net_0),
		analog=>(open),
		io=>(tmpIO_0__WDT_Reset_net_0),
		siovref=>(tmpSIOVREF__WDT_Reset_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WDT_Reset_net_0);
timer_clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"119e8f58-f59c-41b6-b7dc-5172292e02da",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_133,
		dig_domain_out=>open);
\WDT_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_133,
		enable=>tmpOE__RX_net_0,
		clock_out=>\WDT_Timer:TimerUDB:ClockOutFromEnBlock\);
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_133,
		enable=>tmpOE__RX_net_0,
		clock_out=>\WDT_Timer:TimerUDB:Clk_Ctl_i\);
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\WDT_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\WDT_Timer:TimerUDB:control_7\, \WDT_Timer:TimerUDB:control_6\, \WDT_Timer:TimerUDB:control_5\, \WDT_Timer:TimerUDB:control_4\,
			\WDT_Timer:TimerUDB:control_3\, \WDT_Timer:TimerUDB:control_2\, \WDT_Timer:TimerUDB:control_1\, \WDT_Timer:TimerUDB:control_0\));
\WDT_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\WDT_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \WDT_Timer:TimerUDB:status_3\,
			\WDT_Timer:TimerUDB:status_2\, zero, \WDT_Timer:TimerUDB:status_tc\),
		interrupt=>Net_136);
\WDT_Timer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\WDT_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \WDT_Timer:TimerUDB:control_7\, \WDT_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\WDT_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\WDT_Timer:TimerUDB:nc11\,
		f0_blk_stat=>\WDT_Timer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\WDT_Timer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\WDT_Timer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cap0_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\WDT_Timer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\WDT_Timer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\WDT_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \WDT_Timer:TimerUDB:control_7\, \WDT_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\WDT_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\WDT_Timer:TimerUDB:nc10\,
		f0_blk_stat=>\WDT_Timer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\WDT_Timer:TimerUDB:sT32:timerdp:carry0\,
		co=>\WDT_Timer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\WDT_Timer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\WDT_Timer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\WDT_Timer:TimerUDB:sT32:timerdp:cap0_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cap1_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\WDT_Timer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\WDT_Timer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\WDT_Timer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\WDT_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \WDT_Timer:TimerUDB:control_7\, \WDT_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\WDT_Timer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\WDT_Timer:TimerUDB:nc9\,
		f0_blk_stat=>\WDT_Timer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\WDT_Timer:TimerUDB:sT32:timerdp:carry1\,
		co=>\WDT_Timer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\WDT_Timer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\WDT_Timer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\WDT_Timer:TimerUDB:sT32:timerdp:cap1_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\WDT_Timer:TimerUDB:sT32:timerdp:cap2_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\WDT_Timer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\WDT_Timer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\WDT_Timer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\WDT_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \WDT_Timer:TimerUDB:control_7\, \WDT_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\WDT_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\WDT_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\WDT_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\WDT_Timer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\WDT_Timer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\WDT_Timer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\WDT_Timer:TimerUDB:sT32:timerdp:cap2_1\, \WDT_Timer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\WDT_Timer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_wdt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_136);
\TFT:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_187,
		enable=>tmpOE__RX_net_0,
		clock_out=>\TFT:op_clk\);
\TFT:StsReg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000010")
	PORT MAP(reset=>zero,
		clock=>\TFT:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, zero, \TFT:status_1\, \TFT:full\));
\TFT:StsClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_187,
		enable=>\TFT:status_1\,
		clock_out=>\TFT:sts_clk\);
\TFT:LsbReg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"11111111")
	PORT MAP(reset=>zero,
		clock=>\TFT:sts_clk\,
		status=>(Net_109_7, Net_109_6, Net_109_5, Net_109_4,
			Net_109_3, Net_109_2, Net_109_1, Net_109_0));
\TFT:GraphLcd16:Lsb\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100",
		d0_init=>"00001000",
		d1_init=>"00001001",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TFT:op_clk\,
		cs_addr=>(\TFT:state_2\, \TFT:state_1\, \TFT:state_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TFT:z0_detect\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>\TFT:z1_detect\,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TFT:cmd_not_full\,
		f0_blk_stat=>\TFT:cmd_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TFT:chain_14\,
		sir=>zero,
		sor=>open,
		sil=>\TFT:chain_12\,
		sol=>\TFT:chain_13\,
		msbi=>\TFT:chain_11\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TFT:chain_10\, \TFT:chain_9\),
		cli=>(zero, zero),
		clo=>(\TFT:chain_8\, \TFT:chain_7\),
		zi=>(zero, zero),
		zo=>(\TFT:chain_6\, \TFT:chain_5\),
		fi=>(zero, zero),
		fo=>(\TFT:chain_4\, \TFT:chain_3\),
		capi=>(zero, zero),
		capo=>(\TFT:chain_2\, \TFT:chain_1\),
		cfbi=>zero,
		cfbo=>\TFT:chain_0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(Net_188_7, Net_188_6, Net_188_5, Net_188_4,
			Net_188_3, Net_188_2, Net_188_1, Net_188_0));
\TFT:GraphLcd16:MsbReg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"11111111")
	PORT MAP(reset=>zero,
		clock=>\TFT:sts_clk\,
		status=>(Net_186_7, Net_186_6, Net_186_5, Net_186_4,
			Net_186_3, Net_186_2, Net_186_1, Net_186_0));
\TFT:GraphLcd16:Msb\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000010000001100000001000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TFT:op_clk\,
		cs_addr=>(\TFT:state_2\, \TFT:state_1\, \TFT:state_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\TFT:data_not_full\,
		f1_blk_stat=>\TFT:data_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TFT:chain_14\,
		co=>open,
		sir=>\TFT:chain_13\,
		sor=>\TFT:chain_12\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TFT:chain_11\,
		cei=>(\TFT:chain_10\, \TFT:chain_9\),
		ceo=>open,
		cli=>(\TFT:chain_8\, \TFT:chain_7\),
		clo=>open,
		zi=>(\TFT:chain_6\, \TFT:chain_5\),
		zo=>open,
		fi=>(\TFT:chain_4\, \TFT:chain_3\),
		fo=>open,
		capi=>(\TFT:chain_2\, \TFT:chain_1\),
		capo=>open,
		cfbi=>\TFT:chain_0\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(Net_15_7, Net_15_6, Net_15_5, Net_15_4,
			Net_15_3, Net_15_2, Net_15_1, Net_15_0));
d_lsb:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b47e7ac4-a41f-40fc-a6ff-79b26208156c",
		drive_mode=>"110110110110110110110110",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"00000000",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"11111111",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"11111111",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"BBBBBBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"0000000000000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(Net_39, Net_39, Net_39, Net_39,
			Net_39, Net_39, Net_39, Net_39),
		y=>(Net_188_7, Net_188_6, Net_188_5, Net_188_4,
			Net_188_3, Net_188_2, Net_188_1, Net_188_0),
		fb=>(Net_109_7, Net_109_6, Net_109_5, Net_109_4,
			Net_109_3, Net_109_2, Net_109_1, Net_109_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__d_lsb_net_7, tmpIO_7__d_lsb_net_6, tmpIO_7__d_lsb_net_5, tmpIO_7__d_lsb_net_4,
			tmpIO_7__d_lsb_net_3, tmpIO_7__d_lsb_net_2, tmpIO_7__d_lsb_net_1, tmpIO_7__d_lsb_net_0),
		siovref=>(tmpSIOVREF__d_lsb_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__d_lsb_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9ab7b47d-4a3a-4a50-ae8f-21e085933d32",
		source_clock_id=>"",
		divisor=>0,
		period=>"50000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_187,
		dig_domain_out=>open);
d_c:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"89fd86b3-bbbb-497a-8e6f-33ad71078341",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>Net_25,
		fb=>(tmpFB_0__d_c_net_0),
		analog=>(open),
		io=>(tmpIO_0__d_c_net_0),
		siovref=>(tmpSIOVREF__d_c_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__d_c_net_0);
ncs:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0cd87e70-5cf6-4661-b6ab-7b94d970ae45",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>Net_26,
		fb=>(tmpFB_0__ncs_net_0),
		analog=>(open),
		io=>(tmpIO_0__ncs_net_0),
		siovref=>(tmpSIOVREF__ncs_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ncs_net_0);
nwr:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"233d6e1a-d38d-483f-8be4-56ffc0437865",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>Net_27,
		fb=>(tmpFB_0__nwr_net_0),
		analog=>(open),
		io=>(tmpIO_0__nwr_net_0),
		siovref=>(tmpSIOVREF__nwr_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__nwr_net_0);
nrd:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3e6a0968-2299-403f-88bd-14f34182515f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>Net_189,
		fb=>(tmpFB_0__nrd_net_0),
		analog=>(open),
		io=>(tmpIO_0__nrd_net_0),
		siovref=>(tmpSIOVREF__nrd_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__nrd_net_0);
d_msb:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dc4339c2-1c04-4edf-9775-17347706f8ff",
		drive_mode=>"110110110110110110110110",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"00000000",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"11111111",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"11111111",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"BBBBBBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"0000000000000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(Net_39, Net_39, Net_39, Net_39,
			Net_39, Net_39, Net_39, Net_39),
		y=>(Net_15_7, Net_15_6, Net_15_5, Net_15_4,
			Net_15_3, Net_15_2, Net_15_1, Net_15_0),
		fb=>(Net_186_7, Net_186_6, Net_186_5, Net_186_4,
			Net_186_3, Net_186_2, Net_186_1, Net_186_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__d_msb_net_7, tmpIO_7__d_msb_net_6, tmpIO_7__d_msb_net_5, tmpIO_7__d_msb_net_4,
			tmpIO_7__d_msb_net_3, tmpIO_7__d_msb_net_2, tmpIO_7__d_msb_net_1, tmpIO_7__d_msb_net_0),
		siovref=>(tmpSIOVREF__d_msb_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__d_msb_net_0);
\PWM_BLED:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_220,
		enable=>tmpOE__RX_net_0,
		clock_out=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\);
\PWM_BLED:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_BLED:PWMUDB:control_7\, \PWM_BLED:PWMUDB:control_6\, \PWM_BLED:PWMUDB:control_5\, \PWM_BLED:PWMUDB:control_4\,
			\PWM_BLED:PWMUDB:control_3\, \PWM_BLED:PWMUDB:control_2\, \PWM_BLED:PWMUDB:control_1\, \PWM_BLED:PWMUDB:control_0\));
\PWM_BLED:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_BLED:PWMUDB:status_5\, zero, \PWM_BLED:PWMUDB:status_3\,
			\PWM_BLED:PWMUDB:status_2\, \PWM_BLED:PWMUDB:status_1\, \PWM_BLED:PWMUDB:status_0\),
		interrupt=>\PWM_BLED:Net_55\);
\PWM_BLED:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_BLED:PWMUDB:tc_i\, \PWM_BLED:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_BLED:PWMUDB:cmp1_eq\,
		cl0=>\PWM_BLED:PWMUDB:cmp1_less\,
		z0=>\PWM_BLED:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_BLED:PWMUDB:cmp2_eq\,
		cl1=>\PWM_BLED:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_BLED:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_BLED:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
BLED_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b81bdfe7-f062-4cde-857e-3c9c510f3b59",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_220,
		dig_domain_out=>open);
TFT_BLED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02150ba5-aa63-4d05-9263-07888a07a679",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>Net_209,
		fb=>(tmpFB_0__TFT_BLED_net_0),
		analog=>(open),
		io=>(tmpIO_0__TFT_BLED_net_0),
		siovref=>(tmpSIOVREF__TFT_BLED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TFT_BLED_net_0);
DISP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4bad6052-c8d9-44e6-a98b-b687ac32f1d4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DISP_net_0),
		analog=>(open),
		io=>(tmpIO_0__DISP_net_0),
		siovref=>(tmpSIOVREF__DISP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DISP_net_0);
\Node_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Node_Timer:TimerUDB:capture_last\);
\Node_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Node_Timer:TimerUDB:status_tc\,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Node_Timer:TimerUDB:tc_reg_i\);
\Node_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Node_Timer:TimerUDB:control_7\,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Node_Timer:TimerUDB:hwEnable_reg\);
\Node_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Node_Timer:TimerUDB:capture_out_reg_i\);
\WDT_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\WDT_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\WDT_Timer:TimerUDB:capture_last\);
\WDT_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\WDT_Timer:TimerUDB:status_tc\,
		clk=>\WDT_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\WDT_Timer:TimerUDB:tc_reg_i\);
\WDT_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\WDT_Timer:TimerUDB:control_7\,
		clk=>\WDT_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\WDT_Timer:TimerUDB:hwEnable_reg\);
\WDT_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\WDT_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\WDT_Timer:TimerUDB:capture_out_reg_i\);
\TFT:state_3\:cy_dff
	PORT MAP(d=>\TFT:state_3\\D\,
		clk=>\TFT:op_clk\,
		q=>\TFT:state_3\);
\TFT:state_2\:cy_dff
	PORT MAP(d=>\TFT:state_2\\D\,
		clk=>\TFT:op_clk\,
		q=>\TFT:state_2\);
\TFT:state_1\:cy_dff
	PORT MAP(d=>\TFT:state_1\\D\,
		clk=>\TFT:op_clk\,
		q=>\TFT:state_1\);
\TFT:state_0\:cy_dff
	PORT MAP(d=>\TFT:state_0\\D\,
		clk=>\TFT:op_clk\,
		q=>\TFT:state_0\);
Net_25:cy_dff
	PORT MAP(d=>Net_25D,
		clk=>\TFT:op_clk\,
		q=>Net_25);
Net_26:cy_dff
	PORT MAP(d=>Net_26D,
		clk=>\TFT:op_clk\,
		q=>Net_26);
Net_189:cy_dff
	PORT MAP(d=>Net_189D,
		clk=>\TFT:op_clk\,
		q=>Net_189);
Net_27:cy_dff
	PORT MAP(d=>Net_27D,
		clk=>\TFT:op_clk\,
		q=>Net_27);
Net_39:cy_dff
	PORT MAP(d=>Net_39D,
		clk=>\TFT:op_clk\,
		q=>Net_39);
\PWM_BLED:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__RX_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:min_kill_reg\);
\PWM_BLED:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:prevCapture\);
\PWM_BLED:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:trig_last\);
\PWM_BLED:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_BLED:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:runmode_enable\);
\PWM_BLED:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_BLED:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:sc_kill_tmp\);
\PWM_BLED:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__RX_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:ltch_kill_reg\);
\PWM_BLED:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_BLED:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:dith_count_1\);
\PWM_BLED:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_BLED:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:dith_count_0\);
\PWM_BLED:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_BLED:PWMUDB:cmp1_less\,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:prevCompare1\);
\PWM_BLED:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_BLED:PWMUDB:cmp2_less\,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:prevCompare2\);
\PWM_BLED:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_BLED:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:status_0\);
\PWM_BLED:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_BLED:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:status_1\);
\PWM_BLED:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:status_5\);
\PWM_BLED:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:pwm_i_reg\);
\PWM_BLED:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_BLED:PWMUDB:pwm1_i\,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_209);
\PWM_BLED:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_BLED:PWMUDB:pwm2_i\,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:pwm2_i_reg\);
\PWM_BLED:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_BLED:PWMUDB:status_2\,
		clk=>\PWM_BLED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BLED:PWMUDB:tc_i_reg\);

END R_T_L;
