Verilator Tree Dump (format 0x3900) from <e60698> to <e61722>
     NETLIST 0x561683f33eb0 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x561683f794a0 <e39825> {c1ai}  TOP  L1 [P] [1ps]
    1:1: CELLINLINE 0x5616844157c0 <e52065> {c1ai}  top -> top
    1:1: CELLINLINE 0x5616841d7440 <e52067> {c18ad}  top__DOT__gen1 -> __BEGIN__
    1:1: CELLINLINE 0x5616841d7550 <e52069> {c19af}  top__DOT__gen1__BRA__0__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d7680 <e52071> {c19af}  top__DOT__gen1__BRA__0__KET____DOT__gen2 -> __BEGIN__
    1:1: CELLINLINE 0x5616841d7790 <e52073> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d78a0 <e52075> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d79b0 <e52077> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d7ac0 <e52079> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d7bd0 <e52081> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d7ce0 <e52083> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d7df0 <e52085> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d7f40 <e52087> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d8090 <e52089> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d81e0 <e52091> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d8330 <e52093> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d8480 <e52095> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d85d0 <e52097> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d8720 <e52099> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d8870 <e52101> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d89c0 <e52103> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d8b10 <e52105> {c19af}  top__DOT__gen1__BRA__1__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d8c40 <e52107> {c19af}  top__DOT__gen1__BRA__1__KET____DOT__gen2 -> __BEGIN__
    1:1: CELLINLINE 0x5616841d8d50 <e52109> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d8ea0 <e52111> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d8ff0 <e52113> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d9140 <e52115> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d9290 <e52117> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d93e0 <e52119> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d9530 <e52121> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d9680 <e52123> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d97d0 <e52125> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d9920 <e52127> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d9a70 <e52129> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d9bc0 <e52131> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d9d10 <e52133> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d9e60 <e52135> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841d9fb0 <e52137> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841da100 <e52139> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841da250 <e52141> {c19af}  top__DOT__gen1__BRA__2__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841da380 <e52143> {c19af}  top__DOT__gen1__BRA__2__KET____DOT__gen2 -> __BEGIN__
    1:1: CELLINLINE 0x5616841da490 <e52145> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841da5e0 <e52147> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841da730 <e52149> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841da880 <e52151> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841da9d0 <e52153> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dab20 <e52155> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dac70 <e52157> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dadc0 <e52159> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841daf10 <e52161> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841db060 <e52163> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841db1b0 <e52165> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841db300 <e52167> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841db450 <e52169> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841db5a0 <e52171> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841db6f0 <e52173> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841db840 <e52175> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841db990 <e52177> {c19af}  top__DOT__gen1__BRA__3__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dbac0 <e52179> {c19af}  top__DOT__gen1__BRA__3__KET____DOT__gen2 -> __BEGIN__
    1:1: CELLINLINE 0x5616841dbbd0 <e52181> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dbd20 <e52183> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dbe70 <e52185> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dbfc0 <e52187> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dc110 <e52189> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dc260 <e52191> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dc3b0 <e52193> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dc500 <e52195> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dc650 <e52197> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dc7a0 <e52199> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dc8f0 <e52201> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dca40 <e52203> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dcb90 <e52205> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dcce0 <e52207> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dce30 <e52209> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dcf80 <e52211> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET__ -> __BEGIN__
    1:1: CELLINLINE 0x5616841dd0d0 <e52213> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dd1e0 <e52215> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dd340 <e52217> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dd4a0 <e52219> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dd600 <e52221> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dd760 <e52223> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dd8c0 <e52225> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dda20 <e52227> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841ddb80 <e52229> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841ddce0 <e52231> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dde40 <e52233> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841ddfa0 <e52235> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841de100 <e52237> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841de260 <e52239> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841de3c0 <e52241> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841de520 <e52243> {c20aw}  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841de680 <e52245> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841de7e0 <e52247> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841de940 <e52249> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841deaa0 <e52251> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dec00 <e52253> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841ded60 <e52255> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841deec0 <e52257> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841df020 <e52259> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841df180 <e52261> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841df2e0 <e52263> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841df440 <e52265> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841df5a0 <e52267> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841df700 <e52269> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841df860 <e52271> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841df9c0 <e52273> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dfb20 <e52275> {c20aw}  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dfc80 <e52277> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dfde0 <e52279> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841dff40 <e52281> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e00a0 <e52283> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e0200 <e52285> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e0360 <e52287> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e04c0 <e52289> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e0620 <e52291> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e0780 <e52293> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e08e0 <e52295> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e0a40 <e52297> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e0ba0 <e52299> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e0d00 <e52301> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e0e60 <e52303> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e0fc0 <e52305> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e1120 <e52307> {c20aw}  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e1280 <e52309> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e13e0 <e52311> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e1540 <e52313> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e16a0 <e52315> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e1800 <e52317> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e1960 <e52319> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e1ac0 <e52321> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e1c20 <e52323> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e1d80 <e52325> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e1ee0 <e52327> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e2040 <e52329> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e21a0 <e52331> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e2300 <e52333> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e2460 <e52335> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e25c0 <e52337> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example -> example_module
    1:1: CELLINLINE 0x5616841e2720 <e52339> {c20aw}  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example -> example_module
    1:2: VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x561683f60df0 <e39852> {c6ar} @dt=0x561683f4f080@(G/w32)  o_val [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684419090 <e52348> {c2aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684418f70 <e52345> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x561684418e50 <e52346> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [LV] => VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684419390 <e52357> {c3aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684419270 <e52354> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x561684419150 <e52355> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [LV] => VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684419690 <e52366> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]
    1:2:1: VARREF 0x561684419570 <e52363> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x561684419450 <e52364> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [LV] => VAR 0x5616841e2b40 <e9659> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  top__DOT__i_col_val [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616844199c0 <e52375> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]
    1:2:1: VARREF 0x5616844198a0 <e52372> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x561684419780 <e52373> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [LV] => VAR 0x5616841e2ca0 <e9670> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  top__DOT__i_row_val [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684419cf0 <e52384> {c6ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684419bd0 <e52381> {c6ar} @dt=0x561683f4f080@(G/w32)  o_val [RV] <- VAR 0x561683f60df0 <e39852> {c6ar} @dt=0x561683f4f080@(G/w32)  o_val [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x561684419ab0 <e52382> {c6ar} @dt=0x561683f4f080@(G/w32)  o_val [LV] => VAR 0x5616841e2e00 <e9678> {c6ar} @dt=0x561683f4f080@(G/w32)  top__DOT__o_val [VSTATIC]  PORT
    1:2: VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616841e2b40 <e9659> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  top__DOT__i_col_val [VSTATIC]  PORT
    1:2: VAR 0x5616841e2ca0 <e9670> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  top__DOT__i_row_val [VSTATIC]  PORT
    1:2: VAR 0x5616841e2e00 <e9678> {c6ar} @dt=0x561683f4f080@(G/w32)  top__DOT__o_val [VSTATIC]  PORT
    1:2: VAR 0x5616841e2f60 <e23499> {c10ao} @dt=0x561683f54650@(G/sw32)  top__DOT__NUM_ROWS [VSTATIC]  LPARAM
    1:2:3: CONST 0x5616841e30c0 <e23498> {c10az} @dt=0x561683f54650@(G/sw32)  32'sh4
    1:2: VAR 0x5616841e3230 <e23510> {c11ao} @dt=0x561683f54650@(G/sw32)  top__DOT__NUM_COLS [VSTATIC]  LPARAM
    1:2:3: CONST 0x5616841e3390 <e23509> {c11az} @dt=0x561683f54650@(G/sw32)  32'sh10
    1:2: VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2: VAR 0x5616841e3660 <e1015> {c16ai} @dt=0x561683f515e0@(G/sw32)  top__DOT__rr [LOOP] [VSTATIC]  GENVAR
    1:2: VAR 0x5616841e37c0 <e23531> {c16am} @dt=0x561683f515e0@(G/sw32)  top__DOT__cc [LOOP] [VSTATIC]  GENVAR
    1:2: ASSIGNW 0x5616841e3920 <e40447> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841e39e0 <e40444> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x5616841e3fd0 <e40438> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841e3b00 <e40445> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841e3bd0 <e9856> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841e3cf0 <e33582> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h0
    1:2:2:3: CONST 0x5616841e3e60 <e23653> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841e3fd0 <e40438> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841e41f0 <e40434> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841e42b0 <e40429> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841e4380 <e9780> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841e44a0 <e33533> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h0
    1:2:1:3: CONST 0x5616841e4610 <e23598> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841e4780 <e40430> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [LV] => VAR 0x5616841e4900 <e40425> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841e4900 <e40425> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841e4b20 <e40421> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841e4be0 <e40416> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841e4cb0 <e9713> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841e4dd0 <e33508> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841e4f40 <e23564> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841e50b0 <e40417> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [LV] => VAR 0x5616841e5230 <e40412> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841e5230 <e40412> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841e5450 <e40486> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841e5510 <e40483> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x5616841e5b60 <e40477> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841e5690 <e40484> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841e5760 <e10070> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841e5880 <e33681> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h20
    1:2:2:3: CONST 0x5616841e59f0 <e23776> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841e5b60 <e40477> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841e5d80 <e40473> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841e5e40 <e40468> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841e5f10 <e9993> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841e6030 <e33632> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h22
    1:2:1:3: CONST 0x5616841e61a0 <e23721> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841e6310 <e40469> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [LV] => VAR 0x5616841e6490 <e40464> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841e6490 <e40464> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841e66b0 <e40460> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841e6770 <e40455> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841e6840 <e9926> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841e6960 <e33607> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841e6ad0 <e23687> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841e6c40 <e40456> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [LV] => VAR 0x5616841e6dc0 <e40451> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841e6dc0 <e40451> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841e6fe0 <e40525> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841e70a0 <e40522> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x5616841e76f0 <e40516> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841e7220 <e40523> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841e72f0 <e10285> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841e7410 <e33780> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h40
    1:2:2:3: CONST 0x5616841e7580 <e23899> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841e76f0 <e40516> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841e7910 <e40512> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841e79d0 <e40507> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841e7aa0 <e10208> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841e7bc0 <e33731> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h44
    1:2:1:3: CONST 0x5616841e7d30 <e23844> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841e7ea0 <e40508> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [LV] => VAR 0x5616841e8020 <e40503> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841e8020 <e40503> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841e8240 <e40499> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841e8300 <e40494> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841e83d0 <e10141> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841e84f0 <e33706> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841e8660 <e23810> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841e87d0 <e40495> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [LV] => VAR 0x5616841e8950 <e40490> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841e8950 <e40490> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841e8b70 <e40564> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841e8c30 <e40561> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x5616841e9280 <e40555> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841e8db0 <e40562> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841e8e80 <e10500> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841e8fa0 <e33879> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h60
    1:2:2:3: CONST 0x5616841e9110 <e24022> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841e9280 <e40555> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841e94a0 <e40551> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841e9560 <e40546> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841e9630 <e10423> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841e9750 <e33830> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h66
    1:2:1:3: CONST 0x5616841e98c0 <e23967> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841e9a30 <e40547> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [LV] => VAR 0x5616841e9bb0 <e40542> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841e9bb0 <e40542> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841e9dd0 <e40538> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841e9e90 <e40533> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841e9f60 <e10356> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841ea080 <e33805> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841ea1f0 <e23933> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841ea360 <e40534> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [LV] => VAR 0x5616841ea4e0 <e40529> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841ea4e0 <e40529> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841ea700 <e40603> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841ea7c0 <e40600> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x5616841eae10 <e40594> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841ea940 <e40601> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841eaa10 <e10715> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841eab30 <e33978> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h80
    1:2:2:3: CONST 0x5616841eaca0 <e24145> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841eae10 <e40594> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841eb030 <e40590> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841eb0f0 <e40585> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841eb1c0 <e10638> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841eb2e0 <e33929> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h88
    1:2:1:3: CONST 0x5616841eb450 <e24090> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841eb5c0 <e40586> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [LV] => VAR 0x5616841eb740 <e40581> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841eb740 <e40581> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841eb960 <e40577> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841eba20 <e40572> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841ebaf0 <e10571> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841ebc10 <e33904> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841ebd80 <e24056> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841ebef0 <e40573> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [LV] => VAR 0x5616841ec070 <e40568> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841ec070 <e40568> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841ec290 <e40642> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841ec350 <e40639> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x5616841ec9a0 <e40633> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841ec4d0 <e40640> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841ec5a0 <e10930> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841ec6c0 <e34077> {c25bf} @dt=0x561683f60f60@(G/w11)  11'ha0
    1:2:2:3: CONST 0x5616841ec830 <e24268> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841ec9a0 <e40633> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841ecbc0 <e40629> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841ecc80 <e40624> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841ecd50 <e10853> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841ece70 <e34028> {c24bh} @dt=0x561683f614e0@(G/w10)  10'haa
    1:2:1:3: CONST 0x5616841ecfe0 <e24213> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841ed150 <e40625> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [LV] => VAR 0x5616841ed2d0 <e40620> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841ed2d0 <e40620> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841ed4f0 <e40616> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841ed5b0 <e40611> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841ed680 <e10786> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841ed7a0 <e34003> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841ed910 <e24179> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841eda80 <e40612> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [LV] => VAR 0x5616841edc00 <e40607> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841edc00 <e40607> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841ede20 <e40681> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841edee0 <e40678> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x5616841ee530 <e40672> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841ee060 <e40679> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841ee130 <e11145> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841ee250 <e34176> {c25bf} @dt=0x561683f60f60@(G/w11)  11'hc0
    1:2:2:3: CONST 0x5616841ee3c0 <e24391> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841ee530 <e40672> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841ee750 <e40668> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841ee810 <e40663> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841ee8e0 <e11068> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841eea00 <e34127> {c24bh} @dt=0x561683f614e0@(G/w10)  10'hcc
    1:2:1:3: CONST 0x5616841eeb70 <e24336> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841eece0 <e40664> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [LV] => VAR 0x5616841eee60 <e40659> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841eee60 <e40659> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841ef080 <e40655> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841ef140 <e40650> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841ef210 <e11001> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841ef330 <e34102> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841ef4a0 <e24302> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841ef610 <e40651> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [LV] => VAR 0x5616841ef790 <e40646> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841ef790 <e40646> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841ef9b0 <e40720> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841efa70 <e40717> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f00c0 <e40711> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841efbf0 <e40718> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841efcc0 <e11360> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841efde0 <e34275> {c25bf} @dt=0x561683f60f60@(G/w11)  11'he0
    1:2:2:3: CONST 0x5616841eff50 <e24514> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841f00c0 <e40711> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841f02e0 <e40707> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f03a0 <e40702> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841f0470 <e11283> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f0590 <e34226> {c24bh} @dt=0x561683f614e0@(G/w10)  10'hee
    1:2:1:3: CONST 0x5616841f0700 <e24459> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f0870 <e40703> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [LV] => VAR 0x5616841f09f0 <e40698> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841f09f0 <e40698> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841f0c10 <e40694> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f0cd0 <e40689> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841f0da0 <e11216> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f0ec0 <e34201> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841f1030 <e24425> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f11a0 <e40690> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [LV] => VAR 0x5616841f1320 <e40685> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841f1320 <e40685> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841f1540 <e40759> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841f1600 <e40756> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f1c50 <e40750> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841f1780 <e40757> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841f1850 <e11575> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841f1970 <e34374> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h100
    1:2:2:3: CONST 0x5616841f1ae0 <e24637> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841f1c50 <e40750> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841f1e70 <e40746> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f1f30 <e40741> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841f2000 <e11498> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f2120 <e34325> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h110
    1:2:1:3: CONST 0x5616841f2290 <e24582> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f2400 <e40742> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [LV] => VAR 0x5616841f2580 <e40737> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841f2580 <e40737> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841f27a0 <e40733> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f2860 <e40728> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841f2930 <e11431> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f2a50 <e34300> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841f2bc0 <e24548> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f2d30 <e40729> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [LV] => VAR 0x5616841f2eb0 <e40724> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841f2eb0 <e40724> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841f30d0 <e40798> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841f3190 <e40795> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f37e0 <e40789> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841f3310 <e40796> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841f33e0 <e11790> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841f3500 <e34473> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h120
    1:2:2:3: CONST 0x5616841f3670 <e24760> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841f37e0 <e40789> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841f3a00 <e40785> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f3ac0 <e40780> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841f3b90 <e11713> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f3cb0 <e34424> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h132
    1:2:1:3: CONST 0x5616841f3e20 <e24705> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f3f90 <e40781> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [LV] => VAR 0x5616841f4110 <e40776> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841f4110 <e40776> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841f4330 <e40772> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f43f0 <e40767> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841f44c0 <e11646> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f45e0 <e34399> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841f4750 <e24671> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f48c0 <e40768> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [LV] => VAR 0x5616841f4a40 <e40763> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841f4a40 <e40763> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841f4c60 <e40837> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841f4d20 <e40834> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f5370 <e40828> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841f4ea0 <e40835> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841f4f70 <e12005> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841f5090 <e34572> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h140
    1:2:2:3: CONST 0x5616841f5200 <e24883> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841f5370 <e40828> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841f5590 <e40824> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f5650 <e40819> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841f5720 <e11928> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f5840 <e34523> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h154
    1:2:1:3: CONST 0x5616841f59b0 <e24828> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f5b20 <e40820> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [LV] => VAR 0x5616841f5ca0 <e40815> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841f5ca0 <e40815> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841f5ec0 <e40811> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f5f80 <e40806> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841f6050 <e11861> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f6170 <e34498> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841f62e0 <e24794> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f6450 <e40807> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [LV] => VAR 0x5616841f65d0 <e40802> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841f65d0 <e40802> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841f67f0 <e40876> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841f68b0 <e40873> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f6f00 <e40867> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841f6a30 <e40874> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841f6b00 <e12220> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841f6c20 <e34671> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h160
    1:2:2:3: CONST 0x5616841f6d90 <e25006> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841f6f00 <e40867> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841f7120 <e40863> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f71e0 <e40858> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841f72b0 <e12143> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f73d0 <e34622> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h176
    1:2:1:3: CONST 0x5616841f7540 <e24951> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f76b0 <e40859> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [LV] => VAR 0x5616841f7830 <e40854> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841f7830 <e40854> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841f7a50 <e40850> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f7b10 <e40845> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841f7be0 <e12076> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f7d00 <e34597> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841f7e70 <e24917> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f7fe0 <e40846> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [LV] => VAR 0x5616841f8160 <e40841> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841f8160 <e40841> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841f8380 <e40915> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841f8440 <e40912> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f8a90 <e40906> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841f85c0 <e40913> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841f8690 <e12435> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841f87b0 <e34770> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h180
    1:2:2:3: CONST 0x5616841f8920 <e25129> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841f8a90 <e40906> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841f8cb0 <e40902> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f8d70 <e40897> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841f8e40 <e12358> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f8f60 <e34721> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h198
    1:2:1:3: CONST 0x5616841f90d0 <e25074> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f9240 <e40898> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [LV] => VAR 0x5616841f93c0 <e40893> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841f93c0 <e40893> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841f95e0 <e40889> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841f96a0 <e40884> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841f9770 <e12291> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841f9890 <e34696> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841f9a00 <e25040> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841f9b70 <e40885> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [LV] => VAR 0x5616841f9cf0 <e40880> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841f9cf0 <e40880> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841f9f10 <e40954> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841f9fd0 <e40951> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x5616841fa620 <e40945> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841fa150 <e40952> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841fa220 <e12650> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841fa340 <e34869> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h1a0
    1:2:2:3: CONST 0x5616841fa4b0 <e25252> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841fa620 <e40945> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841fa840 <e40941> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841fa900 <e40936> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841fa9d0 <e12573> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841faaf0 <e34820> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1ba
    1:2:1:3: CONST 0x5616841fac60 <e25197> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841fadd0 <e40937> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [LV] => VAR 0x5616841faf50 <e40932> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841faf50 <e40932> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841fb170 <e40928> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841fb230 <e40923> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841fb300 <e12506> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841fb420 <e34795> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841fb590 <e25163> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841fb700 <e40924> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [LV] => VAR 0x5616841fb880 <e40919> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841fb880 <e40919> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841fbaa0 <e40993> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841fbb60 <e40990> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x5616841fc1b0 <e40984> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841fbce0 <e40991> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841fbdb0 <e12865> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841fbed0 <e34968> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h1c0
    1:2:2:3: CONST 0x5616841fc040 <e25375> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841fc1b0 <e40984> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841fc3d0 <e40980> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841fc490 <e40975> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841fc560 <e12788> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841fc680 <e34919> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1dc
    1:2:1:3: CONST 0x5616841fc7f0 <e25320> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841fc960 <e40976> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [LV] => VAR 0x5616841fcae0 <e40971> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841fcae0 <e40971> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841fcd00 <e40967> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841fcdc0 <e40962> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841fce90 <e12721> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841fcfb0 <e34894> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841fd120 <e25286> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841fd290 <e40963> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [LV] => VAR 0x5616841fd410 <e40958> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841fd410 <e40958> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841fd630 <e41032> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841fd6f0 <e41029> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x5616841fdd40 <e41023> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841fd870 <e41030> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841fd940 <e13080> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841fda60 <e35067> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h1e0
    1:2:2:3: CONST 0x5616841fdbd0 <e25498> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841fdd40 <e41023> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841fdf60 <e41019> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841fe020 <e41014> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841fe0f0 <e13003> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841fe210 <e35018> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1fe
    1:2:1:3: CONST 0x5616841fe380 <e25443> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841fe4f0 <e41015> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [LV] => VAR 0x5616841fe670 <e41010> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616841fe670 <e41010> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616841fe890 <e41006> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841fe950 <e41001> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616841fea20 <e12936> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841feb40 <e34993> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:1:3: CONST 0x5616841fecb0 <e25409> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616841fee20 <e41002> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [LV] => VAR 0x5616841fefa0 <e40997> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616841fefa0 <e40997> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616841ff1c0 <e41071> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616841ff280 <e41068> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x5616841ff8d0 <e41062> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616841ff400 <e41069> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616841ff4d0 <e13295> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616841ff5f0 <e35166> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h200
    1:2:2:3: CONST 0x5616841ff760 <e25621> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616841ff8d0 <e41062> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616841ffaf0 <e41058> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616841ffbb0 <e41053> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616841ffc80 <e13218> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616841ffda0 <e35117> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h0
    1:2:1:3: CONST 0x5616841fff10 <e25566> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684200080 <e41054> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [LV] => VAR 0x561684200200 <e41049> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684200200 <e41049> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684200420 <e41045> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842004e0 <e41040> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616842005b0 <e13151> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842006d0 <e35092> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684200840 <e25532> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842009b0 <e41041> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [LV] => VAR 0x561684200b30 <e41036> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684200b30 <e41036> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684200d50 <e41110> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684200e10 <e41107> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x561684201460 <e41101> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684200f90 <e41108> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684201060 <e13510> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684201180 <e35265> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h220
    1:2:2:3: CONST 0x5616842012f0 <e25744> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684201460 <e41101> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684201680 <e41097> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684201740 <e41092> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684201810 <e13433> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684201930 <e35216> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h22
    1:2:1:3: CONST 0x561684201aa0 <e25689> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684201c10 <e41093> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [LV] => VAR 0x561684201d90 <e41088> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684201d90 <e41088> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684201fb0 <e41084> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684202070 <e41079> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684202140 <e13366> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684202260 <e35191> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x5616842023d0 <e25655> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684202540 <e41080> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [LV] => VAR 0x5616842026c0 <e41075> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616842026c0 <e41075> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616842028e0 <e41149> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842029a0 <e41146> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x561684202ff0 <e41140> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684202b20 <e41147> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684202bf0 <e13725> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684202d10 <e35364> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h240
    1:2:2:3: CONST 0x561684202e80 <e25867> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684202ff0 <e41140> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684203210 <e41136> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842032d0 <e41131> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616842033a0 <e13648> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842034c0 <e35315> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h44
    1:2:1:3: CONST 0x561684203630 <e25812> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842037a0 <e41132> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [LV] => VAR 0x561684203920 <e41127> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684203920 <e41127> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684203b40 <e41123> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684203c00 <e41118> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684203cd0 <e13581> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684203df0 <e35290> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684203f60 <e25778> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842040d0 <e41119> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [LV] => VAR 0x561684204250 <e41114> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684204250 <e41114> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684204470 <e41188> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684204530 <e41185> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x561684204b80 <e41179> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616842046b0 <e41186> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684204780 <e13940> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616842048a0 <e35463> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h260
    1:2:2:3: CONST 0x561684204a10 <e25990> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684204b80 <e41179> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684204da0 <e41175> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684204e60 <e41170> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684204f30 <e13863> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684205050 <e35414> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h66
    1:2:1:3: CONST 0x5616842051c0 <e25935> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684205330 <e41171> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [LV] => VAR 0x5616842054b0 <e41166> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616842054b0 <e41166> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616842056d0 <e41162> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684205790 <e41157> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684205860 <e13796> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684205980 <e35389> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684205af0 <e25901> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684205c60 <e41158> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [LV] => VAR 0x561684205de0 <e41153> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684205de0 <e41153> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684206000 <e41227> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842060c0 <e41224> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x561684206710 <e41218> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684206240 <e41225> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684206310 <e14155> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684206430 <e35562> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h280
    1:2:2:3: CONST 0x5616842065a0 <e26113> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684206710 <e41218> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684206930 <e41214> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842069f0 <e41209> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684206ac0 <e14078> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684206be0 <e35513> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h88
    1:2:1:3: CONST 0x561684206d50 <e26058> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684206ec0 <e41210> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [LV] => VAR 0x561684207040 <e41205> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684207040 <e41205> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684207260 <e41201> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684207320 <e41196> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616842073f0 <e14011> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684207510 <e35488> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684207680 <e26024> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842077f0 <e41197> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [LV] => VAR 0x561684207970 <e41192> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684207970 <e41192> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684207b90 <e41266> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684207c50 <e41263> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x5616842082a0 <e41257> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684207dd0 <e41264> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684207ea0 <e14370> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684207fc0 <e35661> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h2a0
    1:2:2:3: CONST 0x561684208130 <e26236> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616842082a0 <e41257> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842084c0 <e41253> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684208580 <e41248> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684208650 <e14293> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684208770 <e35612> {c24bh} @dt=0x561683f614e0@(G/w10)  10'haa
    1:2:1:3: CONST 0x5616842088e0 <e26181> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684208a50 <e41249> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [LV] => VAR 0x561684208bd0 <e41244> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684208bd0 <e41244> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684208df0 <e41240> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684208eb0 <e41235> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684208f80 <e14226> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842090a0 <e35587> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684209210 <e26147> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684209380 <e41236> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [LV] => VAR 0x561684209500 <e41231> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684209500 <e41231> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684209720 <e41305> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842097e0 <e41302> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x561684209e30 <e41296> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684209960 <e41303> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684209a30 <e14585> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684209b50 <e35760> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h2c0
    1:2:2:3: CONST 0x561684209cc0 <e26359> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684209e30 <e41296> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168420a050 <e41292> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168420a110 <e41287> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168420a1e0 <e14508> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168420a300 <e35711> {c24bh} @dt=0x561683f614e0@(G/w10)  10'hcc
    1:2:1:3: CONST 0x56168420a470 <e26304> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168420a5e0 <e41288> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [LV] => VAR 0x56168420a760 <e41283> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168420a760 <e41283> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168420a980 <e41279> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168420aa40 <e41274> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168420ab10 <e14441> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168420ac30 <e35686> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x56168420ada0 <e26270> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168420af10 <e41275> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [LV] => VAR 0x56168420b090 <e41270> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168420b090 <e41270> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168420b2b0 <e41344> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168420b370 <e41341> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x56168420b9c0 <e41335> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168420b4f0 <e41342> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168420b5c0 <e14800> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168420b6e0 <e35859> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h2e0
    1:2:2:3: CONST 0x56168420b850 <e26482> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168420b9c0 <e41335> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168420bbe0 <e41331> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168420bca0 <e41326> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168420bd70 <e14723> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168420be90 <e35810> {c24bh} @dt=0x561683f614e0@(G/w10)  10'hee
    1:2:1:3: CONST 0x56168420c000 <e26427> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168420c170 <e41327> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [LV] => VAR 0x56168420c2f0 <e41322> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168420c2f0 <e41322> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168420c510 <e41318> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168420c5d0 <e41313> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168420c6a0 <e14656> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168420c7c0 <e35785> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x56168420c930 <e26393> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168420caa0 <e41314> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [LV] => VAR 0x56168420cc20 <e41309> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168420cc20 <e41309> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168420ce40 <e41383> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168420cf00 <e41380> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x56168420d550 <e41374> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168420d080 <e41381> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168420d150 <e15015> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168420d270 <e35958> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h300
    1:2:2:3: CONST 0x56168420d3e0 <e26605> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168420d550 <e41374> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168420d770 <e41370> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168420d830 <e41365> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168420d900 <e14938> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168420da20 <e35909> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h110
    1:2:1:3: CONST 0x56168420db90 <e26550> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168420dd00 <e41366> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [LV] => VAR 0x56168420de80 <e41361> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168420de80 <e41361> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168420e0a0 <e41357> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168420e160 <e41352> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168420e230 <e14871> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168420e350 <e35884> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x56168420e4c0 <e26516> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168420e630 <e41353> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [LV] => VAR 0x56168420e7b0 <e41348> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168420e7b0 <e41348> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168420e9d0 <e41422> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168420ea90 <e41419> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x56168420f0e0 <e41413> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168420ec10 <e41420> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168420ece0 <e15230> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168420ee00 <e36057> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h320
    1:2:2:3: CONST 0x56168420ef70 <e26728> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168420f0e0 <e41413> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168420f300 <e41409> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168420f3c0 <e41404> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168420f490 <e15153> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168420f5b0 <e36008> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h132
    1:2:1:3: CONST 0x56168420f720 <e26673> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168420f890 <e41405> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [LV] => VAR 0x56168420fa10 <e41400> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168420fa10 <e41400> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168420fc30 <e41396> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168420fcf0 <e41391> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168420fdc0 <e15086> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168420fee0 <e35983> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684210050 <e26639> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842101c0 <e41392> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [LV] => VAR 0x561684210340 <e41387> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684210340 <e41387> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684210560 <e41461> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684210620 <e41458> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x561684210c70 <e41452> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616842107a0 <e41459> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684210870 <e15445> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684210990 <e36156> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h340
    1:2:2:3: CONST 0x561684210b00 <e26851> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684210c70 <e41452> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684210e90 <e41448> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684210f50 <e41443> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684211020 <e15368> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684211140 <e36107> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h154
    1:2:1:3: CONST 0x5616842112b0 <e26796> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684211420 <e41444> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [LV] => VAR 0x5616842115a0 <e41439> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616842115a0 <e41439> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616842117c0 <e41435> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684211880 <e41430> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684211950 <e15301> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684211a70 <e36082> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684211be0 <e26762> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684211d50 <e41431> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [LV] => VAR 0x561684211ed0 <e41426> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684211ed0 <e41426> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616842120f0 <e41500> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842121b0 <e41497> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x561684212800 <e41491> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684212330 <e41498> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684212400 <e15660> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684212520 <e36255> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h360
    1:2:2:3: CONST 0x561684212690 <e26974> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684212800 <e41491> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684212a20 <e41487> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684212ae0 <e41482> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684212bb0 <e15583> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684212cd0 <e36206> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h176
    1:2:1:3: CONST 0x561684212e40 <e26919> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684212fb0 <e41483> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [LV] => VAR 0x561684213130 <e41478> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684213130 <e41478> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684213350 <e41474> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684213410 <e41469> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616842134e0 <e15516> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684213600 <e36181> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684213770 <e26885> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842138e0 <e41470> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [LV] => VAR 0x561684213a60 <e41465> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684213a60 <e41465> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684213c80 <e41539> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684213d40 <e41536> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x561684214390 <e41530> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684213ec0 <e41537> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684213f90 <e15875> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616842140b0 <e36354> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h380
    1:2:2:3: CONST 0x561684214220 <e27097> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684214390 <e41530> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842145b0 <e41526> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684214670 <e41521> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684214740 <e15798> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684214860 <e36305> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h198
    1:2:1:3: CONST 0x5616842149d0 <e27042> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684214b40 <e41522> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [LV] => VAR 0x561684214cc0 <e41517> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684214cc0 <e41517> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684214ee0 <e41513> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684214fa0 <e41508> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684215070 <e15731> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684215190 <e36280> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684215300 <e27008> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684215470 <e41509> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [LV] => VAR 0x5616842155f0 <e41504> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616842155f0 <e41504> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684215810 <e41578> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842158d0 <e41575> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x561684215f20 <e41569> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684215a50 <e41576> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684215b20 <e16090> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684215c40 <e36453> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h3a0
    1:2:2:3: CONST 0x561684215db0 <e27220> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684215f20 <e41569> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684216140 <e41565> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684216200 <e41560> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616842162d0 <e16013> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842163f0 <e36404> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1ba
    1:2:1:3: CONST 0x561684216560 <e27165> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842166d0 <e41561> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [LV] => VAR 0x561684216850 <e41556> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684216850 <e41556> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684216a70 <e41552> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684216b30 <e41547> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684216c00 <e15946> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684216d20 <e36379> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684216e90 <e27131> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684217000 <e41548> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [LV] => VAR 0x561684217180 <e41543> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684217180 <e41543> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616842173a0 <e41617> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684217460 <e41614> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x561684217ab0 <e41608> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616842175e0 <e41615> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616842176b0 <e16305> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616842177d0 <e36552> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h3c0
    1:2:2:3: CONST 0x561684217940 <e27343> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684217ab0 <e41608> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684217cd0 <e41604> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684217d90 <e41599> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684217e60 <e16228> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684217f80 <e36503> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1dc
    1:2:1:3: CONST 0x5616842180f0 <e27288> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684218260 <e41600> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [LV] => VAR 0x5616842183e0 <e41595> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616842183e0 <e41595> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684218600 <e41591> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842186c0 <e41586> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684218790 <e16161> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842188b0 <e36478> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x561684218a20 <e27254> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684218b90 <e41587> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [LV] => VAR 0x561684218d10 <e41582> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684218d10 <e41582> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684218f30 <e41656> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684218ff0 <e41653> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x561684219640 <e41647> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684219170 <e41654> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684219240 <e16520> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684219360 <e36651> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h3e0
    1:2:2:3: CONST 0x5616842194d0 <e27466> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684219640 <e41647> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684219860 <e41643> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684219920 <e41638> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616842199f0 <e16443> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684219b10 <e36602> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1fe
    1:2:1:3: CONST 0x561684219c80 <e27411> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684219df0 <e41639> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [LV] => VAR 0x561684219f70 <e41634> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684219f70 <e41634> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168421a190 <e41630> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168421a250 <e41625> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168421a320 <e16376> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168421a440 <e36577> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:1:3: CONST 0x56168421a5b0 <e27377> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168421a720 <e41626> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [LV] => VAR 0x56168421a8a0 <e41621> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168421a8a0 <e41621> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168421aac0 <e41695> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168421ab80 <e41692> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x56168421b1d0 <e41686> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168421ad00 <e41693> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168421add0 <e16735> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168421aef0 <e36750> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h400
    1:2:2:3: CONST 0x56168421b060 <e27589> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168421b1d0 <e41686> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168421b3f0 <e41682> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168421b4b0 <e41677> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168421b580 <e16658> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168421b6a0 <e36701> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h0
    1:2:1:3: CONST 0x56168421b810 <e27534> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168421b980 <e41678> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [LV] => VAR 0x56168421bb00 <e41673> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168421bb00 <e41673> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168421bd20 <e41669> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168421bde0 <e41664> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168421beb0 <e16591> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168421bfd0 <e36676> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x56168421c140 <e27500> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168421c2b0 <e41665> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [LV] => VAR 0x56168421c430 <e41660> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168421c430 <e41660> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168421c650 <e41734> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168421c710 <e41731> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x56168421cd60 <e41725> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168421c890 <e41732> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168421c960 <e16950> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168421ca80 <e36849> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h420
    1:2:2:3: CONST 0x56168421cbf0 <e27712> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168421cd60 <e41725> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168421cf80 <e41721> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168421d040 <e41716> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168421d110 <e16873> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168421d230 <e36800> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h22
    1:2:1:3: CONST 0x56168421d3a0 <e27657> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168421d510 <e41717> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [LV] => VAR 0x56168421d690 <e41712> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168421d690 <e41712> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168421d8b0 <e41708> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168421d970 <e41703> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168421da40 <e16806> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168421db60 <e36775> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x56168421dcd0 <e27623> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168421de40 <e41704> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [LV] => VAR 0x56168421dfc0 <e41699> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168421dfc0 <e41699> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168421e1e0 <e41773> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168421e2a0 <e41770> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x56168421e8f0 <e41764> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168421e420 <e41771> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168421e4f0 <e17165> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168421e610 <e36948> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h440
    1:2:2:3: CONST 0x56168421e780 <e27835> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168421e8f0 <e41764> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168421eb10 <e41760> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168421ebd0 <e41755> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168421eca0 <e17088> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168421edc0 <e36899> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h44
    1:2:1:3: CONST 0x56168421ef30 <e27780> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168421f0a0 <e41756> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [LV] => VAR 0x56168421f220 <e41751> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168421f220 <e41751> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168421f440 <e41747> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168421f500 <e41742> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168421f5d0 <e17021> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168421f6f0 <e36874> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x56168421f860 <e27746> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168421f9d0 <e41743> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [LV] => VAR 0x56168421fb50 <e41738> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168421fb50 <e41738> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168421fd70 <e41812> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168421fe30 <e41809> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x561684220480 <e41803> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168421ffb0 <e41810> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684220080 <e17380> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616842201a0 <e37047> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h460
    1:2:2:3: CONST 0x561684220310 <e27958> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684220480 <e41803> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842206a0 <e41799> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684220760 <e41794> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684220830 <e17303> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684220950 <e36998> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h66
    1:2:1:3: CONST 0x561684220ac0 <e27903> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684220c30 <e41795> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [LV] => VAR 0x561684220db0 <e41790> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684220db0 <e41790> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684220fd0 <e41786> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684221090 <e41781> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684221160 <e17236> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684221280 <e36973> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x5616842213f0 <e27869> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684221560 <e41782> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [LV] => VAR 0x5616842216e0 <e41777> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616842216e0 <e41777> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684221900 <e41851> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842219c0 <e41848> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x561684222010 <e41842> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684221b40 <e41849> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684221c10 <e17595> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684221d30 <e37146> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h480
    1:2:2:3: CONST 0x561684221ea0 <e28081> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684222010 <e41842> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684222230 <e41838> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842222f0 <e41833> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616842223c0 <e17518> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842224e0 <e37097> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h88
    1:2:1:3: CONST 0x561684222650 <e28026> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842227c0 <e41834> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [LV] => VAR 0x561684222940 <e41829> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684222940 <e41829> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684222b60 <e41825> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684222c20 <e41820> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684222cf0 <e17451> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684222e10 <e37072> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x561684222f80 <e27992> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842230f0 <e41821> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [LV] => VAR 0x561684223270 <e41816> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684223270 <e41816> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684223490 <e41890> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684223550 <e41887> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x561684223ba0 <e41881> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616842236d0 <e41888> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616842237a0 <e17810> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616842238c0 <e37245> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h4a0
    1:2:2:3: CONST 0x561684223a30 <e28204> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684223ba0 <e41881> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684223dc0 <e41877> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684223e80 <e41872> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684223f50 <e17733> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684224070 <e37196> {c24bh} @dt=0x561683f614e0@(G/w10)  10'haa
    1:2:1:3: CONST 0x5616842241e0 <e28149> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684224350 <e41873> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [LV] => VAR 0x5616842244d0 <e41868> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616842244d0 <e41868> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616842246f0 <e41864> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842247b0 <e41859> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684224880 <e17666> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842249a0 <e37171> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x561684224b10 <e28115> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684224c80 <e41860> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [LV] => VAR 0x561684224e00 <e41855> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684224e00 <e41855> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684225020 <e41929> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842250e0 <e41926> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x561684225730 <e41920> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684225260 <e41927> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684225330 <e18025> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684225450 <e37344> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h4c0
    1:2:2:3: CONST 0x5616842255c0 <e28327> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684225730 <e41920> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684225950 <e41916> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684225a10 <e41911> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684225ae0 <e17948> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684225c00 <e37295> {c24bh} @dt=0x561683f614e0@(G/w10)  10'hcc
    1:2:1:3: CONST 0x561684225d70 <e28272> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684225ee0 <e41912> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [LV] => VAR 0x561684226060 <e41907> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684226060 <e41907> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684226280 <e41903> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684226340 <e41898> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684226410 <e17881> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684226530 <e37270> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x5616842266a0 <e28238> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684226810 <e41899> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [LV] => VAR 0x561684226990 <e41894> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684226990 <e41894> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684226bb0 <e41968> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684226c70 <e41965> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x5616842272c0 <e41959> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684226df0 <e41966> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684226ec0 <e18240> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684226fe0 <e37443> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h4e0
    1:2:2:3: CONST 0x561684227150 <e28450> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616842272c0 <e41959> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842274e0 <e41955> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842275a0 <e41950> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684227670 <e18163> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684227790 <e37394> {c24bh} @dt=0x561683f614e0@(G/w10)  10'hee
    1:2:1:3: CONST 0x561684227900 <e28395> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684227a70 <e41951> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [LV] => VAR 0x561684227bf0 <e41946> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684227bf0 <e41946> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684227e10 <e41942> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684227ed0 <e41937> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684227fa0 <e18096> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842280c0 <e37369> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x561684228230 <e28361> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842283a0 <e41938> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [LV] => VAR 0x561684228520 <e41933> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684228520 <e41933> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684228740 <e42007> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684228800 <e42004> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x561684228e50 <e41998> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684228980 <e42005> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684228a50 <e18455> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684228b70 <e37542> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h500
    1:2:2:3: CONST 0x561684228ce0 <e28573> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684228e50 <e41998> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684229070 <e41994> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684229130 <e41989> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684229200 <e18378> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684229320 <e37493> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h110
    1:2:1:3: CONST 0x561684229490 <e28518> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684229600 <e41990> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [LV] => VAR 0x561684229780 <e41985> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684229780 <e41985> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616842299a0 <e41981> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684229a60 <e41976> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684229b30 <e18311> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684229c50 <e37468> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x561684229dc0 <e28484> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684229f30 <e41977> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [LV] => VAR 0x56168422a0b0 <e41972> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168422a0b0 <e41972> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168422a2d0 <e42046> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168422a390 <e42043> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x56168422a9e0 <e42037> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168422a510 <e42044> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168422a5e0 <e18670> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168422a700 <e37641> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h520
    1:2:2:3: CONST 0x56168422a870 <e28696> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168422a9e0 <e42037> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168422ac00 <e42033> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168422acc0 <e42028> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168422ad90 <e18593> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168422aeb0 <e37592> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h132
    1:2:1:3: CONST 0x56168422b020 <e28641> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168422b190 <e42029> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [LV] => VAR 0x56168422b310 <e42024> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168422b310 <e42024> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168422b530 <e42020> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168422b5f0 <e42015> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168422b6c0 <e18526> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168422b7e0 <e37567> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x56168422b950 <e28607> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168422bac0 <e42016> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [LV] => VAR 0x56168422bc40 <e42011> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168422bc40 <e42011> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168422be60 <e42085> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168422bf20 <e42082> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x56168422c570 <e42076> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168422c0a0 <e42083> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168422c170 <e18885> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168422c290 <e37740> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h540
    1:2:2:3: CONST 0x56168422c400 <e28819> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168422c570 <e42076> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168422c790 <e42072> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168422c850 <e42067> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168422c920 <e18808> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168422ca40 <e37691> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h154
    1:2:1:3: CONST 0x56168422cbb0 <e28764> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168422cd20 <e42068> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [LV] => VAR 0x56168422cea0 <e42063> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168422cea0 <e42063> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168422d0c0 <e42059> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168422d180 <e42054> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168422d250 <e18741> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168422d370 <e37666> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x56168422d4e0 <e28730> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168422d650 <e42055> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [LV] => VAR 0x56168422d7d0 <e42050> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168422d7d0 <e42050> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168422d9f0 <e42124> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168422dab0 <e42121> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x56168422e100 <e42115> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168422dc30 <e42122> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168422dd00 <e19100> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168422de20 <e37839> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h560
    1:2:2:3: CONST 0x56168422df90 <e28942> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168422e100 <e42115> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168422e320 <e42111> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168422e3e0 <e42106> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168422e4b0 <e19023> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168422e5d0 <e37790> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h176
    1:2:1:3: CONST 0x56168422e740 <e28887> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168422e8b0 <e42107> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [LV] => VAR 0x56168422ea30 <e42102> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168422ea30 <e42102> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168422ec50 <e42098> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168422ed10 <e42093> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168422ede0 <e18956> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168422ef00 <e37765> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x56168422f070 <e28853> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168422f1e0 <e42094> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [LV] => VAR 0x56168422f360 <e42089> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168422f360 <e42089> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168422f580 <e42163> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168422f640 <e42160> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x56168422fc90 <e42154> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168422f7c0 <e42161> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168422f890 <e19315> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168422f9b0 <e37938> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h580
    1:2:2:3: CONST 0x56168422fb20 <e29065> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168422fc90 <e42154> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168422feb0 <e42150> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168422ff70 <e42145> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684230040 <e19238> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684230160 <e37889> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h198
    1:2:1:3: CONST 0x5616842302d0 <e29010> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684230440 <e42146> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [LV] => VAR 0x5616842305c0 <e42141> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616842305c0 <e42141> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616842307e0 <e42137> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842308a0 <e42132> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684230970 <e19171> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684230a90 <e37864> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x561684230c00 <e28976> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684230d70 <e42133> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [LV] => VAR 0x561684230ef0 <e42128> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684230ef0 <e42128> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684231110 <e42202> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842311d0 <e42199> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x561684231820 <e42193> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684231350 <e42200> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684231420 <e19530> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684231540 <e38037> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h5a0
    1:2:2:3: CONST 0x5616842316b0 <e29188> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684231820 <e42193> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684231a40 <e42189> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684231b00 <e42184> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684231bd0 <e19453> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684231cf0 <e37988> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1ba
    1:2:1:3: CONST 0x561684231e60 <e29133> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684231fd0 <e42185> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [LV] => VAR 0x561684232150 <e42180> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684232150 <e42180> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684232370 <e42176> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684232430 <e42171> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684232500 <e19386> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684232620 <e37963> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x561684232790 <e29099> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684232900 <e42172> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [LV] => VAR 0x561684232a80 <e42167> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684232a80 <e42167> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684232ca0 <e42241> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684232d60 <e42238> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x5616842333b0 <e42232> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684232ee0 <e42239> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684232fb0 <e19745> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616842330d0 <e38136> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h5c0
    1:2:2:3: CONST 0x561684233240 <e29311> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616842333b0 <e42232> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842335d0 <e42228> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684233690 <e42223> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684233760 <e19668> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684233880 <e38087> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1dc
    1:2:1:3: CONST 0x5616842339f0 <e29256> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684233b60 <e42224> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [LV] => VAR 0x561684233ce0 <e42219> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684233ce0 <e42219> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684233f00 <e42215> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684233fc0 <e42210> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684234090 <e19601> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842341b0 <e38062> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x561684234320 <e29222> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684234490 <e42211> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [LV] => VAR 0x561684234610 <e42206> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684234610 <e42206> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684234830 <e42280> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842348f0 <e42277> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x561684234f40 <e42271> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684234a70 <e42278> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684234b40 <e19960> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684234c60 <e38235> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h5e0
    1:2:2:3: CONST 0x561684234dd0 <e29434> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684234f40 <e42271> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684235160 <e42267> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684235220 <e42262> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616842352f0 <e19883> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684235410 <e38186> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1fe
    1:2:1:3: CONST 0x561684235580 <e29379> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842356f0 <e42263> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [LV] => VAR 0x561684235870 <e42258> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684235870 <e42258> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684235a90 <e42254> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684235b50 <e42249> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684235c20 <e19816> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684235d40 <e38161> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:1:3: CONST 0x561684235eb0 <e29345> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684236020 <e42250> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [LV] => VAR 0x5616842361a0 <e42245> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616842361a0 <e42245> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616842363c0 <e42319> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684236480 <e42316> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x561684236ad0 <e42310> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684236600 <e42317> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616842366d0 <e20175> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616842367f0 <e38334> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h600
    1:2:2:3: CONST 0x561684236960 <e29557> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684236ad0 <e42310> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684236cf0 <e42306> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684236db0 <e42301> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684236e80 <e20098> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684236fa0 <e38285> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h0
    1:2:1:3: CONST 0x561684237110 <e29502> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684237280 <e42302> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [LV] => VAR 0x561684237400 <e42297> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684237400 <e42297> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684237620 <e42293> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842376e0 <e42288> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616842377b0 <e20031> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842378d0 <e38260> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x561684237a40 <e29468> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684237bb0 <e42289> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [LV] => VAR 0x561684237d30 <e42284> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684237d30 <e42284> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684237f50 <e42358> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684238010 <e42355> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x561684238660 <e42349> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684238190 <e42356> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684238260 <e20390> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684238380 <e38433> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h620
    1:2:2:3: CONST 0x5616842384f0 <e29680> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684238660 <e42349> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684238880 <e42345> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684238940 <e42340> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684238a10 <e20313> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684238b30 <e38384> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h22
    1:2:1:3: CONST 0x561684238ca0 <e29625> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684238e10 <e42341> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [LV] => VAR 0x561684238f90 <e42336> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684238f90 <e42336> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616842391b0 <e42332> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684239270 <e42327> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684239340 <e20246> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684239460 <e38359> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x5616842395d0 <e29591> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684239740 <e42328> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [LV] => VAR 0x5616842398c0 <e42323> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616842398c0 <e42323> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684239ae0 <e42397> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684239ba0 <e42394> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x56168423a1f0 <e42388> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684239d20 <e42395> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684239df0 <e20605> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684239f10 <e38532> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h640
    1:2:2:3: CONST 0x56168423a080 <e29803> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168423a1f0 <e42388> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168423a410 <e42384> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168423a4d0 <e42379> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168423a5a0 <e20528> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168423a6c0 <e38483> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h44
    1:2:1:3: CONST 0x56168423a830 <e29748> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168423a9a0 <e42380> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [LV] => VAR 0x56168423ab20 <e42375> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168423ab20 <e42375> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168423ad40 <e42371> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168423ae00 <e42366> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168423aed0 <e20461> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168423aff0 <e38458> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x56168423b160 <e29714> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168423b2d0 <e42367> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [LV] => VAR 0x56168423b450 <e42362> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168423b450 <e42362> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168423b670 <e42436> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168423b730 <e42433> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x56168423bd80 <e42427> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168423b8b0 <e42434> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168423b980 <e20820> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168423baa0 <e38631> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h660
    1:2:2:3: CONST 0x56168423bc10 <e29926> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168423bd80 <e42427> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168423bfa0 <e42423> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168423c060 <e42418> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168423c130 <e20743> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168423c250 <e38582> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h66
    1:2:1:3: CONST 0x56168423c3c0 <e29871> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168423c530 <e42419> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [LV] => VAR 0x56168423c6b0 <e42414> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168423c6b0 <e42414> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168423c8d0 <e42410> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168423c990 <e42405> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168423ca60 <e20676> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168423cb80 <e38557> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x56168423ccf0 <e29837> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168423ce60 <e42406> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [LV] => VAR 0x56168423cfe0 <e42401> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168423cfe0 <e42401> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168423d200 <e42475> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168423d2c0 <e42472> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x56168423d910 <e42466> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168423d440 <e42473> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168423d510 <e21035> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168423d630 <e38730> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h680
    1:2:2:3: CONST 0x56168423d7a0 <e30049> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168423d910 <e42466> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168423db30 <e42462> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168423dbf0 <e42457> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168423dcc0 <e20958> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168423dde0 <e38681> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h88
    1:2:1:3: CONST 0x56168423df50 <e29994> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168423e0c0 <e42458> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [LV] => VAR 0x56168423e240 <e42453> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168423e240 <e42453> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168423e460 <e42449> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168423e520 <e42444> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168423e5f0 <e20891> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168423e710 <e38656> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x56168423e880 <e29960> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168423e9f0 <e42445> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [LV] => VAR 0x56168423eb70 <e42440> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168423eb70 <e42440> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168423ed90 <e42514> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168423ee50 <e42511> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x56168423f4a0 <e42505> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168423efd0 <e42512> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168423f0a0 <e21250> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168423f1c0 <e38829> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h6a0
    1:2:2:3: CONST 0x56168423f330 <e30172> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168423f4a0 <e42505> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168423f6c0 <e42501> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168423f780 <e42496> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168423f850 <e21173> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168423f970 <e38780> {c24bh} @dt=0x561683f614e0@(G/w10)  10'haa
    1:2:1:3: CONST 0x56168423fae0 <e30117> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168423fc50 <e42497> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [LV] => VAR 0x56168423fdd0 <e42492> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168423fdd0 <e42492> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168423fff0 <e42488> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842400b0 <e42483> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684240180 <e21106> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842402a0 <e38755> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x561684240410 <e30083> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684240580 <e42484> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [LV] => VAR 0x561684240700 <e42479> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684240700 <e42479> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684240920 <e42553> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842409e0 <e42550> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x561684241030 <e42544> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684240b60 <e42551> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684240c30 <e21465> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684240d50 <e38928> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h6c0
    1:2:2:3: CONST 0x561684240ec0 <e30295> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684241030 <e42544> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684241250 <e42540> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684241310 <e42535> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x5616842413e0 <e21388> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684241500 <e38879> {c24bh} @dt=0x561683f614e0@(G/w10)  10'hcc
    1:2:1:3: CONST 0x561684241670 <e30240> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842417e0 <e42536> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [LV] => VAR 0x561684241960 <e42531> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684241960 <e42531> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684241b80 <e42527> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684241c40 <e42522> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684241d10 <e21321> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684241e30 <e38854> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x561684241fa0 <e30206> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684242110 <e42523> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [LV] => VAR 0x561684242290 <e42518> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684242290 <e42518> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616842424b0 <e42592> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684242570 <e42589> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x561684242bc0 <e42583> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616842426f0 <e42590> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x5616842427c0 <e21680> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x5616842428e0 <e39027> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h6e0
    1:2:2:3: CONST 0x561684242a50 <e30418> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684242bc0 <e42583> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684242de0 <e42579> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684242ea0 <e42574> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684242f70 <e21603> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684243090 <e38978> {c24bh} @dt=0x561683f614e0@(G/w10)  10'hee
    1:2:1:3: CONST 0x561684243200 <e30363> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684243370 <e42575> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [LV] => VAR 0x5616842434f0 <e42570> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616842434f0 <e42570> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684243710 <e42566> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842437d0 <e42561> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x5616842438a0 <e21536> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842439c0 <e38953> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x561684243b30 <e30329> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684243ca0 <e42562> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [LV] => VAR 0x561684243e20 <e42557> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684243e20 <e42557> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684244040 <e42631> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684244100 <e42628> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x561684244750 <e42622> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684244280 <e42629> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684244350 <e21895> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684244470 <e39126> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h700
    1:2:2:3: CONST 0x5616842445e0 <e30541> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684244750 <e42622> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684244970 <e42618> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684244a30 <e42613> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684244b00 <e21818> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684244c20 <e39077> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h110
    1:2:1:3: CONST 0x561684244d90 <e30486> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684244f00 <e42614> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [LV] => VAR 0x561684245080 <e42609> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684245080 <e42609> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616842452a0 <e42605> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684245360 <e42600> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684245430 <e21751> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684245550 <e39052> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x5616842456c0 <e30452> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684245830 <e42601> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [LV] => VAR 0x5616842459b0 <e42596> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616842459b0 <e42596> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684245bd0 <e42670> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684245c90 <e42667> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x5616842462e0 <e42661> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684245e10 <e42668> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684245ee0 <e22110> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684246000 <e39225> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h720
    1:2:2:3: CONST 0x561684246170 <e30664> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x5616842462e0 <e42661> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684246500 <e42657> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x5616842465c0 <e42652> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684246690 <e22033> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842467b0 <e39176> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h132
    1:2:1:3: CONST 0x561684246920 <e30609> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684246a90 <e42653> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [LV] => VAR 0x561684246c10 <e42648> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684246c10 <e42648> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684246e30 <e42644> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684246ef0 <e42639> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684246fc0 <e21966> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x5616842470e0 <e39151> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x561684247250 <e30575> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x5616842473c0 <e42640> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [LV] => VAR 0x561684247540 <e42635> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684247540 <e42635> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684247760 <e42709> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684247820 <e42706> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x561684247e70 <e42700> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x5616842479a0 <e42707> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684247a70 <e22325> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684247b90 <e39324> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h740
    1:2:2:3: CONST 0x561684247d00 <e30787> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684247e70 <e42700> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684248090 <e42696> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684248150 <e42691> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684248220 <e22248> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684248340 <e39275> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h154
    1:2:1:3: CONST 0x5616842484b0 <e30732> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684248620 <e42692> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [LV] => VAR 0x5616842487a0 <e42687> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x5616842487a0 <e42687> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x5616842489c0 <e42683> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684248a80 <e42678> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684248b50 <e22181> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684248c70 <e39250> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x561684248de0 <e30698> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684248f50 <e42679> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [LV] => VAR 0x5616842490d0 <e42674> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x5616842490d0 <e42674> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x5616842492f0 <e42748> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842493b0 <e42745> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x561684249a00 <e42739> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684249530 <e42746> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684249600 <e22540> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684249720 <e39423> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h760
    1:2:2:3: CONST 0x561684249890 <e30910> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684249a00 <e42739> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684249c20 <e42735> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684249ce0 <e42730> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684249db0 <e22463> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684249ed0 <e39374> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h176
    1:2:1:3: CONST 0x56168424a040 <e30855> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168424a1b0 <e42731> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [LV] => VAR 0x56168424a330 <e42726> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168424a330 <e42726> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168424a550 <e42722> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168424a610 <e42717> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168424a6e0 <e22396> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168424a800 <e39349> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x56168424a970 <e30821> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168424aae0 <e42718> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [LV] => VAR 0x56168424ac60 <e42713> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168424ac60 <e42713> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168424ae80 <e42787> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168424af40 <e42784> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x56168424b590 <e42778> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168424b0c0 <e42785> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168424b190 <e22755> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168424b2b0 <e39522> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h780
    1:2:2:3: CONST 0x56168424b420 <e31033> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168424b590 <e42778> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168424b7b0 <e42774> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168424b870 <e42769> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168424b940 <e22678> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168424ba60 <e39473> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h198
    1:2:1:3: CONST 0x56168424bbd0 <e30978> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168424bd40 <e42770> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [LV] => VAR 0x56168424bec0 <e42765> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168424bec0 <e42765> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168424c0e0 <e42761> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168424c1a0 <e42756> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168424c270 <e22611> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168424c390 <e39448> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x56168424c500 <e30944> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168424c670 <e42757> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [LV] => VAR 0x56168424c7f0 <e42752> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168424c7f0 <e42752> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168424ca10 <e42826> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168424cad0 <e42823> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x56168424d120 <e42817> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168424cc50 <e42824> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168424cd20 <e22970> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168424ce40 <e39621> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h7a0
    1:2:2:3: CONST 0x56168424cfb0 <e31156> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168424d120 <e42817> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168424d340 <e42813> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168424d400 <e42808> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168424d4d0 <e22893> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168424d5f0 <e39572> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1ba
    1:2:1:3: CONST 0x56168424d760 <e31101> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168424d8d0 <e42809> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [LV] => VAR 0x56168424da50 <e42804> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168424da50 <e42804> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168424dc70 <e42800> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168424dd30 <e42795> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168424de00 <e22826> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168424df20 <e39547> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x56168424e090 <e31067> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168424e200 <e42796> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [LV] => VAR 0x56168424e380 <e42791> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168424e380 <e42791> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x56168424e5a0 <e42865> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168424e660 <e42862> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x56168424ecb0 <e42856> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x56168424e7e0 <e42863> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x56168424e8b0 <e23185> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x56168424e9d0 <e39720> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h7c0
    1:2:2:3: CONST 0x56168424eb40 <e31279> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x56168424ecb0 <e42856> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168424eed0 <e42852> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168424ef90 <e42847> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x56168424f060 <e23108> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168424f180 <e39671> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1dc
    1:2:1:3: CONST 0x56168424f2f0 <e31224> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168424f460 <e42848> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [LV] => VAR 0x56168424f5e0 <e42843> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x56168424f5e0 <e42843> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x56168424f800 <e42839> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x56168424f8c0 <e42834> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x56168424f990 <e23041> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x56168424fab0 <e39646> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x56168424fc20 <e31190> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x56168424fd90 <e42835> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [LV] => VAR 0x56168424ff10 <e42830> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x56168424ff10 <e42830> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNW 0x561684250130 <e42904> {c25ak} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842501f0 <e42901> {c25ak} @dt=0x561683f4f080@(G/w32)  __Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x561684250840 <e42895> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: SEL 0x561684250370 <e42902> {c25bf} @dt=0x561683f4f080@(G/w32) decl[63:0]]/32
    1:2:2:1: VARREF 0x561684250440 <e23400> {c25ay} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [LV] => VAR 0x5616841e3500 <e9689> {c14au} @dt=0x561683f50aa0@(w2048)p[63:0]  top__DOT__sum_out [VSTATIC]  WIRE
    1:2:2:2: CONST 0x561684250560 <e39819> {c25bf} @dt=0x561683f60f60@(G/w11)  11'h7e0
    1:2:2:3: CONST 0x5616842506d0 <e31402> {c25bf} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2: VAR 0x561684250840 <e42895> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684250a60 <e42891> {c24ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684250b20 <e42886> {c24bh} @dt=0x561683f48ad0@(G/w34) decl[15:0]]/34
    1:2:1:1: VARREF 0x561684250bf0 <e23323> {c24ay} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [RV] <- VAR 0x561683f62af0 <e39840> {c4ax} @dt=0x561683f48d60@(w544)p[15:0]  i_col_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684250d10 <e39770> {c24bh} @dt=0x561683f614e0@(G/w10)  10'h1fe
    1:2:1:3: CONST 0x561684250e80 <e31347> {c24bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684250ff0 <e42887> {c24ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [LV] => VAR 0x561684251170 <e42882> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: VAR 0x561684251170 <e42882> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2: ASSIGNW 0x561684251390 <e42878> {c23ak} @dt=0x561683f48ad0@(G/w34)
    1:2:1: SEL 0x561684251450 <e42873> {c23bh} @dt=0x561683f48ad0@(G/w34) decl[4:0]]/34
    1:2:1:1: VARREF 0x561684251520 <e23256> {c23ay} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [RV] <- VAR 0x561683f62570 <e39846> {c5aw} @dt=0x561683f49fd0@(w170)p[4:0]  i_row_val [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: CONST 0x561684251640 <e39745> {c23bh} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:1:3: CONST 0x5616842517b0 <e31313> {c23bh} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: VARREF 0x561684251920 <e42874> {c23ak} @dt=0x561683f48ad0@(G/w34)  __Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [LV] => VAR 0x561684251aa0 <e42869> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: VAR 0x561684251aa0 <e42869> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2: ASSIGNALIAS 0x561684251cc0 <e48747> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684251d80 <e48744> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684251ea0 <e48745> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684252ce0 <e48785> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684251fc0 <e48756> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684252080 <e48753> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842521a0 <e48754> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684252e90 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842522c0 <e48765> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684252380 <e48762> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x5616841e5230 <e40412> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684252500 <e48763> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684253050 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684252620 <e48774> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842526e0 <e48771> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x5616841e4900 <e40425> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684252860 <e48772> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684253200 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684252980 <e48783> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684252a40 <e48780> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x5616841e3fd0 <e40438> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684252bc0 <e48781> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842533b0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684252ce0 <e48785> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684252e90 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684253050 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684253200 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842533b0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684253560 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684253710 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842538c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684253a70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684253c30 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684253cf0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684253dc0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842538c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684253f30 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842540a0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684254210 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [LV] => VAR 0x5616841e3fd0 <e40438> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684254390 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684254450 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684254510 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x5616841e5230 <e40412> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684254690 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x5616841e4900 <e40425> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684254810 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [LV] => VAR 0x561684253560 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684254980 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684254a40 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684254b00 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x5616841e5230 <e40412> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684254c80 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x5616841e4900 <e40425> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684254e00 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [LV] => VAR 0x561684253710 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684254f70 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684255030 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842550f0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842551b0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842554c0 <e60710#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168400a1f0 <e60708#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842553a0 <e60704#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684255580 <e60705#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684253a70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684255930 <e60706#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684255700 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842538c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684255c10 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684255cd0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684255d90 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684253560 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684255f00 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684255fd0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684253a70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684256150 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842562c0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684256430 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842564f0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684253710 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684256660 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684256730 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684253a70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842568b0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684256a20 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684256b90 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684256c50 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684256d10 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684256de0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842538c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684256f50 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842570c0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684257230 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684257300 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842538c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684257470 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842575e0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684257750 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684257820 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684253a70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842579a0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684257b10 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684257c80 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684257d40 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684257e00 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684257ed0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842538c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684258040 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842581b0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684258320 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842583f0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842538c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684258560 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842586d0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684258840 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684258910 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684253a70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684258a90 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684258c00 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684258d70 <e48799> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684258e30 <e48796> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684258f50 <e48797> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684259d90 <e48837> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684259070 <e48808> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684259130 <e48805> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684259250 <e48806> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684259f40 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684259370 <e48817> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684259430 <e48814> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x5616841e6dc0 <e40451> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842595b0 <e48815> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168425a100 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842596d0 <e48826> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684259790 <e48823> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x5616841e6490 <e40464> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684259910 <e48824> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168425a2b0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684259a30 <e48835> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684259af0 <e48832> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x5616841e5b60 <e40477> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684259c70 <e48833> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168425a460 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684259d90 <e48837> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684259f40 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168425a100 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168425a2b0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168425a460 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168425a610 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168425a7c0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168425a970 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168425ab20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168425ace0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168425ada0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168425ae70 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168425a970 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168425afe0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168425b150 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168425b2c0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [LV] => VAR 0x5616841e5b60 <e40477> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168425b440 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168425b500 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168425b5c0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x5616841e6dc0 <e40451> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168425b740 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x5616841e6490 <e40464> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168425b8c0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [LV] => VAR 0x56168425a610 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168425ba30 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168425baf0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168425bbb0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x5616841e6dc0 <e40451> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168425bd30 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x5616841e6490 <e40464> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168425beb0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [LV] => VAR 0x56168425a7c0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168425c020 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168425c0e0 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168425c1a0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168425c260 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168425c570 <e60726#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684255870 <e60724#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168425c450 <e60720#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168425c630 <e60721#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168425ab20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168425c9e0 <e60722#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168425c7b0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [LV] => VAR 0x56168425a970 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168425ccc0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168425cd80 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168425ce40 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168425a610 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168425cfb0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168425d080 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168425ab20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168425d200 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168425d370 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168425d4e0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168425d5a0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168425a7c0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168425d710 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168425d7e0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168425ab20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168425d960 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168425dad0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168425dc40 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168425dd00 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168425ddc0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168425de90 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168425a970 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168425e000 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168425e170 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168425e2e0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168425e3b0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168425a970 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168425e520 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168425e690 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168425e800 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168425e8d0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168425ab20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168425ea50 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168425ebc0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168425ed30 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168425edf0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168425eeb0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168425ef80 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168425a970 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168425f0f0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168425f260 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168425f3d0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168425f4a0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168425a970 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168425f610 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168425f780 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168425f8f0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168425f9c0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168425ab20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168425fb40 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168425fcb0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168425fe20 <e48851> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168425fee0 <e48848> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684260000 <e48849> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684260e40 <e48889> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684260120 <e48860> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842601e0 <e48857> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684260300 <e48858> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684260ff0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684260420 <e48869> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842604e0 <e48866> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x5616841e8950 <e40490> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684260660 <e48867> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842611b0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684260780 <e48878> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684260840 <e48875> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x5616841e8020 <e40503> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842609c0 <e48876> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684261360 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684260ae0 <e48887> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684260ba0 <e48884> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x5616841e76f0 <e40516> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684260d20 <e48885> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684261510 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684260e40 <e48889> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684260ff0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842611b0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684261360 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684261510 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842616c0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684261870 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684261a20 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684261bd0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684261d90 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684261e50 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684261f20 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684261a20 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684262090 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684262200 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684262370 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [LV] => VAR 0x5616841e76f0 <e40516> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842624f0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842625b0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684262670 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x5616841e8950 <e40490> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842627f0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x5616841e8020 <e40503> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684262970 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842616c0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684262ae0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684262ba0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684262c60 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x5616841e8950 <e40490> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684262de0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x5616841e8020 <e40503> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684262f60 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [LV] => VAR 0x561684261870 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842630d0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684263190 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684263250 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684263310 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684263620 <e60742#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168425c920 <e60740#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684263500 <e60736#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842636e0 <e60737#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684261bd0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684263a90 <e60738#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684263860 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [LV] => VAR 0x561684261a20 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684263d70 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684263e30 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684263ef0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842616c0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684264060 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684264130 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684261bd0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842642b0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684264420 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684264590 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684264650 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684261870 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842647c0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684264890 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684261bd0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684264a10 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684264b80 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684264cf0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684264db0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684264e70 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684264f40 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684261a20 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842650b0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684265220 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684265390 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684265460 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684261a20 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842655d0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684265740 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842658b0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684265980 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684261bd0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684265b00 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684265c70 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684265de0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684265ea0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684265f60 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684266030 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684261a20 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842661a0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684266310 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684266480 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684266550 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684261a20 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842666c0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684266830 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842669a0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684266a70 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684261bd0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684266bf0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684266d60 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684266ed0 <e48903> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684266f90 <e48900> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842670b0 <e48901> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684267ef0 <e48941> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842671d0 <e48912> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684267290 <e48909> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842673b0 <e48910> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842680a0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842674d0 <e48921> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684267590 <e48918> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x5616841ea4e0 <e40529> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684267710 <e48919> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684268260 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684267830 <e48930> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842678f0 <e48927> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x5616841e9bb0 <e40542> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684267a70 <e48928> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684268410 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684267b90 <e48939> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684267c50 <e48936> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x5616841e9280 <e40555> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684267dd0 <e48937> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842685c0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684267ef0 <e48941> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842680a0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684268260 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684268410 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842685c0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684268770 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684268920 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684268ad0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684268c80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684268e40 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684268f00 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684268fd0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684268ad0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684269140 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842692b0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684269420 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [LV] => VAR 0x5616841e9280 <e40555> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842695a0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684269660 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684269720 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x5616841ea4e0 <e40529> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842698a0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x5616841e9bb0 <e40542> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684269a20 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [LV] => VAR 0x561684268770 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684269b90 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684269c50 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684269d10 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x5616841ea4e0 <e40529> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684269e90 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x5616841e9bb0 <e40542> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168426a010 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [LV] => VAR 0x561684268920 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168426a180 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168426a240 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168426a300 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168426a3c0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168426a6d0 <e60758#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842639d0 <e60756#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168426a5b0 <e60752#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168426a790 <e60753#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684268c80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168426ab40 <e60754#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168426a910 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [LV] => VAR 0x561684268ad0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168426ae20 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168426aee0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168426afa0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684268770 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168426b110 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168426b1e0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684268c80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168426b360 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168426b4d0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168426b640 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168426b700 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684268920 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168426b870 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168426b940 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684268c80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168426bac0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168426bc30 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168426bda0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168426be60 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168426bf20 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168426bff0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684268ad0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168426c160 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168426c2d0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168426c440 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168426c510 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684268ad0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168426c680 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168426c7f0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168426c960 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168426ca30 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684268c80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168426cbb0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168426cd20 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168426ce90 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168426cf50 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168426d010 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168426d0e0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684268ad0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168426d250 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168426d3c0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168426d530 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168426d600 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684268ad0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168426d770 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168426d8e0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168426da50 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168426db20 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684268c80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168426dca0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168426de10 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168426df80 <e48955> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168426e040 <e48952> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168426e160 <e48953> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168426efa0 <e48993> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168426e280 <e48964> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168426e340 <e48961> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168426e460 <e48962> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168426f150 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168426e580 <e48973> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168426e640 <e48970> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x5616841ec070 <e40568> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168426e7c0 <e48971> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168426f310 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168426e8e0 <e48982> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168426e9a0 <e48979> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x5616841eb740 <e40581> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168426eb20 <e48980> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168426f4c0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168426ec40 <e48991> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168426ed00 <e48988> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x5616841eae10 <e40594> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168426ee80 <e48989> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168426f670 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168426efa0 <e48993> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168426f150 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168426f310 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168426f4c0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168426f670 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168426f820 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168426f9d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168426fb80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168426fd30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168426fef0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168426ffb0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684270080 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168426fb80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842701f0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684270360 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842704d0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [LV] => VAR 0x5616841eae10 <e40594> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684270650 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684270710 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842707d0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x5616841ec070 <e40568> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684270950 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x5616841eb740 <e40581> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684270ad0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [LV] => VAR 0x56168426f820 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684270c40 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684270d00 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684270dc0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x5616841ec070 <e40568> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684270f40 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x5616841eb740 <e40581> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842710c0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [LV] => VAR 0x56168426f9d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684271230 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842712f0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842713b0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684271470 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684271780 <e60774#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168426aa80 <e60772#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684271660 <e60768#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684271840 <e60769#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168426fd30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684271bf0 <e60770#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842719c0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [LV] => VAR 0x56168426fb80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684271ed0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684271f90 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684272050 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168426f820 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842721c0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684272290 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168426fd30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684272410 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684272580 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842726f0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842727b0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168426f9d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684272920 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842729f0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168426fd30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684272b70 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684272ce0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684272e50 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684272f10 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684272fd0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842730a0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168426fb80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684273210 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684273380 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842734f0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842735c0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168426fb80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684273730 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842738a0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684273a10 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684273ae0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168426fd30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684273c60 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684273dd0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684273f40 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684274000 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842740c0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684274190 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168426fb80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684274300 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684274470 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842745e0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842746b0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168426fb80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684274820 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684274990 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684274b00 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684274bd0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168426fd30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684274d50 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684274ec0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684275030 <e49007> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842750f0 <e49004> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684275210 <e49005> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684276050 <e49045> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684275330 <e49016> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842753f0 <e49013> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684275510 <e49014> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684276200 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684275630 <e49025> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842756f0 <e49022> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x5616841edc00 <e40607> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684275870 <e49023> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842763c0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684275990 <e49034> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684275a50 <e49031> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x5616841ed2d0 <e40620> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684275bd0 <e49032> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684276570 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684275cf0 <e49043> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684275db0 <e49040> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x5616841ec9a0 <e40633> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684275f30 <e49041> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684276720 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684276050 <e49045> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684276200 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842763c0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684276570 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684276720 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842768d0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684276a80 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684276c30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684276de0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684276fa0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684277060 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684277130 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684276c30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842772a0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684277410 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684277580 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [LV] => VAR 0x5616841ec9a0 <e40633> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684277700 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842777c0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684277880 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x5616841edc00 <e40607> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684277a00 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x5616841ed2d0 <e40620> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684277b80 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842768d0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684277cf0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684277db0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684277e70 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x5616841edc00 <e40607> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684277ff0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x5616841ed2d0 <e40620> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684278170 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [LV] => VAR 0x561684276a80 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842782e0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842783a0 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684278460 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684278520 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684278830 <e60790#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684271b30 <e60788#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684278710 <e60784#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842788f0 <e60785#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684276de0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684278ca0 <e60786#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684278a70 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [LV] => VAR 0x561684276c30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684278f80 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684279040 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684279100 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842768d0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684279270 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684279340 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684276de0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842794c0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684279630 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842797a0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684279860 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684276a80 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842799d0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684279aa0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684276de0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684279c20 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684279d90 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684279f00 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684279fc0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168427a080 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168427a150 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684276c30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168427a2c0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168427a430 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168427a5a0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168427a670 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684276c30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168427a7e0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168427a950 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168427aac0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168427ab90 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684276de0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168427ad10 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168427ae80 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168427aff0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168427b0b0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168427b170 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168427b240 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684276c30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168427b3b0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168427b520 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168427b690 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168427b760 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684276c30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168427b8d0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168427ba40 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168427bbb0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168427bc80 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684276de0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168427be00 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168427bf70 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168427c0e0 <e49059> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168427c1a0 <e49056> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168427c2c0 <e49057> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168427d100 <e49097> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168427c3e0 <e49068> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168427c4a0 <e49065> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168427c5c0 <e49066> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168427d2b0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168427c6e0 <e49077> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168427c7a0 <e49074> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x5616841ef790 <e40646> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168427c920 <e49075> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168427d470 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168427ca40 <e49086> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168427cb00 <e49083> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x5616841eee60 <e40659> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168427cc80 <e49084> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168427d620 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168427cda0 <e49095> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168427ce60 <e49092> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x5616841ee530 <e40672> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168427cfe0 <e49093> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168427d7d0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168427d100 <e49097> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168427d2b0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168427d470 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168427d620 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168427d7d0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168427d980 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168427db30 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168427dce0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168427de90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168427e050 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168427e110 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168427e1e0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168427dce0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168427e350 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168427e4c0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168427e630 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [LV] => VAR 0x5616841ee530 <e40672> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168427e7b0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168427e870 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168427e930 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x5616841ef790 <e40646> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168427eab0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x5616841eee60 <e40659> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168427ec30 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [LV] => VAR 0x56168427d980 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168427eda0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168427ee60 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168427ef20 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x5616841ef790 <e40646> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168427f0a0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x5616841eee60 <e40659> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168427f220 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [LV] => VAR 0x56168427db30 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168427f390 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168427f450 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168427f510 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168427f5d0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168427f8e0 <e60806#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684278be0 <e60804#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168427f7c0 <e60800#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168427f9a0 <e60801#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168427de90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168427fd50 <e60802#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168427fb20 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [LV] => VAR 0x56168427dce0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684280030 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842800f0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842801b0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168427d980 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684280320 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842803f0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168427de90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684280570 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842806e0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684280850 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684280910 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168427db30 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684280a80 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684280b50 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168427de90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684280cd0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684280e40 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684280fb0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684281070 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684281130 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684281200 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168427dce0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684281370 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842814e0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684281650 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684281720 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168427dce0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684281890 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684281a00 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684281b70 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684281c40 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168427de90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684281dc0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684281f30 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842820a0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684282160 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684282220 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842822f0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168427dce0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684282460 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842825d0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684282740 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684282810 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168427dce0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684282980 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684282af0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684282c60 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684282d30 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168427de90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684282eb0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684283020 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684283190 <e49111> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684283250 <e49108> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684283370 <e49109> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842841b0 <e49149> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684283490 <e49120> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684283550 <e49117> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684283670 <e49118> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684284360 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684283790 <e49129> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684283850 <e49126> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x5616841f1320 <e40685> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842839d0 <e49127> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684284520 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684283af0 <e49138> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684283bb0 <e49135> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x5616841f09f0 <e40698> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684283d30 <e49136> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842846d0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684283e50 <e49147> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684283f10 <e49144> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f00c0 <e40711> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684284090 <e49145> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684284880 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842841b0 <e49149> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684284360 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684284520 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842846d0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684284880 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684284a30 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684284be0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684284d90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684284f40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684285100 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842851c0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684285290 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684284d90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684285400 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684285570 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842856e0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [LV] => VAR 0x5616841f00c0 <e40711> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684285860 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684285920 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842859e0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x5616841f1320 <e40685> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684285b60 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x5616841f09f0 <e40698> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684285ce0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [LV] => VAR 0x561684284a30 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684285e50 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684285f10 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684285fd0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x5616841f1320 <e40685> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684286150 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x5616841f09f0 <e40698> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842862d0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [LV] => VAR 0x561684284be0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684286440 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684286500 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842865c0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684286680 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684286990 <e60822#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168427fc90 <e60820#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684286870 <e60816#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684286a50 <e60817#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684284f40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684286e00 <e60818#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684286bd0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [LV] => VAR 0x561684284d90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842870e0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842871a0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684287260 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684284a30 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842873d0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842874a0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684284f40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684287620 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684287790 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684287900 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842879c0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684284be0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684287b30 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684287c00 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684284f40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684287d80 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684287ef0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684288060 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684288120 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842881e0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842882b0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684284d90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684288420 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684288590 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684288700 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842887d0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684284d90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684288940 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684288ab0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684288c20 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684288cf0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684284f40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684288e70 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684288fe0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684289150 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684289210 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842892d0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842893a0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684284d90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684289510 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684289680 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842897f0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842898c0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684284d90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684289a30 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684289ba0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684289d10 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684289de0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684284f40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684289f60 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168428a0d0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168428a240 <e49163> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168428a300 <e49160> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168428a420 <e49161> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168428b260 <e49201> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168428a540 <e49172> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168428a600 <e49169> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168428a720 <e49170> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168428b410 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168428a840 <e49181> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168428a900 <e49178> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x5616841f2eb0 <e40724> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168428aa80 <e49179> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168428b5d0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168428aba0 <e49190> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168428ac60 <e49187> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x5616841f2580 <e40737> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168428ade0 <e49188> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168428b780 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168428af00 <e49199> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168428afc0 <e49196> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f1c50 <e40750> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168428b140 <e49197> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168428b930 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168428b260 <e49201> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168428b410 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168428b5d0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168428b780 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168428b930 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168428bae0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168428bc90 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168428be40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168428bff0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168428c1b0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168428c270 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168428c340 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168428be40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168428c4b0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168428c620 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168428c790 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [LV] => VAR 0x5616841f1c50 <e40750> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168428c910 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168428c9d0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168428ca90 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x5616841f2eb0 <e40724> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168428cc10 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x5616841f2580 <e40737> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168428cd90 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [LV] => VAR 0x56168428bae0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168428cf00 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168428cfc0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168428d080 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x5616841f2eb0 <e40724> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168428d200 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x5616841f2580 <e40737> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168428d380 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [LV] => VAR 0x56168428bc90 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168428d4f0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168428d5b0 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168428d670 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168428d730 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168428da40 <e60838#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684286d40 <e60836#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168428d920 <e60832#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168428db00 <e60833#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168428bff0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168428deb0 <e60834#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168428dc80 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [LV] => VAR 0x56168428be40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168428e190 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168428e250 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168428e310 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168428bae0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168428e480 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168428e550 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168428bff0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168428e6d0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168428e840 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168428e9b0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168428ea70 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168428bc90 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168428ebe0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168428ecb0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168428bff0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168428ee30 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168428efa0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168428f110 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168428f1d0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168428f290 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168428f360 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168428be40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168428f4d0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168428f640 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168428f7b0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168428f880 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168428be40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168428f9f0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168428fb60 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168428fcd0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168428fda0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168428bff0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168428ff20 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684290090 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684290200 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842902c0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684290380 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684290450 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168428be40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842905c0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684290730 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842908a0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684290970 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168428be40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684290ae0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684290c50 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684290dc0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684290e90 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168428bff0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684291010 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684291180 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842912f0 <e49215> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842913b0 <e49212> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842914d0 <e49213> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684292310 <e49253> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842915f0 <e49224> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842916b0 <e49221> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842917d0 <e49222> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842924c0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842918f0 <e49233> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842919b0 <e49230> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x5616841f4a40 <e40763> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684291b30 <e49231> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684292680 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684291c50 <e49242> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684291d10 <e49239> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x5616841f4110 <e40776> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684291e90 <e49240> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684292830 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684291fb0 <e49251> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684292070 <e49248> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f37e0 <e40789> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842921f0 <e49249> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842929e0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684292310 <e49253> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842924c0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684292680 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684292830 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842929e0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684292b90 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684292d40 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684292ef0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842930a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684293260 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684293320 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842933f0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684292ef0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684293560 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842936d0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684293840 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [LV] => VAR 0x5616841f37e0 <e40789> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842939c0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684293a80 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684293b40 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x5616841f4a40 <e40763> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684293cc0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x5616841f4110 <e40776> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684293e40 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [LV] => VAR 0x561684292b90 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684293fb0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684294070 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684294130 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x5616841f4a40 <e40763> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842942b0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x5616841f4110 <e40776> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684294430 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [LV] => VAR 0x561684292d40 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842945a0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684294660 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684294720 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842947e0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684294af0 <e60854#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168428ddf0 <e60852#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842949d0 <e60848#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684294bb0 <e60849#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842930a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684294f60 <e60850#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684294d30 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [LV] => VAR 0x561684292ef0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684295240 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684295300 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842953c0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684292b90 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684295530 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684295600 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842930a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684295780 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842958f0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684295a60 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684295b20 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684292d40 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684295c90 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684295d60 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842930a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684295ee0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684296050 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842961c0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684296280 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684296340 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684296410 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684292ef0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684296580 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842966f0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684296860 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684296930 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684292ef0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684296aa0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684296c10 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684296d80 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684296e50 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842930a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684296fd0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684297140 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842972b0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684297370 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684297430 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684297500 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684292ef0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684297670 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842977e0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684297950 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684297a20 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684292ef0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684297b90 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684297d00 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684297e70 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684297f40 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842930a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842980c0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684298230 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842983a0 <e49267> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684298460 <e49264> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684298580 <e49265> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842993c0 <e49305> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842986a0 <e49276> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684298760 <e49273> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684298880 <e49274> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684299580 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842989a0 <e49285> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684298a60 <e49282> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x5616841f65d0 <e40802> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684298be0 <e49283> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684299740 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684298d00 <e49294> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684298dc0 <e49291> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x5616841f5ca0 <e40815> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684298f40 <e49292> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842998f0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684299060 <e49303> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684299120 <e49300> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f5370 <e40828> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842992a0 <e49301> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684299aa0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842993c0 <e49305> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684299580 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684299740 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842998f0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684299aa0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684299c60 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684299e10 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684299fc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168429a180 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168429a340 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168429a400 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168429a4d0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684299fc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168429a650 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168429a7c0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168429a930 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [LV] => VAR 0x5616841f5370 <e40828> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168429aab0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168429ab70 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168429ac30 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x5616841f65d0 <e40802> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168429adb0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x5616841f5ca0 <e40815> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168429af30 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [LV] => VAR 0x561684299c60 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168429b0a0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168429b160 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168429b220 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x5616841f65d0 <e40802> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168429b3a0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x5616841f5ca0 <e40815> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168429b520 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [LV] => VAR 0x561684299e10 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168429b690 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168429b750 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168429b810 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168429b8d0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168429bbe0 <e60870#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684294ea0 <e60868#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168429bac0 <e60864#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168429bca0 <e60865#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168429a180 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168429c060 <e60866#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168429be20 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [LV] => VAR 0x561684299fc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168429c350 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168429c410 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168429c4d0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684299c60 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168429c640 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168429c710 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168429a180 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168429c890 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168429ca00 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168429cb70 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168429cc30 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684299e10 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168429cda0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168429ce70 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168429a180 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168429cff0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168429d160 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168429d2d0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168429d390 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168429d450 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168429d520 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684299fc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168429d6a0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168429d810 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168429d980 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168429da50 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684299fc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168429dbd0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168429dd40 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168429deb0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168429df80 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168429a180 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168429e100 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168429e270 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168429e3e0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168429e4a0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168429e560 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168429e630 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684299fc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168429e7b0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168429e920 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168429ea90 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168429eb60 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684299fc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168429ece0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168429ee50 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168429efc0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168429f090 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168429a180 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168429f210 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168429f380 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168429f4f0 <e49319> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168429f5b0 <e49316> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168429f6d0 <e49317> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842a0510 <e49357> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168429f7f0 <e49328> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168429f8b0 <e49325> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168429f9d0 <e49326> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842a06d0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168429faf0 <e49337> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168429fbb0 <e49334> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x5616841f8160 <e40841> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168429fd30 <e49335> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842a0890 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168429fe50 <e49346> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168429ff10 <e49343> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x5616841f7830 <e40854> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842a0090 <e49344> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842a0a40 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842a01b0 <e49355> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842a0270 <e49352> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f6f00 <e40867> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842a03f0 <e49353> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842a0bf0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842a0510 <e49357> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842a06d0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842a0890 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842a0a40 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842a0bf0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842a0db0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842a0f60 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842a1110 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842a12d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842a1490 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842a1550 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842a1620 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842a1110 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842a17a0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842a1910 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842a1a80 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [LV] => VAR 0x5616841f6f00 <e40867> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842a1c00 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842a1cc0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842a1d80 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x5616841f8160 <e40841> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842a1f00 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x5616841f7830 <e40854> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842a2080 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842a0db0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842a21f0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842a22b0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842a2370 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x5616841f8160 <e40841> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842a24f0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x5616841f7830 <e40854> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842a2670 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842a0f60 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842a27e0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842a28a0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842a2960 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842a2a20 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842a2d30 <e60886#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168429bfa0 <e60884#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842a2c10 <e60880#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842a2df0 <e60881#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842a12d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842a31b0 <e60882#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842a2f70 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842a1110 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842a34a0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842a3560 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842a3620 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842a0db0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842a3790 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842a3860 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842a12d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842a39e0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842a3b50 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842a3cc0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842a3d80 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842a0f60 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842a3ef0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842a3fc0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842a12d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842a4140 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842a42b0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842a4420 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842a44e0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842a45a0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842a4670 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842a1110 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842a47f0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842a4960 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842a4ad0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842a4ba0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842a1110 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842a4d20 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842a4e90 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842a5000 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842a50d0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842a12d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842a5250 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842a53c0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842a5530 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842a55f0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842a56b0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842a5780 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842a1110 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842a5900 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842a5a70 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842a5be0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842a5cb0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842a1110 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842a5e30 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842a5fa0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842a6110 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842a61e0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842a12d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842a6360 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842a64d0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842a6640 <e49371> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842a6700 <e49368> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842a6820 <e49369> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842a7660 <e49409> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842a6940 <e49380> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842a6a00 <e49377> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842a6b20 <e49378> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842a7820 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842a6c40 <e49389> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842a6d00 <e49386> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x5616841f9cf0 <e40880> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842a6e80 <e49387> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842a79e0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842a6fa0 <e49398> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842a7060 <e49395> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x5616841f93c0 <e40893> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842a71e0 <e49396> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842a7b90 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842a7300 <e49407> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842a73c0 <e49404> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x5616841f8a90 <e40906> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842a7540 <e49405> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842a7d40 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842a7660 <e49409> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842a7820 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842a79e0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842a7b90 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842a7d40 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842a7f00 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842a80b0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842a8260 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842a8420 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842a85e0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842a86a0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842a8770 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842a8260 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842a88f0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842a8a60 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842a8bd0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [LV] => VAR 0x5616841f8a90 <e40906> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842a8d50 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842a8e10 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842a8ed0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x5616841f9cf0 <e40880> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842a9050 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x5616841f93c0 <e40893> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842a91d0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842a7f00 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842a9340 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842a9400 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842a94c0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x5616841f9cf0 <e40880> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842a9640 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x5616841f93c0 <e40893> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842a97c0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842a80b0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842a9930 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842a99f0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842a9ab0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842a9b70 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842a9e80 <e60902#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842a30f0 <e60900#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842a9d60 <e60896#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842a9f40 <e60897#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842a8420 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842aa300 <e60898#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842aa0c0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842a8260 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842aa5f0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842aa6b0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842aa770 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842a7f00 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842aa8e0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842aa9b0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842a8420 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842aab30 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842aaca0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842aae10 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842aaed0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842a80b0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842ab040 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842ab110 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842a8420 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842ab290 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842ab400 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842ab570 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842ab630 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842ab6f0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842ab7c0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842a8260 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842ab940 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842abab0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842abc20 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842abcf0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842a8260 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842abe70 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842abfe0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842ac150 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842ac220 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842a8420 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842ac3a0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842ac510 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842ac680 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842ac740 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842ac800 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842ac8d0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842a8260 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842aca50 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842acbc0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842acd30 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842ace00 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842a8260 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842acf80 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842ad0f0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842ad260 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842ad330 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842a8420 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842ad4b0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842ad620 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842ad790 <e49423> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842ad850 <e49420> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842ad970 <e49421> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842ae7b0 <e49461> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842ada90 <e49432> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842adb50 <e49429> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842adc70 <e49430> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842ae970 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842add90 <e49441> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842ade50 <e49438> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x5616841fb880 <e40919> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842adfd0 <e49439> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842aeb30 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842ae0f0 <e49450> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842ae1b0 <e49447> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x5616841faf50 <e40932> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842ae330 <e49448> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842aece0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842ae450 <e49459> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842ae510 <e49456> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x5616841fa620 <e40945> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842ae690 <e49457> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842aee90 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842ae7b0 <e49461> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842ae970 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842aeb30 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842aece0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842aee90 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842af050 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842af200 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842af3b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842af570 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842af730 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842af7f0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842af8c0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842af3b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842afa40 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842afbb0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842afd20 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [LV] => VAR 0x5616841fa620 <e40945> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842afea0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842aff60 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842b0020 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x5616841fb880 <e40919> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842b01a0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x5616841faf50 <e40932> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842b0320 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842af050 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842b0490 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842b0550 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842b0610 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x5616841fb880 <e40919> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842b0790 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x5616841faf50 <e40932> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842b0910 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842af200 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842b0a80 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842b0b40 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842b0c00 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842b0cc0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842b0fd0 <e60918#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842aa240 <e60916#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842b0eb0 <e60912#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842b1090 <e60913#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842af570 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842b1450 <e60914#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842b1210 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842af3b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842b1740 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842b1800 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842b18c0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842af050 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842b1a30 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842b1b00 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842af570 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842b1c80 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842b1df0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842b1f60 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842b2020 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842af200 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842b2190 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842b2260 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842af570 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842b23e0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842b2550 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842b26c0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842b2780 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842b2840 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842b2910 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842af3b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842b2a90 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842b2c00 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842b2d70 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842b2e40 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842af3b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842b2fc0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842b3130 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842b32a0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842b3370 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842af570 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842b34f0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842b3660 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842b37d0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842b3890 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842b3950 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842b3a20 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842af3b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842b3ba0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842b3d10 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842b3e80 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842b3f50 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842af3b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842b40d0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842b4240 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842b43b0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842b4480 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842af570 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842b4600 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842b4770 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842b48e0 <e49475> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842b49a0 <e49472> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842b4ac0 <e49473> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842b5900 <e49513> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842b4be0 <e49484> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842b4ca0 <e49481> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842b4dc0 <e49482> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842b5ac0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842b4ee0 <e49493> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842b4fa0 <e49490> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x5616841fd410 <e40958> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842b5120 <e49491> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842b5c80 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842b5240 <e49502> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842b5300 <e49499> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x5616841fcae0 <e40971> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842b5480 <e49500> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842b5e30 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842b55a0 <e49511> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842b5660 <e49508> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x5616841fc1b0 <e40984> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842b57e0 <e49509> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842b5fe0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842b5900 <e49513> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842b5ac0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842b5c80 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842b5e30 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842b5fe0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842b61a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842b6350 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842b6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842b66c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842b6880 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842b6940 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842b6a10 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842b6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842b6b90 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842b6d00 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842b6e70 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [LV] => VAR 0x5616841fc1b0 <e40984> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842b6ff0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842b70b0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842b7170 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x5616841fd410 <e40958> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842b72f0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x5616841fcae0 <e40971> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842b7470 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842b61a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842b75e0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842b76a0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842b7760 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x5616841fd410 <e40958> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842b78e0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x5616841fcae0 <e40971> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842b7a60 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842b6350 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842b7bd0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842b7c90 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842b7d50 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842b7e10 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842b8120 <e60934#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842b1390 <e60932#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842b8000 <e60928#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842b81e0 <e60929#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842b66c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842b85a0 <e60930#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842b8360 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842b6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842b8890 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842b8950 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842b8a10 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842b61a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842b8b80 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842b8c50 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842b66c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842b8dd0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842b8f40 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842b90b0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842b9170 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842b6350 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842b92e0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842b93b0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842b66c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842b9530 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842b96a0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842b9810 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842b98d0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842b9990 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842b9a60 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842b6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842b9be0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842b9d50 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842b9ec0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842b9f90 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842b6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842ba110 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842ba280 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842ba3f0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842ba4c0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842b66c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842ba640 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842ba7b0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842ba920 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842ba9e0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842baaa0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842bab70 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842b6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842bacf0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842bae60 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842bafd0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842bb0a0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842b6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842bb220 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842bb390 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842bb500 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842bb5d0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842b66c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842bb750 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842bb8c0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842bba30 <e49527> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842bbaf0 <e49524> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842bbc10 <e49525> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842bca50 <e49565> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842bbd30 <e49536> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842bbdf0 <e49533> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842bbf10 <e49534> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842bcc10 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842bc030 <e49545> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842bc0f0 <e49542> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x5616841fefa0 <e40997> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842bc270 <e49543> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842bcdd0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842bc390 <e49554> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842bc450 <e49551> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x5616841fe670 <e41010> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842bc5d0 <e49552> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842bcf80 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842bc6f0 <e49563> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842bc7b0 <e49560> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x5616841fdd40 <e41023> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842bc930 <e49561> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842bd130 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842bca50 <e49565> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842bcc10 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842bcdd0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842bcf80 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842bd130 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842bd2f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842bd4a0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842bd650 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842bd810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842bd9d0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842bda90 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842bdb60 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842bd650 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842bdce0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842bde50 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842bdfc0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [LV] => VAR 0x5616841fdd40 <e41023> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842be140 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842be200 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842be2c0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x5616841fefa0 <e40997> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842be440 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x5616841fe670 <e41010> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842be5c0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842bd2f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842be730 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842be7f0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842be8b0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x5616841fefa0 <e40997> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842bea30 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x5616841fe670 <e41010> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842bebb0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842bd4a0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842bed20 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842bede0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842beea0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842bef60 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842bf270 <e60950#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842b84e0 <e60948#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842bf150 <e60944#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842bf330 <e60945#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842bd810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842bf6f0 <e60946#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842bf4b0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842bd650 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842bf9e0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842bfaa0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842bfb60 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842bd2f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842bfcd0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842bfda0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842bd810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842bff20 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842c0090 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842c0200 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842c02c0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842bd4a0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842c0430 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842c0500 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842bd810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842c0680 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842c07f0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842c0960 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842c0a20 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842c0ae0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842c0bb0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842bd650 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842c0d30 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842c0ea0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842c1010 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842c10e0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842bd650 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842c1260 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842c13d0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842c1540 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842c1610 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842bd810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842c1790 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842c1900 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842c1a70 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842c1b30 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842c1bf0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842c1cc0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842bd650 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842c1e40 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842c1fb0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842c2120 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842c21f0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842bd650 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842c2370 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842c24e0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842c2650 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842c2720 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842bd810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__0__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842c28a0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842c2a10 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842c2b80 <e49579> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842c2c40 <e49576> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842c2d60 <e49577> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842c3ba0 <e49617> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842c2e80 <e49588> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842c2f40 <e49585> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842c3060 <e49586> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842c3d50 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842c3180 <e49597> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842c3240 <e49594> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x561684200b30 <e41036> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842c33c0 <e49595> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842c3f10 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842c34e0 <e49606> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842c35a0 <e49603> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x561684200200 <e41049> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842c3720 <e49604> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842c40c0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842c3840 <e49615> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842c3900 <e49612> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x5616841ff8d0 <e41062> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842c3a80 <e49613> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842c4270 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842c3ba0 <e49617> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842c3d50 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842c3f10 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842c40c0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842c4270 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842c4420 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842c45d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842c4780 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842c4930 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842c4af0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842c4bb0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842c4c80 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842c4780 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842c4df0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842c4f60 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842c50d0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [LV] => VAR 0x5616841ff8d0 <e41062> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842c5250 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842c5310 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842c53d0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x561684200b30 <e41036> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842c5550 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x561684200200 <e41049> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842c56d0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842c4420 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842c5840 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842c5900 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842c59c0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x561684200b30 <e41036> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842c5b40 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x561684200200 <e41049> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842c5cc0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842c45d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842c5e30 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842c5ef0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842c5fb0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842c6070 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842c6380 <e60966#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842bf630 <e60964#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842c6260 <e60960#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842c6440 <e60961#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842c4930 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842c67f0 <e60962#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842c65c0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842c4780 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842c6ad0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842c6b90 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842c6c50 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842c4420 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842c6dc0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842c6e90 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842c4930 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842c7010 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842c7180 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842c72f0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842c73b0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842c45d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842c7520 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842c75f0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842c4930 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842c7770 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842c78e0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842c7a50 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842c7b10 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842c7bd0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842c7ca0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842c4780 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842c7e10 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842c7f80 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842c80f0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842c81c0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842c4780 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842c8330 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842c84a0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842c8610 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842c86e0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842c4930 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842c8860 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842c89d0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842c8b40 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842c8c00 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842c8cc0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842c8d90 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842c4780 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842c8f00 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842c9070 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842c91e0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842c92b0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842c4780 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842c9420 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842c9590 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842c9700 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842c97d0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842c4930 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842c9950 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842c9ac0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842c9c30 <e49631> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842c9cf0 <e49628> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842c9e10 <e49629> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842cac50 <e49669> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842c9f30 <e49640> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842c9ff0 <e49637> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842ca110 <e49638> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842cae00 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842ca230 <e49649> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842ca2f0 <e49646> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x5616842026c0 <e41075> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842ca470 <e49647> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842cafc0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842ca590 <e49658> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842ca650 <e49655> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x561684201d90 <e41088> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842ca7d0 <e49656> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842cb170 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842ca8f0 <e49667> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842ca9b0 <e49664> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x561684201460 <e41101> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842cab30 <e49665> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842cb320 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842cac50 <e49669> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842cae00 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842cafc0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842cb170 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842cb320 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842cb4d0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842cb680 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842cb830 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842cb9e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842cbba0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842cbc60 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842cbd30 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842cb830 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842cbea0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842cc010 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842cc180 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [LV] => VAR 0x561684201460 <e41101> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842cc300 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842cc3c0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842cc480 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x5616842026c0 <e41075> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842cc600 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x561684201d90 <e41088> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842cc780 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842cb4d0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842cc8f0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842cc9b0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842cca70 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x5616842026c0 <e41075> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842ccbf0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x561684201d90 <e41088> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842ccd70 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842cb680 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842ccee0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842ccfa0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842cd060 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842cd120 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842cd430 <e60982#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842c6730 <e60980#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842cd310 <e60976#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842cd4f0 <e60977#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842cb9e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842cd8a0 <e60978#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842cd670 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842cb830 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842cdb80 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842cdc40 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842cdd00 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842cb4d0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842cde70 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842cdf40 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842cb9e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842ce0c0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842ce230 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842ce3a0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842ce460 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842cb680 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842ce5d0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842ce6a0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842cb9e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842ce820 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842ce990 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842ceb00 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842cebc0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842cec80 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842ced50 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842cb830 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842ceec0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842cf030 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842cf1a0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842cf270 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842cb830 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842cf3e0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842cf550 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842cf6c0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842cf790 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842cb9e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842cf910 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842cfa80 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842cfbf0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842cfcb0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842cfd70 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842cfe40 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842cb830 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842cffb0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842d0120 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842d0290 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842d0360 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842cb830 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842d04d0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842d0640 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842d07b0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842d0880 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842cb9e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842d0a00 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842d0b70 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842d0ce0 <e49683> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842d0da0 <e49680> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842d0ec0 <e49681> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842d1d00 <e49721> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842d0fe0 <e49692> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842d10a0 <e49689> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842d11c0 <e49690> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842d1eb0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842d12e0 <e49701> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842d13a0 <e49698> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x561684204250 <e41114> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842d1520 <e49699> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842d2070 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842d1640 <e49710> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842d1700 <e49707> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x561684203920 <e41127> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842d1880 <e49708> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842d2220 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842d19a0 <e49719> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842d1a60 <e49716> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x561684202ff0 <e41140> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842d1be0 <e49717> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842d23d0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842d1d00 <e49721> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842d1eb0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842d2070 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842d2220 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842d23d0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842d2580 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842d2730 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842d28e0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842d2a90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842d2c50 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842d2d10 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842d2de0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842d28e0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842d2f50 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842d30c0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842d3230 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [LV] => VAR 0x561684202ff0 <e41140> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842d33b0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842d3470 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842d3530 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x561684204250 <e41114> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842d36b0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x561684203920 <e41127> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842d3830 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842d2580 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842d39a0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842d3a60 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842d3b20 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x561684204250 <e41114> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842d3ca0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x561684203920 <e41127> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842d3e20 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842d2730 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842d3f90 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842d4050 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842d4110 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842d41d0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842d44e0 <e60998#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842cd7e0 <e60996#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842d43c0 <e60992#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842d45a0 <e60993#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842d2a90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842d4950 <e60994#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842d4720 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842d28e0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842d4c30 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842d4cf0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842d4db0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842d2580 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842d4f20 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842d4ff0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842d2a90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842d5170 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842d52e0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842d5450 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842d5510 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842d2730 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842d5680 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842d5750 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842d2a90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842d58d0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842d5a40 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842d5bb0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842d5c70 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842d5d30 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842d5e00 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842d28e0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842d5f70 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842d60e0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842d6250 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842d6320 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842d28e0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842d6490 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842d6600 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842d6770 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842d6840 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842d2a90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842d69c0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842d6b30 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842d6ca0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842d6d60 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842d6e20 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842d6ef0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842d28e0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842d7060 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842d71d0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842d7340 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842d7410 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842d28e0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842d7580 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842d76f0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842d7860 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842d7930 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842d2a90 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842d7ab0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842d7c20 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842d7d90 <e49735> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842d7e50 <e49732> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842d7f70 <e49733> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842d8db0 <e49773> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842d8090 <e49744> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842d8150 <e49741> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842d8270 <e49742> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842d8f60 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842d8390 <e49753> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842d8450 <e49750> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x561684205de0 <e41153> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842d85d0 <e49751> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842d9120 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842d86f0 <e49762> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842d87b0 <e49759> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x5616842054b0 <e41166> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842d8930 <e49760> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842d92d0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842d8a50 <e49771> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842d8b10 <e49768> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x561684204b80 <e41179> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842d8c90 <e49769> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842d9480 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842d8db0 <e49773> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842d8f60 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842d9120 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842d92d0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842d9480 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842d9630 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842d97e0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842d9990 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842d9b40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842d9d00 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842d9dc0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842d9e90 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842d9990 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842da000 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842da170 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842da2e0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [LV] => VAR 0x561684204b80 <e41179> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842da460 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842da520 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842da5e0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x561684205de0 <e41153> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842da760 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x5616842054b0 <e41166> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842da8e0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842d9630 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842daa50 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842dab10 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842dabd0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x561684205de0 <e41153> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842dad50 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x5616842054b0 <e41166> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842daed0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842d97e0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842db040 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842db100 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842db1c0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842db280 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842db590 <e61014#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842d4890 <e61012#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842db470 <e61008#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842db650 <e61009#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842d9b40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842dba00 <e61010#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842db7d0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842d9990 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842dbce0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842dbda0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842dbe60 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842d9630 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842dbfd0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842dc0a0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842d9b40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842dc220 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842dc390 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842dc500 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842dc5c0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842d97e0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842dc730 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842dc800 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842d9b40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842dc980 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842dcaf0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842dcc60 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842dcd20 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842dcde0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842dceb0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842d9990 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842dd020 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842dd190 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842dd300 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842dd3d0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842d9990 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842dd540 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842dd6b0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842dd820 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842dd8f0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842d9b40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842dda70 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842ddbe0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842ddd50 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842dde10 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842dded0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842ddfa0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842d9990 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842de110 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842de280 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842de3f0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842de4c0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842d9990 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842de630 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842de7a0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842de910 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842de9e0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842d9b40 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842deb60 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842decd0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842dee40 <e49787> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842def00 <e49784> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842df020 <e49785> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842dfe60 <e49825> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842df140 <e49796> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842df200 <e49793> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842df320 <e49794> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842e0010 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842df440 <e49805> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842df500 <e49802> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x561684207970 <e41192> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842df680 <e49803> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842e01d0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842df7a0 <e49814> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842df860 <e49811> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x561684207040 <e41205> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842df9e0 <e49812> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842e0380 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842dfb00 <e49823> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842dfbc0 <e49820> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x561684206710 <e41218> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842dfd40 <e49821> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842e0530 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842dfe60 <e49825> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842e0010 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842e01d0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842e0380 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842e0530 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842e06e0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842e0890 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842e0a40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842e0bf0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842e0db0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842e0e70 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842e0f40 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842e0a40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842e10b0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842e1220 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842e1390 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [LV] => VAR 0x561684206710 <e41218> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842e1510 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842e15d0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842e1690 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x561684207970 <e41192> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842e1810 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x561684207040 <e41205> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842e1990 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842e06e0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842e1b00 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842e1bc0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842e1c80 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x561684207970 <e41192> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842e1e00 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x561684207040 <e41205> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842e1f80 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842e0890 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842e20f0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842e21b0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842e2270 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842e2330 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842e2640 <e61030#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842db940 <e61028#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842e2520 <e61024#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842e2700 <e61025#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842e0bf0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842e2ab0 <e61026#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842e2880 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842e0a40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842e2d90 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842e2e50 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842e2f10 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842e06e0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842e3080 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842e3150 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842e0bf0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842e32d0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842e3440 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842e35b0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842e3670 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842e0890 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842e37e0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842e38b0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842e0bf0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842e3a30 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842e3ba0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842e3d10 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842e3dd0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842e3e90 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842e3f60 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842e0a40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842e40d0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842e4240 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842e43b0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842e4480 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842e0a40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842e45f0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842e4760 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842e48d0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842e49a0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842e0bf0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842e4b20 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842e4c90 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842e4e00 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842e4ec0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842e4f80 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842e5050 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842e0a40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842e51c0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842e5330 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842e54a0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842e5570 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842e0a40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842e56e0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842e5850 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842e59c0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842e5a90 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842e0bf0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842e5c10 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842e5d80 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842e5ef0 <e49839> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842e5fb0 <e49836> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842e60d0 <e49837> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842e6f10 <e49877> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842e61f0 <e49848> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842e62b0 <e49845> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842e63d0 <e49846> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842e70c0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842e64f0 <e49857> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842e65b0 <e49854> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x561684209500 <e41231> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842e6730 <e49855> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842e7280 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842e6850 <e49866> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842e6910 <e49863> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x561684208bd0 <e41244> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842e6a90 <e49864> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842e7430 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842e6bb0 <e49875> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842e6c70 <e49872> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x5616842082a0 <e41257> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842e6df0 <e49873> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842e75e0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842e6f10 <e49877> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842e70c0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842e7280 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842e7430 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842e75e0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842e7790 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842e7940 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842e7af0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842e7ca0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842e7e60 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842e7f20 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842e7ff0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842e7af0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842e8160 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842e82d0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842e8440 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [LV] => VAR 0x5616842082a0 <e41257> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842e85c0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842e8680 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842e8740 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x561684209500 <e41231> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842e88c0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x561684208bd0 <e41244> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842e8a40 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842e7790 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842e8bb0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842e8c70 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842e8d30 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x561684209500 <e41231> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842e8eb0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x561684208bd0 <e41244> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842e9030 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842e7940 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842e91a0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842e9260 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842e9320 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842e93e0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842e96f0 <e61046#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842e29f0 <e61044#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842e95d0 <e61040#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842e97b0 <e61041#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842e7ca0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842e9b60 <e61042#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842e9930 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842e7af0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842e9e40 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842e9f00 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842e9fc0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842e7790 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842ea130 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842ea200 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842e7ca0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842ea380 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842ea4f0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842ea660 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842ea720 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842e7940 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842ea890 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842ea960 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842e7ca0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842eaae0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842eac50 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842eadc0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842eae80 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842eaf40 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842eb010 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842e7af0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842eb180 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842eb2f0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842eb460 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842eb530 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842e7af0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842eb6a0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842eb810 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842eb980 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842eba50 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842e7ca0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842ebbd0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842ebd40 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842ebeb0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842ebf70 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842ec030 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842ec100 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842e7af0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842ec270 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842ec3e0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842ec550 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842ec620 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842e7af0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842ec790 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842ec900 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842eca70 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842ecb40 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842e7ca0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842eccc0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842ece30 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842ecfa0 <e49891> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842ed060 <e49888> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842ed180 <e49889> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842edfc0 <e49929> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842ed2a0 <e49900> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842ed360 <e49897> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842ed480 <e49898> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842ee170 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842ed5a0 <e49909> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842ed660 <e49906> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x56168420b090 <e41270> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842ed7e0 <e49907> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842ee330 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842ed900 <e49918> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842ed9c0 <e49915> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x56168420a760 <e41283> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842edb40 <e49916> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842ee4e0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842edc60 <e49927> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842edd20 <e49924> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x561684209e30 <e41296> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842edea0 <e49925> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842ee690 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842edfc0 <e49929> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842ee170 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842ee330 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842ee4e0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842ee690 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842ee840 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842ee9f0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842eeba0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842eed50 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842eef10 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842eefd0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842ef0a0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842eeba0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842ef210 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842ef380 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842ef4f0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [LV] => VAR 0x561684209e30 <e41296> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842ef670 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842ef730 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842ef7f0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x56168420b090 <e41270> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842ef970 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x56168420a760 <e41283> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842efaf0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842ee840 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842efc60 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842efd20 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842efde0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x56168420b090 <e41270> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842eff60 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x56168420a760 <e41283> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842f00e0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842ee9f0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842f0250 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842f0310 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842f03d0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842f0490 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842f07a0 <e61062#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842e9aa0 <e61060#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842f0680 <e61056#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842f0860 <e61057#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842eed50 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842f0c10 <e61058#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842f09e0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842eeba0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842f0ef0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842f0fb0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842f1070 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842ee840 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842f11e0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842f12b0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842eed50 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842f1430 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842f15a0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842f1710 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842f17d0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842ee9f0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842f1940 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842f1a10 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842eed50 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842f1b90 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842f1d00 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842f1e70 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842f1f30 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842f1ff0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842f20c0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842eeba0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842f2230 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842f23a0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842f2510 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842f25e0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842eeba0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842f2750 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842f28c0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842f2a30 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842f2b00 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842eed50 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842f2c80 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842f2df0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842f2f60 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842f3020 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842f30e0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842f31b0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842eeba0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842f3320 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842f3490 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842f3600 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842f36d0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842eeba0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842f3840 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842f39b0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842f3b20 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842f3bf0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842eed50 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842f3d70 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842f3ee0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842f4050 <e49943> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842f4110 <e49940> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842f4230 <e49941> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842f5070 <e49981> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842f4350 <e49952> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842f4410 <e49949> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842f4530 <e49950> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842f5220 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842f4650 <e49961> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842f4710 <e49958> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x56168420cc20 <e41309> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842f4890 <e49959> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842f53e0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842f49b0 <e49970> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842f4a70 <e49967> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x56168420c2f0 <e41322> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842f4bf0 <e49968> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842f5590 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842f4d10 <e49979> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842f4dd0 <e49976> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x56168420b9c0 <e41335> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842f4f50 <e49977> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842f5740 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842f5070 <e49981> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842f5220 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842f53e0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842f5590 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842f5740 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842f58f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842f5aa0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842f5c50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842f5e00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842f5fc0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842f6080 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842f6150 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842f5c50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842f62c0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842f6430 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842f65a0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [LV] => VAR 0x56168420b9c0 <e41335> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842f6720 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842f67e0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842f68a0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x56168420cc20 <e41309> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842f6a20 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x56168420c2f0 <e41322> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842f6ba0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842f58f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842f6d10 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842f6dd0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842f6e90 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x56168420cc20 <e41309> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842f7010 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x56168420c2f0 <e41322> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842f7190 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842f5aa0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842f7300 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842f73c0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842f7480 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842f7540 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842f7850 <e61078#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842f0b50 <e61076#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842f7730 <e61072#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842f7910 <e61073#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842f5e00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842f7cc0 <e61074#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842f7a90 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842f5c50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842f7fa0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842f8060 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842f8120 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842f58f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842f8290 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842f8360 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842f5e00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842f84e0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842f8650 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842f87c0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842f8880 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842f5aa0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842f89f0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842f8ac0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842f5e00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842f8c40 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842f8db0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842f8f20 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616842f8fe0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842f90a0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842f9170 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842f5c50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842f92e0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616842f9450 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842f95c0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842f9690 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842f5c50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842f9800 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616842f9970 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842f9ae0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842f9bb0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842f5e00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842f9d30 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616842f9ea0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842fa010 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616842fa0d0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616842fa190 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616842fa260 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842f5c50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616842fa3d0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616842fa540 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616842fa6b0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616842fa780 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842f5c50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616842fa8f0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616842faa60 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616842fabd0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842faca0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842f5e00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842fae20 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616842faf90 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616842fb100 <e49995> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842fb1c0 <e49992> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842fb2e0 <e49993> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616842fc120 <e50033> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842fb400 <e50004> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616842fb4c0 <e50001> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616842fb5e0 <e50002> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616842fc2d0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842fb700 <e50013> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842fb7c0 <e50010> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x56168420e7b0 <e41348> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616842fb940 <e50011> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616842fc490 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842fba60 <e50022> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616842fbb20 <e50019> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x56168420de80 <e41361> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842fbca0 <e50020> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616842fc640 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616842fbdc0 <e50031> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616842fbe80 <e50028> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x56168420d550 <e41374> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616842fc000 <e50029> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616842fc7f0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842fc120 <e50033> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616842fc2d0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616842fc490 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616842fc640 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616842fc7f0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616842fc9a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616842fcb50 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616842fcd00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616842fceb0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616842fd070 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616842fd130 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616842fd200 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842fcd00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616842fd370 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616842fd4e0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616842fd650 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [LV] => VAR 0x56168420d550 <e41374> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616842fd7d0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616842fd890 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842fd950 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x56168420e7b0 <e41348> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842fdad0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x56168420de80 <e41361> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842fdc50 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [LV] => VAR 0x5616842fc9a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616842fddc0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616842fde80 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616842fdf40 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x56168420e7b0 <e41348> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616842fe0c0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x56168420de80 <e41361> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616842fe240 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [LV] => VAR 0x5616842fcb50 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616842fe3b0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616842fe470 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616842fe530 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616842fe5f0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616842fe900 <e61094#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842f7c00 <e61092#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616842fe7e0 <e61088#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616842fe9c0 <e61089#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616842fceb0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616842fed70 <e61090#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616842feb40 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [LV] => VAR 0x5616842fcd00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616842ff050 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616842ff110 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842ff1d0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616842fc9a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842ff340 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842ff410 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842fceb0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842ff590 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616842ff700 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842ff870 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616842ff930 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616842fcb50 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616842ffaa0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616842ffb70 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842fceb0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616842ffcf0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616842ffe60 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616842fffd0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684300090 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684300150 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684300220 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842fcd00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684300390 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684300500 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684300670 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684300740 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842fcd00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843008b0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684300a20 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684300b90 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684300c60 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842fceb0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684300de0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684300f50 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843010c0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684301180 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684301240 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684301310 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842fcd00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684301480 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843015f0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684301760 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684301830 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616842fcd00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843019a0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684301b10 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684301c80 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684301d50 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616842fceb0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684301ed0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684302040 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843021b0 <e50047> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684302270 <e50044> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684302390 <e50045> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843031d0 <e50085> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843024b0 <e50056> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684302570 <e50053> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684302690 <e50054> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684303380 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843027b0 <e50065> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684302870 <e50062> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x561684210340 <e41387> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843029f0 <e50063> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684303540 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684302b10 <e50074> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684302bd0 <e50071> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x56168420fa10 <e41400> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684302d50 <e50072> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843036f0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684302e70 <e50083> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684302f30 <e50080> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x56168420f0e0 <e41413> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843030b0 <e50081> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843038a0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843031d0 <e50085> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684303380 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684303540 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843036f0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843038a0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684303a50 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684303c00 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684303db0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684303f60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684304120 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843041e0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843042b0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684303db0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684304420 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684304590 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684304700 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [LV] => VAR 0x56168420f0e0 <e41413> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684304880 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684304940 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684304a00 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x561684210340 <e41387> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684304b80 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x56168420fa10 <e41400> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684304d00 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [LV] => VAR 0x561684303a50 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684304e70 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684304f30 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684304ff0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x561684210340 <e41387> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684305170 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x56168420fa10 <e41400> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843052f0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [LV] => VAR 0x561684303c00 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684305460 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684305520 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843055e0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843056a0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843059b0 <e61110#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616842fecb0 <e61108#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684305890 <e61104#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684305a70 <e61105#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684303f60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684305e20 <e61106#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684305bf0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [LV] => VAR 0x561684303db0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684306100 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843061c0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684306280 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684303a50 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843063f0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843064c0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684303f60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684306640 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843067b0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684306920 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843069e0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684303c00 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684306b50 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684306c20 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684303f60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684306da0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684306f10 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684307080 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684307140 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684307200 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843072d0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684303db0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684307440 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843075b0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684307720 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843077f0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684303db0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684307960 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684307ad0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684307c40 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684307d10 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684303f60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684307e90 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684308000 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684308170 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684308230 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843082f0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843083c0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684303db0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684308530 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843086a0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684308810 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843088e0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684303db0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684308a50 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684308bc0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684308d30 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684308e00 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684303f60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684308f80 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843090f0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684309260 <e50099> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684309320 <e50096> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684309440 <e50097> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168430a280 <e50137> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684309560 <e50108> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684309620 <e50105> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684309740 <e50106> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168430a440 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684309860 <e50117> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684309920 <e50114> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x561684211ed0 <e41426> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684309aa0 <e50115> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168430a600 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684309bc0 <e50126> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684309c80 <e50123> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x5616842115a0 <e41439> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684309e00 <e50124> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168430a7b0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684309f20 <e50135> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684309fe0 <e50132> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x561684210c70 <e41452> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168430a160 <e50133> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168430a960 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168430a280 <e50137> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168430a440 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168430a600 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168430a7b0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168430a960 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168430ab20 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168430acd0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168430ae80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168430b040 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168430b200 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168430b2c0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168430b390 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168430ae80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168430b510 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168430b680 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168430b7f0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [LV] => VAR 0x561684210c70 <e41452> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168430b970 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168430ba30 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168430baf0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x561684211ed0 <e41426> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168430bc70 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x5616842115a0 <e41439> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168430bdf0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [LV] => VAR 0x56168430ab20 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168430bf60 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168430c020 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168430c0e0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x561684211ed0 <e41426> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168430c260 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x5616842115a0 <e41439> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168430c3e0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [LV] => VAR 0x56168430acd0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168430c550 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168430c610 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168430c6d0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168430c790 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168430caa0 <e61126#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684305d60 <e61124#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168430c980 <e61120#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168430cb60 <e61121#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168430b040 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168430cf20 <e61122#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168430cce0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [LV] => VAR 0x56168430ae80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168430d210 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168430d2d0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168430d390 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168430ab20 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168430d500 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168430d5d0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168430b040 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168430d750 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168430d8c0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168430da30 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168430daf0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168430acd0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168430dc60 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168430dd30 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168430b040 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168430deb0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168430e020 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168430e190 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168430e250 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168430e310 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168430e3e0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168430ae80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168430e560 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168430e6d0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168430e840 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168430e910 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168430ae80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168430ea90 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168430ec00 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168430ed70 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168430ee40 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168430b040 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168430efc0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168430f130 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168430f2a0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168430f360 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168430f420 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168430f4f0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168430ae80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168430f670 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168430f7e0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168430f950 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168430fa20 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168430ae80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168430fba0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168430fd10 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168430fe80 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168430ff50 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168430b040 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843100d0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684310240 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843103b0 <e50151> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684310470 <e50148> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684310590 <e50149> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843113d0 <e50189> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843106b0 <e50160> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684310770 <e50157> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684310890 <e50158> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684311590 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843109b0 <e50169> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684310a70 <e50166> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x561684213a60 <e41465> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684310bf0 <e50167> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684311750 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684310d10 <e50178> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684310dd0 <e50175> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x561684213130 <e41478> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684310f50 <e50176> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684311900 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684311070 <e50187> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684311130 <e50184> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x561684212800 <e41491> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843112b0 <e50185> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684311ab0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843113d0 <e50189> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684311590 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684311750 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684311900 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684311ab0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684311c70 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684311e20 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684311fd0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684312190 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684312350 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684312410 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843124e0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684311fd0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684312660 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843127d0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684312940 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [LV] => VAR 0x561684212800 <e41491> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684312ac0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684312b80 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684312c40 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x561684213a60 <e41465> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684312dc0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x561684213130 <e41478> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684312f40 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [LV] => VAR 0x561684311c70 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843130b0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684313170 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684313230 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x561684213a60 <e41465> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843133b0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x561684213130 <e41478> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684313530 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [LV] => VAR 0x561684311e20 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843136a0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684313760 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684313820 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843138e0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684313bf0 <e61142#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168430ce60 <e61140#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684313ad0 <e61136#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684313cb0 <e61137#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684312190 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684314070 <e61138#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684313e30 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [LV] => VAR 0x561684311fd0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684314360 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684314420 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843144e0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684311c70 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684314650 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684314720 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684312190 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843148a0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684314a10 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684314b80 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684314c40 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684311e20 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684314db0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684314e80 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684312190 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684315000 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684315170 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843152e0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843153a0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684315460 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684315530 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684311fd0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843156b0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684315820 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684315990 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684315a60 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684311fd0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684315be0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684315d50 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684315ec0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684315f90 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684312190 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684316110 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684316280 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843163f0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843164b0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684316570 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684316640 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684311fd0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843167c0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684316930 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684316aa0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684316b70 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684311fd0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684316cf0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684316e60 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684316fd0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843170a0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684312190 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684317220 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684317390 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684317500 <e50203> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843175c0 <e50200> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843176e0 <e50201> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684318520 <e50241> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684317800 <e50212> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843178c0 <e50209> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843179e0 <e50210> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843186e0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684317b00 <e50221> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684317bc0 <e50218> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x5616842155f0 <e41504> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684317d40 <e50219> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843188a0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684317e60 <e50230> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684317f20 <e50227> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x561684214cc0 <e41517> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843180a0 <e50228> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684318a50 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843181c0 <e50239> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684318280 <e50236> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x561684214390 <e41530> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684318400 <e50237> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684318c00 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684318520 <e50241> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843186e0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843188a0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684318a50 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684318c00 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684318dc0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684318f70 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684319120 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843192e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843194a0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684319560 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684319630 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684319120 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843197b0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684319920 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684319a90 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [LV] => VAR 0x561684214390 <e41530> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684319c10 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684319cd0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684319d90 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x5616842155f0 <e41504> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684319f10 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x561684214cc0 <e41517> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168431a090 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [LV] => VAR 0x561684318dc0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168431a200 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168431a2c0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168431a380 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x5616842155f0 <e41504> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168431a500 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x561684214cc0 <e41517> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168431a680 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [LV] => VAR 0x561684318f70 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168431a7f0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168431a8b0 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168431a970 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168431aa30 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168431ad40 <e61158#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684313fb0 <e61156#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168431ac20 <e61152#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168431ae00 <e61153#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843192e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168431b1c0 <e61154#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168431af80 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [LV] => VAR 0x561684319120 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168431b4b0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168431b570 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168431b630 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684318dc0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168431b7a0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168431b870 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843192e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168431b9f0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168431bb60 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168431bcd0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168431bd90 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684318f70 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168431bf00 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168431bfd0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843192e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168431c150 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168431c2c0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168431c430 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168431c4f0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168431c5b0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168431c680 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684319120 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168431c800 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168431c970 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168431cae0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168431cbb0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684319120 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168431cd30 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168431cea0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168431d010 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168431d0e0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843192e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168431d260 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168431d3d0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168431d540 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168431d600 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168431d6c0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168431d790 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684319120 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168431d910 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168431da80 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168431dbf0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168431dcc0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684319120 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168431de40 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168431dfb0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168431e120 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168431e1f0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843192e0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168431e370 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168431e4e0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168431e650 <e50255> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168431e710 <e50252> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168431e830 <e50253> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168431f670 <e50293> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168431e950 <e50264> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168431ea10 <e50261> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168431eb30 <e50262> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168431f830 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168431ec50 <e50273> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168431ed10 <e50270> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x561684217180 <e41543> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168431ee90 <e50271> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168431f9f0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168431efb0 <e50282> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168431f070 <e50279> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x561684216850 <e41556> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168431f1f0 <e50280> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168431fba0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168431f310 <e50291> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168431f3d0 <e50288> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x561684215f20 <e41569> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168431f550 <e50289> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168431fd50 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168431f670 <e50293> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168431f830 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168431f9f0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168431fba0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168431fd50 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168431ff10 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843200c0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684320270 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684320430 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843205f0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843206b0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684320780 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684320270 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684320900 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684320a70 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684320be0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [LV] => VAR 0x561684215f20 <e41569> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684320d60 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684320e20 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684320ee0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x561684217180 <e41543> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684321060 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x561684216850 <e41556> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843211e0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [LV] => VAR 0x56168431ff10 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684321350 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684321410 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843214d0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x561684217180 <e41543> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684321650 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x561684216850 <e41556> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843217d0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843200c0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684321940 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684321a00 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684321ac0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684321b80 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684321e90 <e61174#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168431b100 <e61172#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684321d70 <e61168#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684321f50 <e61169#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684320430 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684322310 <e61170#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843220d0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [LV] => VAR 0x561684320270 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684322600 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843226c0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684322780 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168431ff10 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843228f0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843229c0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684320430 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684322b40 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684322cb0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684322e20 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684322ee0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843200c0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684323050 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684323120 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684320430 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843232a0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684323410 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684323580 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684323640 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684323700 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843237d0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684320270 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684323950 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684323ac0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684323c30 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684323d00 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684320270 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684323e80 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684323ff0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684324160 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684324230 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684320430 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843243b0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684324520 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684324690 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684324750 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684324810 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843248e0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684320270 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684324a60 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684324bd0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684324d40 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684324e10 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684320270 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684324f90 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684325100 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684325270 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684325340 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684320430 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843254c0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684325630 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843257a0 <e50307> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684325860 <e50304> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684325980 <e50305> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843267c0 <e50345> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684325aa0 <e50316> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684325b60 <e50313> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684325c80 <e50314> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684326980 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684325da0 <e50325> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684325e60 <e50322> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x561684218d10 <e41582> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684325fe0 <e50323> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684326b40 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684326100 <e50334> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843261c0 <e50331> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x5616842183e0 <e41595> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684326340 <e50332> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684326cf0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684326460 <e50343> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684326520 <e50340> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x561684217ab0 <e41608> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843266a0 <e50341> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684326ea0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843267c0 <e50345> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684326980 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684326b40 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684326cf0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684326ea0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684327060 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684327210 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843273c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684327580 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684327740 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684327800 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843278d0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843273c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684327a50 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684327bc0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684327d30 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [LV] => VAR 0x561684217ab0 <e41608> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684327eb0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684327f70 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684328030 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x561684218d10 <e41582> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843281b0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x5616842183e0 <e41595> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684328330 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [LV] => VAR 0x561684327060 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843284a0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684328560 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684328620 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x561684218d10 <e41582> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843287a0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x5616842183e0 <e41595> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684328920 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [LV] => VAR 0x561684327210 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684328a90 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684328b50 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684328c10 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684328cd0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684328fe0 <e61190#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684322250 <e61188#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684328ec0 <e61184#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843290a0 <e61185#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684327580 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684329460 <e61186#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684329220 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843273c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684329750 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684329810 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843298d0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684327060 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684329a40 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684329b10 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684327580 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684329c90 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684329e00 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684329f70 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168432a030 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684327210 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168432a1a0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168432a270 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684327580 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168432a3f0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168432a560 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168432a6d0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168432a790 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168432a850 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168432a920 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843273c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168432aaa0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168432ac10 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168432ad80 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168432ae50 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843273c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168432afd0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168432b140 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168432b2b0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168432b380 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684327580 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168432b500 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168432b670 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168432b7e0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168432b8a0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168432b960 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168432ba30 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843273c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168432bbb0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168432bd20 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168432be90 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168432bf60 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843273c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168432c0e0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168432c250 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168432c3c0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168432c490 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684327580 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168432c610 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168432c780 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168432c8f0 <e50359> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168432c9b0 <e50356> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168432cad0 <e50357> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168432d910 <e50397> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168432cbf0 <e50368> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168432ccb0 <e50365> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168432cdd0 <e50366> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168432dad0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168432cef0 <e50377> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168432cfb0 <e50374> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x56168421a8a0 <e41621> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168432d130 <e50375> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168432dc90 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168432d250 <e50386> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168432d310 <e50383> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x561684219f70 <e41634> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168432d490 <e50384> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168432de40 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168432d5b0 <e50395> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168432d670 <e50392> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x561684219640 <e41647> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168432d7f0 <e50393> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168432dff0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168432d910 <e50397> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168432dad0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168432dc90 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168432de40 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168432dff0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168432e1b0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168432e360 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168432e510 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168432e6d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168432e890 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168432e950 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168432ea20 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168432e510 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168432eba0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168432ed10 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168432ee80 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [LV] => VAR 0x561684219640 <e41647> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168432f000 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168432f0c0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168432f180 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x56168421a8a0 <e41621> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168432f300 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x561684219f70 <e41634> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168432f480 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [LV] => VAR 0x56168432e1b0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168432f5f0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168432f6b0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168432f770 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x56168421a8a0 <e41621> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168432f8f0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x561684219f70 <e41634> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168432fa70 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [LV] => VAR 0x56168432e360 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168432fbe0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168432fca0 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168432fd60 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168432fe20 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684330130 <e61206#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843293a0 <e61204#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684330010 <e61200#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843301f0 <e61201#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168432e6d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843305b0 <e61202#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684330370 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [LV] => VAR 0x56168432e510 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843308a0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684330960 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684330a20 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168432e1b0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684330b90 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684330c60 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168432e6d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684330de0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684330f50 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843310c0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684331180 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168432e360 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843312f0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843313c0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168432e6d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684331540 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843316b0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684331820 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843318e0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843319a0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684331a70 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168432e510 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684331bf0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684331d60 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684331ed0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684331fa0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168432e510 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684332120 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684332290 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684332400 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843324d0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168432e6d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684332650 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843327c0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684332930 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843329f0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684332ab0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684332b80 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168432e510 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684332d00 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684332e70 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684332fe0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843330b0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168432e510 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684333230 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843333a0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684333510 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843335e0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168432e6d0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__1__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684333760 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843338d0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684333a40 <e50411> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684333b00 <e50408> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684333c20 <e50409> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684334a60 <e50449> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684333d40 <e50420> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684333e00 <e50417> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684333f20 <e50418> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684334c10 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684334040 <e50429> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684334100 <e50426> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x56168421c430 <e41660> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684334280 <e50427> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684334dd0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843343a0 <e50438> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684334460 <e50435> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x56168421bb00 <e41673> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843345e0 <e50436> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684334f80 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684334700 <e50447> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843347c0 <e50444> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x56168421b1d0 <e41686> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684334940 <e50445> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684335130 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684334a60 <e50449> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684334c10 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684334dd0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684334f80 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684335130 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843352e0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684335490 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684335640 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843357f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843359b0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684335a70 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684335b40 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684335640 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684335cb0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684335e20 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684335f90 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [LV] => VAR 0x56168421b1d0 <e41686> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684336110 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843361d0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684336290 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x56168421c430 <e41660> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684336410 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x56168421bb00 <e41673> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684336590 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843352e0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684336700 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843367c0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684336880 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x56168421c430 <e41660> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684336a00 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x56168421bb00 <e41673> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684336b80 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [LV] => VAR 0x561684335490 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684336cf0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684336db0 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684336e70 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684336f30 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684337240 <e61222#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843304f0 <e61220#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684337120 <e61216#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684337300 <e61217#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843357f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843376b0 <e61218#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684337480 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [LV] => VAR 0x561684335640 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684337990 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684337a50 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684337b10 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843352e0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684337c80 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684337d50 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843357f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684337ed0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684338040 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843381b0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684338270 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684335490 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843383e0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843384b0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843357f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684338630 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843387a0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684338910 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843389d0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684338a90 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684338b60 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684335640 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684338cd0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684338e40 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684338fb0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684339080 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684335640 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843391f0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684339360 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843394d0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843395a0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843357f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684339720 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684339890 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684339a00 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684339ac0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684339b80 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684339c50 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684335640 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684339dc0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684339f30 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168433a0a0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168433a170 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684335640 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168433a2e0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168433a450 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168433a5c0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168433a690 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843357f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168433a810 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168433a980 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168433aaf0 <e50463> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168433abb0 <e50460> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168433acd0 <e50461> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168433bb10 <e50501> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168433adf0 <e50472> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168433aeb0 <e50469> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168433afd0 <e50470> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168433bcc0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168433b0f0 <e50481> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168433b1b0 <e50478> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x56168421dfc0 <e41699> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168433b330 <e50479> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168433be80 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168433b450 <e50490> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168433b510 <e50487> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x56168421d690 <e41712> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168433b690 <e50488> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168433c030 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168433b7b0 <e50499> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168433b870 <e50496> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x56168421cd60 <e41725> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168433b9f0 <e50497> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168433c1e0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168433bb10 <e50501> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168433bcc0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168433be80 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168433c030 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168433c1e0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168433c390 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168433c540 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168433c6f0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168433c8a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168433ca60 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168433cb20 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168433cbf0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168433c6f0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168433cd60 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168433ced0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168433d040 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [LV] => VAR 0x56168421cd60 <e41725> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168433d1c0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168433d280 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168433d340 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x56168421dfc0 <e41699> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168433d4c0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x56168421d690 <e41712> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168433d640 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [LV] => VAR 0x56168433c390 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168433d7b0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168433d870 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168433d930 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x56168421dfc0 <e41699> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168433dab0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x56168421d690 <e41712> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168433dc30 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [LV] => VAR 0x56168433c540 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168433dda0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168433de60 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168433df20 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168433dfe0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168433e2f0 <e61238#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843375f0 <e61236#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168433e1d0 <e61232#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168433e3b0 <e61233#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168433c8a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168433e760 <e61234#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168433e530 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [LV] => VAR 0x56168433c6f0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168433ea40 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168433eb00 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168433ebc0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168433c390 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168433ed30 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168433ee00 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168433c8a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168433ef80 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168433f0f0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168433f260 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168433f320 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168433c540 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168433f490 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168433f560 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168433c8a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168433f6e0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168433f850 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168433f9c0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168433fa80 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168433fb40 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168433fc10 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168433c6f0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168433fd80 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168433fef0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684340060 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684340130 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168433c6f0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843402a0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684340410 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684340580 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684340650 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168433c8a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843407d0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684340940 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684340ab0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684340b70 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684340c30 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684340d00 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168433c6f0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684340e70 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684340fe0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684341150 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684341220 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168433c6f0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684341390 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684341500 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684341670 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684341740 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168433c8a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843418c0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684341a30 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684341ba0 <e50515> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684341c60 <e50512> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684341d80 <e50513> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684342bc0 <e50553> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684341ea0 <e50524> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684341f60 <e50521> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684342080 <e50522> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684342d70 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843421a0 <e50533> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684342260 <e50530> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x56168421fb50 <e41738> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843423e0 <e50531> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684342f30 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684342500 <e50542> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843425c0 <e50539> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x56168421f220 <e41751> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684342740 <e50540> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843430e0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684342860 <e50551> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684342920 <e50548> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x56168421e8f0 <e41764> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684342aa0 <e50549> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684343290 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684342bc0 <e50553> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684342d70 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684342f30 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843430e0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684343290 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684343440 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843435f0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843437a0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684343950 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684343b10 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684343bd0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684343ca0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843437a0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684343e10 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684343f80 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843440f0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [LV] => VAR 0x56168421e8f0 <e41764> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684344270 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684344330 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843443f0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x56168421fb50 <e41738> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684344570 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x56168421f220 <e41751> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843446f0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [LV] => VAR 0x561684343440 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684344860 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684344920 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843449e0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x56168421fb50 <e41738> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684344b60 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x56168421f220 <e41751> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684344ce0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843435f0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684344e50 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684344f10 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684344fd0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684345090 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843453a0 <e61254#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168433e6a0 <e61252#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684345280 <e61248#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684345460 <e61249#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684343950 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684345810 <e61250#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843455e0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843437a0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684345af0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684345bb0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684345c70 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684343440 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684345de0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684345eb0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684343950 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684346030 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843461a0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684346310 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843463d0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843435f0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684346540 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684346610 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684343950 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684346790 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684346900 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684346a70 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684346b30 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684346bf0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684346cc0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843437a0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684346e30 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684346fa0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684347110 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843471e0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843437a0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684347350 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843474c0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684347630 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684347700 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684343950 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684347880 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843479f0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684347b60 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684347c20 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684347ce0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684347db0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843437a0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684347f20 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684348090 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684348200 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843482d0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843437a0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684348440 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843485b0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684348720 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843487f0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684343950 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684348970 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684348ae0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684348c50 <e50567> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684348d10 <e50564> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684348e30 <e50565> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684349c70 <e50605> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684348f50 <e50576> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684349010 <e50573> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684349130 <e50574> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684349e20 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684349250 <e50585> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684349310 <e50582> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x5616842216e0 <e41777> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684349490 <e50583> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684349fe0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843495b0 <e50594> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684349670 <e50591> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x561684220db0 <e41790> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843497f0 <e50592> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168434a190 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684349910 <e50603> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843499d0 <e50600> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x561684220480 <e41803> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684349b50 <e50601> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168434a340 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684349c70 <e50605> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684349e20 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684349fe0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168434a190 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168434a340 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168434a4f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168434a6a0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168434a850 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168434aa00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168434abc0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168434ac80 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168434ad50 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168434a850 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168434aec0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168434b030 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168434b1a0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [LV] => VAR 0x561684220480 <e41803> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168434b320 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168434b3e0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168434b4a0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x5616842216e0 <e41777> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168434b620 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x561684220db0 <e41790> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168434b7a0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [LV] => VAR 0x56168434a4f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168434b910 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168434b9d0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168434ba90 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x5616842216e0 <e41777> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168434bc10 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x561684220db0 <e41790> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168434bd90 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [LV] => VAR 0x56168434a6a0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168434bf00 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168434bfc0 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168434c080 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168434c140 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168434c450 <e61270#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684345750 <e61268#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168434c330 <e61264#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168434c510 <e61265#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168434aa00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168434c8c0 <e61266#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168434c690 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [LV] => VAR 0x56168434a850 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168434cba0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168434cc60 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168434cd20 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168434a4f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168434ce90 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168434cf60 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168434aa00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168434d0e0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168434d250 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168434d3c0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168434d480 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168434a6a0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168434d5f0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168434d6c0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168434aa00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168434d840 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168434d9b0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168434db20 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168434dbe0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168434dca0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168434dd70 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168434a850 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168434dee0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168434e050 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168434e1c0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168434e290 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168434a850 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168434e400 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168434e570 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168434e6e0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168434e7b0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168434aa00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168434e930 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168434eaa0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168434ec10 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168434ecd0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168434ed90 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168434ee60 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168434a850 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168434efd0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168434f140 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168434f2b0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168434f380 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168434a850 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168434f4f0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168434f660 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168434f7d0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168434f8a0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168434aa00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168434fa20 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168434fb90 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168434fd00 <e50619> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168434fdc0 <e50616> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168434fee0 <e50617> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684350d20 <e50657> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684350000 <e50628> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843500c0 <e50625> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843501e0 <e50626> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684350ed0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684350300 <e50637> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843503c0 <e50634> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x561684223270 <e41816> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684350540 <e50635> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684351090 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684350660 <e50646> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684350720 <e50643> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x561684222940 <e41829> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843508a0 <e50644> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684351240 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843509c0 <e50655> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684350a80 <e50652> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x561684222010 <e41842> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684350c00 <e50653> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843513f0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684350d20 <e50657> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684350ed0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684351090 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684351240 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843513f0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843515a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684351750 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684351900 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684351ab0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684351c70 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684351d30 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684351e00 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684351900 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684351f70 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843520e0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684352250 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [LV] => VAR 0x561684222010 <e41842> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843523d0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684352490 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684352550 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x561684223270 <e41816> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843526d0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x561684222940 <e41829> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684352850 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843515a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843529c0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684352a80 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684352b40 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x561684223270 <e41816> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684352cc0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x561684222940 <e41829> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684352e40 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [LV] => VAR 0x561684351750 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684352fb0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684353070 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684353130 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843531f0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684353500 <e61286#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168434c800 <e61284#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843533e0 <e61280#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843535c0 <e61281#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684351ab0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684353970 <e61282#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684353740 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [LV] => VAR 0x561684351900 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684353c50 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684353d10 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684353dd0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843515a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684353f40 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684354010 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684351ab0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684354190 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684354300 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684354470 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684354530 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684351750 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843546a0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684354770 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684351ab0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843548f0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684354a60 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684354bd0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684354c90 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684354d50 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684354e20 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684351900 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684354f90 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684355100 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684355270 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684355340 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684351900 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843554b0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684355620 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684355790 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684355860 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684351ab0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843559e0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684355b50 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684355cc0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684355d80 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684355e40 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684355f10 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684351900 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684356080 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843561f0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684356360 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684356430 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684351900 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843565a0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684356710 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684356880 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684356950 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684351ab0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684356ad0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684356c40 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684356db0 <e50671> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684356e70 <e50668> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684356f90 <e50669> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684357dd0 <e50709> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843570b0 <e50680> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684357170 <e50677> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684357290 <e50678> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684357f80 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843573b0 <e50689> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684357470 <e50686> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x561684224e00 <e41855> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843575f0 <e50687> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684358140 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684357710 <e50698> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843577d0 <e50695> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x5616842244d0 <e41868> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684357950 <e50696> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843582f0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684357a70 <e50707> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684357b30 <e50704> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x561684223ba0 <e41881> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684357cb0 <e50705> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843584a0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684357dd0 <e50709> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684357f80 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684358140 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843582f0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843584a0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684358650 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684358800 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843589b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684358b60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684358d20 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684358de0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684358eb0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843589b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684359020 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684359190 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684359300 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [LV] => VAR 0x561684223ba0 <e41881> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684359480 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684359540 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684359600 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x561684224e00 <e41855> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684359780 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x5616842244d0 <e41868> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684359900 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [LV] => VAR 0x561684358650 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684359a70 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684359b30 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684359bf0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x561684224e00 <e41855> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684359d70 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x5616842244d0 <e41868> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684359ef0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [LV] => VAR 0x561684358800 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168435a060 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168435a120 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168435a1e0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168435a2a0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168435a5b0 <e61302#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843538b0 <e61300#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168435a490 <e61296#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168435a670 <e61297#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684358b60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168435aa20 <e61298#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168435a7f0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843589b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168435ad00 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168435adc0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168435ae80 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684358650 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168435aff0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168435b0c0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684358b60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168435b240 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168435b3b0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168435b520 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168435b5e0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684358800 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168435b750 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168435b820 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684358b60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168435b9a0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168435bb10 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168435bc80 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168435bd40 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168435be00 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168435bed0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843589b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168435c040 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168435c1b0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168435c320 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168435c3f0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843589b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168435c560 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168435c6d0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168435c840 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168435c910 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684358b60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168435ca90 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168435cc00 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168435cd70 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168435ce30 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168435cef0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168435cfc0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843589b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168435d130 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168435d2a0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168435d410 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168435d4e0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843589b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168435d650 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168435d7c0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168435d930 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168435da00 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684358b60 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168435db80 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168435dcf0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168435de60 <e50723> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168435df20 <e50720> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168435e040 <e50721> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168435ee80 <e50761> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168435e160 <e50732> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168435e220 <e50729> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168435e340 <e50730> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168435f030 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168435e460 <e50741> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168435e520 <e50738> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x561684226990 <e41894> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168435e6a0 <e50739> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168435f1f0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168435e7c0 <e50750> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168435e880 <e50747> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x561684226060 <e41907> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168435ea00 <e50748> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168435f3a0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168435eb20 <e50759> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168435ebe0 <e50756> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x561684225730 <e41920> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168435ed60 <e50757> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168435f550 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168435ee80 <e50761> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168435f030 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168435f1f0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168435f3a0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168435f550 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168435f700 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168435f8b0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168435fa60 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168435fc10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168435fdd0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168435fe90 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168435ff60 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168435fa60 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843600d0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684360240 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843603b0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [LV] => VAR 0x561684225730 <e41920> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684360530 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843605f0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843606b0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x561684226990 <e41894> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684360830 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x561684226060 <e41907> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843609b0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [LV] => VAR 0x56168435f700 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684360b20 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684360be0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684360ca0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x561684226990 <e41894> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684360e20 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x561684226060 <e41907> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684360fa0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [LV] => VAR 0x56168435f8b0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684361110 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843611d0 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684361290 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684361350 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684361660 <e61318#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168435a960 <e61316#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684361540 <e61312#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684361720 <e61313#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168435fc10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684361ad0 <e61314#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843618a0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [LV] => VAR 0x56168435fa60 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684361db0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684361e70 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684361f30 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168435f700 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843620a0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684362170 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168435fc10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843622f0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684362460 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843625d0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684362690 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168435f8b0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684362800 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843628d0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168435fc10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684362a50 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684362bc0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684362d30 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684362df0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684362eb0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684362f80 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168435fa60 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843630f0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684363260 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843633d0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843634a0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168435fa60 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684363610 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684363780 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843638f0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843639c0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168435fc10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684363b40 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684363cb0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684363e20 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684363ee0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684363fa0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684364070 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168435fa60 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843641e0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684364350 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843644c0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684364590 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168435fa60 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684364700 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684364870 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843649e0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684364ab0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168435fc10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684364c30 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684364da0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684364f10 <e50775> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684364fd0 <e50772> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843650f0 <e50773> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684365f30 <e50813> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684365210 <e50784> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843652d0 <e50781> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843653f0 <e50782> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843660e0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684365510 <e50793> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843655d0 <e50790> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x561684228520 <e41933> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684365750 <e50791> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843662a0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684365870 <e50802> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684365930 <e50799> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x561684227bf0 <e41946> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684365ab0 <e50800> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684366450 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684365bd0 <e50811> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684365c90 <e50808> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x5616842272c0 <e41959> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684365e10 <e50809> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684366600 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684365f30 <e50813> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843660e0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843662a0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684366450 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684366600 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843667b0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684366960 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684366b10 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684366cc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684366e80 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684366f40 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684367010 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684366b10 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684367180 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843672f0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684367460 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [LV] => VAR 0x5616842272c0 <e41959> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843675e0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843676a0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684367760 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x561684228520 <e41933> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843678e0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x561684227bf0 <e41946> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684367a60 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843667b0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684367bd0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684367c90 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684367d50 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x561684228520 <e41933> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684367ed0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x561684227bf0 <e41946> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684368050 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [LV] => VAR 0x561684366960 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843681c0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684368280 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684368340 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684368400 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684368710 <e61334#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684361a10 <e61332#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843685f0 <e61328#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843687d0 <e61329#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684366cc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684368b80 <e61330#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684368950 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [LV] => VAR 0x561684366b10 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684368e60 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684368f20 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684368fe0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843667b0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684369150 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684369220 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684366cc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843693a0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684369510 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684369680 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684369740 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684366960 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843698b0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684369980 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684366cc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684369b00 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684369c70 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684369de0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684369ea0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684369f60 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168436a030 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684366b10 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168436a1a0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168436a310 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168436a480 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168436a550 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684366b10 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168436a6c0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168436a830 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168436a9a0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168436aa70 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684366cc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168436abf0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168436ad60 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168436aed0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168436af90 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168436b050 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168436b120 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684366b10 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168436b290 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168436b400 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168436b570 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168436b640 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684366b10 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168436b7b0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168436b920 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168436ba90 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168436bb60 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684366cc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168436bce0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168436be50 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168436bfc0 <e50827> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168436c080 <e50824> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168436c1a0 <e50825> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168436cfe0 <e50865> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168436c2c0 <e50836> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168436c380 <e50833> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168436c4a0 <e50834> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168436d190 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168436c5c0 <e50845> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168436c680 <e50842> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x56168422a0b0 <e41972> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168436c800 <e50843> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168436d350 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168436c920 <e50854> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168436c9e0 <e50851> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x561684229780 <e41985> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168436cb60 <e50852> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168436d500 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168436cc80 <e50863> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168436cd40 <e50860> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x561684228e50 <e41998> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168436cec0 <e50861> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168436d6b0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168436cfe0 <e50865> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168436d190 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168436d350 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168436d500 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168436d6b0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168436d860 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168436da10 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168436dbc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168436dd70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168436df30 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168436dff0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168436e0c0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168436dbc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168436e230 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168436e3a0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168436e510 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [LV] => VAR 0x561684228e50 <e41998> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168436e690 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168436e750 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168436e810 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x56168422a0b0 <e41972> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168436e990 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x561684229780 <e41985> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168436eb10 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [LV] => VAR 0x56168436d860 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168436ec80 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168436ed40 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168436ee00 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x56168422a0b0 <e41972> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168436ef80 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x561684229780 <e41985> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168436f100 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [LV] => VAR 0x56168436da10 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168436f270 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168436f330 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168436f3f0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168436f4b0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168436f7c0 <e61350#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684368ac0 <e61348#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168436f6a0 <e61344#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168436f880 <e61345#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168436dd70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168436fc30 <e61346#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168436fa00 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [LV] => VAR 0x56168436dbc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168436ff10 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168436ffd0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684370090 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168436d860 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684370200 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843702d0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168436dd70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684370450 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843705c0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684370730 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843707f0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168436da10 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684370960 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684370a30 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168436dd70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684370bb0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684370d20 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684370e90 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684370f50 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684371010 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843710e0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168436dbc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684371250 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843713c0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684371530 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684371600 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168436dbc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684371770 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843718e0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684371a50 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684371b20 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168436dd70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684371ca0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684371e10 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684371f80 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684372040 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684372100 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843721d0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168436dbc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684372340 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843724b0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684372620 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843726f0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168436dbc0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684372860 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843729d0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684372b40 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684372c10 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168436dd70 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684372d90 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684372f00 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684373070 <e50879> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684373130 <e50876> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684373250 <e50877> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684374090 <e50917> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684373370 <e50888> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684373430 <e50885> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684373550 <e50886> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684374240 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684373670 <e50897> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684373730 <e50894> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x56168422bc40 <e42011> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843738b0 <e50895> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684374400 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843739d0 <e50906> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684373a90 <e50903> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x56168422b310 <e42024> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684373c10 <e50904> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843745b0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684373d30 <e50915> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684373df0 <e50912> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x56168422a9e0 <e42037> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684373f70 <e50913> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684374760 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684374090 <e50917> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684374240 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684374400 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843745b0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684374760 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684374910 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684374ac0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684374c70 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684374e20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684374fe0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843750a0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684375170 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684374c70 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843752e0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684375450 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843755c0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [LV] => VAR 0x56168422a9e0 <e42037> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684375740 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684375800 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843758c0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x56168422bc40 <e42011> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684375a40 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x56168422b310 <e42024> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684375bc0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [LV] => VAR 0x561684374910 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684375d30 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684375df0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684375eb0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x56168422bc40 <e42011> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684376030 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x56168422b310 <e42024> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843761b0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [LV] => VAR 0x561684374ac0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684376320 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843763e0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843764a0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684376560 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684376870 <e61366#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168436fb70 <e61364#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684376750 <e61360#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684376930 <e61361#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684374e20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684376ce0 <e61362#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684376ab0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [LV] => VAR 0x561684374c70 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684376fc0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684377080 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684377140 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684374910 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843772b0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684377380 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684374e20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684377500 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684377670 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843777e0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843778a0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684374ac0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684377a10 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684377ae0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684374e20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684377c60 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684377dd0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684377f40 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684378000 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843780c0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684378190 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684374c70 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684378300 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684378470 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843785e0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843786b0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684374c70 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684378820 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684378990 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684378b00 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684378bd0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684374e20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684378d50 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684378ec0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684379030 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843790f0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843791b0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684379280 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684374c70 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843793f0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684379560 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843796d0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843797a0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684374c70 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684379910 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684379a80 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684379bf0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684379cc0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684374e20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684379e40 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684379fb0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168437a120 <e50931> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168437a1e0 <e50928> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168437a300 <e50929> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168437b140 <e50969> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168437a420 <e50940> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168437a4e0 <e50937> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168437a600 <e50938> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168437b300 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168437a720 <e50949> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168437a7e0 <e50946> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x56168422d7d0 <e42050> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168437a960 <e50947> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168437b4c0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168437aa80 <e50958> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168437ab40 <e50955> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x56168422cea0 <e42063> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168437acc0 <e50956> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168437b670 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168437ade0 <e50967> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168437aea0 <e50964> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x56168422c570 <e42076> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168437b020 <e50965> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168437b820 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168437b140 <e50969> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168437b300 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168437b4c0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168437b670 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168437b820 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168437b9e0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168437bb90 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168437bd40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168437bf00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168437c0c0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168437c180 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168437c250 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168437bd40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168437c3d0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168437c540 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168437c6b0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [LV] => VAR 0x56168422c570 <e42076> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168437c830 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168437c8f0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168437c9b0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x56168422d7d0 <e42050> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168437cb30 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x56168422cea0 <e42063> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168437ccb0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [LV] => VAR 0x56168437b9e0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168437ce20 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168437cee0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168437cfa0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x56168422d7d0 <e42050> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168437d120 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x56168422cea0 <e42063> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168437d2a0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [LV] => VAR 0x56168437bb90 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168437d410 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168437d4d0 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168437d590 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168437d650 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168437d960 <e61382#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684376c20 <e61380#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168437d840 <e61376#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168437da20 <e61377#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168437bf00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168437dde0 <e61378#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168437dba0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [LV] => VAR 0x56168437bd40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168437e0d0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168437e190 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168437e250 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168437b9e0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168437e3c0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168437e490 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168437bf00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168437e610 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168437e780 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168437e8f0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168437e9b0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168437bb90 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168437eb20 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168437ebf0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168437bf00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168437ed70 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168437eee0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168437f050 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168437f110 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168437f1d0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168437f2a0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168437bd40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168437f420 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168437f590 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168437f700 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168437f7d0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168437bd40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168437f950 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168437fac0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168437fc30 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168437fd00 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168437bf00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168437fe80 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168437fff0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684380160 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684380220 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843802e0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843803b0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168437bd40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684380530 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843806a0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684380810 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843808e0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168437bd40 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684380a60 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684380bd0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684380d40 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684380e10 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168437bf00 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684380f90 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684381100 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684381270 <e50983> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684381330 <e50980> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684381450 <e50981> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684382290 <e51021> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684381570 <e50992> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684381630 <e50989> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684381750 <e50990> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684382450 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684381870 <e51001> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684381930 <e50998> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x56168422f360 <e42089> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684381ab0 <e50999> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684382610 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684381bd0 <e51010> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684381c90 <e51007> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x56168422ea30 <e42102> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684381e10 <e51008> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843827c0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684381f30 <e51019> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684381ff0 <e51016> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x56168422e100 <e42115> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684382170 <e51017> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684382970 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684382290 <e51021> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684382450 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684382610 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843827c0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684382970 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684382b30 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684382ce0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684382e90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684383050 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684383210 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843832d0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843833a0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684382e90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684383520 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684383690 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684383800 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [LV] => VAR 0x56168422e100 <e42115> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684383980 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684383a40 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684383b00 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x56168422f360 <e42089> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684383c80 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x56168422ea30 <e42102> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684383e00 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [LV] => VAR 0x561684382b30 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684383f70 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684384030 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843840f0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x56168422f360 <e42089> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684384270 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x56168422ea30 <e42102> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843843f0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [LV] => VAR 0x561684382ce0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684384560 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684384620 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843846e0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843847a0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684384ab0 <e61398#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168437dd20 <e61396#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684384990 <e61392#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684384b70 <e61393#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684383050 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684384f30 <e61394#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684384cf0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [LV] => VAR 0x561684382e90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684385220 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843852e0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843853a0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684382b30 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684385510 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843855e0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684383050 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684385760 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843858d0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684385a40 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684385b00 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684382ce0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684385c70 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684385d40 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684383050 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684385ec0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684386030 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843861a0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684386260 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684386320 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843863f0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684382e90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684386570 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843866e0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684386850 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684386920 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684382e90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684386aa0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684386c10 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684386d80 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684386e50 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684383050 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684386fd0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684387140 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843872b0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684387370 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684387430 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684387500 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684382e90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684387680 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843877f0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684387960 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684387a30 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684382e90 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684387bb0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684387d20 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684387e90 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684387f60 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684383050 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843880e0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684388250 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843883c0 <e51035> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684388480 <e51032> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843885a0 <e51033> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843893e0 <e51073> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843886c0 <e51044> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684388780 <e51041> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843888a0 <e51042> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843895a0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843889c0 <e51053> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684388a80 <e51050> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x561684230ef0 <e42128> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684388c00 <e51051> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684389760 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684388d20 <e51062> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684388de0 <e51059> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x5616842305c0 <e42141> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684388f60 <e51060> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684389910 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684389080 <e51071> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684389140 <e51068> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x56168422fc90 <e42154> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843892c0 <e51069> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684389ac0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843893e0 <e51073> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843895a0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684389760 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684389910 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684389ac0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684389c80 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684389e30 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684389fe0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168438a1a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168438a360 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168438a420 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168438a4f0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684389fe0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168438a670 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168438a7e0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168438a950 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [LV] => VAR 0x56168422fc90 <e42154> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168438aad0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168438ab90 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168438ac50 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x561684230ef0 <e42128> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168438add0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x5616842305c0 <e42141> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168438af50 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [LV] => VAR 0x561684389c80 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168438b0c0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168438b180 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168438b240 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x561684230ef0 <e42128> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168438b3c0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x5616842305c0 <e42141> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168438b540 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [LV] => VAR 0x561684389e30 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168438b6b0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168438b770 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168438b830 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168438b8f0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168438bc00 <e61414#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684384e70 <e61412#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168438bae0 <e61408#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168438bcc0 <e61409#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168438a1a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168438c080 <e61410#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168438be40 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [LV] => VAR 0x561684389fe0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168438c370 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168438c430 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168438c4f0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684389c80 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168438c660 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168438c730 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168438a1a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168438c8b0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168438ca20 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168438cb90 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168438cc50 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684389e30 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168438cdc0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168438ce90 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168438a1a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168438d010 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168438d180 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168438d2f0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168438d3b0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168438d470 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168438d540 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684389fe0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168438d6c0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168438d830 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168438d9a0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168438da70 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684389fe0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168438dbf0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168438dd60 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168438ded0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168438dfa0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168438a1a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168438e120 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168438e290 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168438e400 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168438e4c0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168438e580 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168438e650 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684389fe0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168438e7d0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168438e940 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168438eab0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168438eb80 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684389fe0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168438ed00 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168438ee70 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168438efe0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168438f0b0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168438a1a0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168438f230 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168438f3a0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168438f510 <e51087> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168438f5d0 <e51084> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168438f6f0 <e51085> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684390530 <e51125> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168438f810 <e51096> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168438f8d0 <e51093> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168438f9f0 <e51094> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843906f0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168438fb10 <e51105> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168438fbd0 <e51102> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x561684232a80 <e42167> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168438fd50 <e51103> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843908b0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168438fe70 <e51114> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168438ff30 <e51111> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x561684232150 <e42180> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843900b0 <e51112> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684390a60 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843901d0 <e51123> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684390290 <e51120> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x561684231820 <e42193> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684390410 <e51121> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684390c10 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684390530 <e51125> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843906f0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843908b0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684390a60 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684390c10 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684390dd0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684390f80 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684391130 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843912f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843914b0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684391570 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684391640 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684391130 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843917c0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684391930 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684391aa0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [LV] => VAR 0x561684231820 <e42193> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684391c20 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684391ce0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684391da0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x561684232a80 <e42167> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684391f20 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x561684232150 <e42180> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843920a0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [LV] => VAR 0x561684390dd0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684392210 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843922d0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684392390 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x561684232a80 <e42167> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684392510 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x561684232150 <e42180> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684392690 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [LV] => VAR 0x561684390f80 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684392800 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843928c0 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684392980 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684392a40 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684392d50 <e61430#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168438bfc0 <e61428#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684392c30 <e61424#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684392e10 <e61425#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843912f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843931d0 <e61426#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684392f90 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [LV] => VAR 0x561684391130 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843934c0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684393580 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684393640 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684390dd0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843937b0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684393880 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843912f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684393a00 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684393b70 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684393ce0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684393da0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684390f80 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684393f10 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684393fe0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843912f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684394160 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843942d0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684394440 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684394500 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843945c0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684394690 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684391130 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684394810 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684394980 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684394af0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684394bc0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684391130 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684394d40 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684394eb0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684395020 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843950f0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843912f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684395270 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843953e0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684395550 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684395610 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843956d0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843957a0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684391130 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684395920 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684395a90 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684395c00 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684395cd0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684391130 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684395e50 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684395fc0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684396130 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684396200 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843912f0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684396380 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843964f0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684396660 <e51139> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684396720 <e51136> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684396840 <e51137> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684397680 <e51177> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684396960 <e51148> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684396a20 <e51145> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684396b40 <e51146> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684397840 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684396c60 <e51157> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684396d20 <e51154> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x561684234610 <e42206> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684396ea0 <e51155> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684397a00 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684396fc0 <e51166> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684397080 <e51163> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x561684233ce0 <e42219> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684397200 <e51164> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684397bb0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684397320 <e51175> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843973e0 <e51172> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x5616842333b0 <e42232> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684397560 <e51173> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684397d60 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684397680 <e51177> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684397840 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684397a00 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684397bb0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684397d60 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684397f20 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843980d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684398280 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684398440 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684398600 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843986c0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684398790 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684398280 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684398910 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684398a80 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684398bf0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [LV] => VAR 0x5616842333b0 <e42232> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684398d70 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684398e30 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684398ef0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x561684234610 <e42206> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684399070 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x561684233ce0 <e42219> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843991f0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [LV] => VAR 0x561684397f20 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684399360 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684399420 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843994e0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x561684234610 <e42206> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684399660 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x561684233ce0 <e42219> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843997e0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843980d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684399950 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684399a10 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684399ad0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684399b90 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684399ea0 <e61446#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684393110 <e61444#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684399d80 <e61440#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684399f60 <e61441#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684398440 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168439a320 <e61442#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168439a0e0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [LV] => VAR 0x561684398280 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168439a610 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168439a6d0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168439a790 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684397f20 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168439a900 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168439a9d0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684398440 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168439ab50 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168439acc0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168439ae30 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168439aef0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843980d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168439b060 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168439b130 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684398440 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168439b2b0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168439b420 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168439b590 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168439b650 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168439b710 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168439b7e0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684398280 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168439b960 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168439bad0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168439bc40 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168439bd10 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684398280 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168439be90 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168439c000 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168439c170 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168439c240 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684398440 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168439c3c0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168439c530 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168439c6a0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168439c760 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168439c820 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168439c8f0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684398280 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168439ca70 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168439cbe0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168439cd50 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168439ce20 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684398280 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168439cfa0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168439d110 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168439d280 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168439d350 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684398440 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168439d4d0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168439d640 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168439d7b0 <e51191> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168439d870 <e51188> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168439d990 <e51189> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168439e7d0 <e51229> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168439dab0 <e51200> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168439db70 <e51197> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168439dc90 <e51198> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168439e990 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168439ddb0 <e51209> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168439de70 <e51206> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x5616842361a0 <e42245> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168439dff0 <e51207> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168439eb50 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168439e110 <e51218> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168439e1d0 <e51215> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x561684235870 <e42258> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168439e350 <e51216> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168439ed00 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168439e470 <e51227> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168439e530 <e51224> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x561684234f40 <e42271> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168439e6b0 <e51225> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168439eeb0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168439e7d0 <e51229> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168439e990 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168439eb50 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168439ed00 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168439eeb0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168439f070 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x56168439f220 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x56168439f3d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x56168439f590 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x56168439f750 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x56168439f810 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x56168439f8e0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168439f3d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x56168439fa60 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x56168439fbd0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x56168439fd40 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [LV] => VAR 0x561684234f40 <e42271> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x56168439fec0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x56168439ff80 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843a0040 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x5616842361a0 <e42245> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843a01c0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x561684235870 <e42258> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843a0340 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [LV] => VAR 0x56168439f070 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843a04b0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843a0570 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843a0630 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x5616842361a0 <e42245> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843a07b0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x561684235870 <e42258> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843a0930 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [LV] => VAR 0x56168439f220 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843a0aa0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843a0b60 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843a0c20 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843a0ce0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843a0ff0 <e61462#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168439a260 <e61460#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843a0ed0 <e61456#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843a10b0 <e61457#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x56168439f590 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843a1470 <e61458#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843a1230 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [LV] => VAR 0x56168439f3d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843a1760 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843a1820 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843a18e0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168439f070 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843a1a50 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843a1b20 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168439f590 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843a1ca0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843a1e10 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843a1f80 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843a2040 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [RV] <- VAR 0x56168439f220 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843a21b0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843a2280 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168439f590 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843a2400 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843a2570 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843a26e0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843a27a0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843a2860 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843a2930 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168439f3d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843a2ab0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843a2c20 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843a2d90 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843a2e60 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168439f3d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843a2fe0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843a3150 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843a32c0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843a3390 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168439f590 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843a3510 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843a3680 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843a37f0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843a38b0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843a3970 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843a3a40 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168439f3d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843a3bc0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843a3d30 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843a3ea0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843a3f70 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x56168439f3d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843a40f0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843a4260 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843a43d0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843a44a0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x56168439f590 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__2__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843a4620 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843a4790 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843a4900 <e51243> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843a49c0 <e51240> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843a4ae0 <e51241> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843a5920 <e51281> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843a4c00 <e51252> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843a4cc0 <e51249> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843a4de0 <e51250> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843a5ad0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843a4f00 <e51261> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843a4fc0 <e51258> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x561684237d30 <e42284> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843a5140 <e51259> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843a5c90 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843a5260 <e51270> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843a5320 <e51267> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x561684237400 <e42297> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843a54a0 <e51268> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843a5e40 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843a55c0 <e51279> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843a5680 <e51276> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [RV] <- VAR 0x561684236ad0 <e42310> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843a5800 <e51277> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843a5ff0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843a5920 <e51281> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843a5ad0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843a5c90 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843a5e40 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843a5ff0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843a61a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843a6350 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843a6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843a66b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843a6870 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843a6930 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843a6a00 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843a6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843a6b70 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843a6ce0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843a6e50 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum [LV] => VAR 0x561684236ad0 <e42310> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843a6fd0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843a7090 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843a7150 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x561684237d30 <e42284> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843a72d0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x561684237400 <e42297> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843a7450 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843a61a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843a75c0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843a7680 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843a7740 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a [RV] <- VAR 0x561684237d30 <e42284> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843a78c0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b [RV] <- VAR 0x561684237400 <e42297> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843a7a40 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843a6350 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843a7bb0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843a7c70 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843a7d30 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843a7df0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843a8100 <e61478#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843a13b0 <e61476#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843a7fe0 <e61472#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843a81c0 <e61473#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843a66b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843a8570 <e61474#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843a8340 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843a6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843a8850 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843a8910 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843a89d0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843a61a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843a8b40 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843a8c10 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843a66b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843a8d90 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843a8f00 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843a9070 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843a9130 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843a6350 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843a92a0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843a9370 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843a66b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843a94f0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843a9660 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843a97d0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843a9890 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843a9950 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843a9a20 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843a6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843a9b90 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843a9d00 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843a9e70 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843a9f40 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843a6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843aa0b0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843aa220 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843aa390 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843aa460 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843a66b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843aa5e0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843aa750 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843aa8c0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843aa980 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843aaa40 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843aab10 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843a6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843aac80 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843aadf0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843aaf60 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843ab030 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843a6500 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843ab1a0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843ab310 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843ab480 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843ab550 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843a66b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__0__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843ab6d0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843ab840 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843ab9b0 <e51295> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843aba70 <e51292> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843abb90 <e51293> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843ac9d0 <e51333> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843abcb0 <e51304> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843abd70 <e51301> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843abe90 <e51302> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843acb80 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843abfb0 <e51313> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843ac070 <e51310> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x5616842398c0 <e42323> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843ac1f0 <e51311> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843acd40 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843ac310 <e51322> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843ac3d0 <e51319> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x561684238f90 <e42336> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843ac550 <e51320> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843acef0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843ac670 <e51331> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843ac730 <e51328> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [RV] <- VAR 0x561684238660 <e42349> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843ac8b0 <e51329> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843ad0a0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843ac9d0 <e51333> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843acb80 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843acd40 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843acef0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843ad0a0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843ad250 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843ad400 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843ad5b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843ad760 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843ad920 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843ad9e0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843adab0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843ad5b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843adc20 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843add90 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843adf00 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum [LV] => VAR 0x561684238660 <e42349> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843ae080 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843ae140 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843ae200 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x5616842398c0 <e42323> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843ae380 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x561684238f90 <e42336> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843ae500 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843ad250 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843ae670 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843ae730 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843ae7f0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a [RV] <- VAR 0x5616842398c0 <e42323> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843ae970 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b [RV] <- VAR 0x561684238f90 <e42336> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843aeaf0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843ad400 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843aec60 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843aed20 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843aede0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843aeea0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843af1b0 <e61494#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843a84b0 <e61492#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843af090 <e61488#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843af270 <e61489#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843ad760 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843af620 <e61490#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843af3f0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843ad5b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843af900 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843af9c0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843afa80 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843ad250 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843afbf0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843afcc0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843ad760 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843afe40 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843affb0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843b0120 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843b01e0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843ad400 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843b0350 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843b0420 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843ad760 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843b05a0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843b0710 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843b0880 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843b0940 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843b0a00 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843b0ad0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843ad5b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843b0c40 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843b0db0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843b0f20 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843b0ff0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843ad5b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843b1160 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843b12d0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843b1440 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843b1510 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843ad760 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843b1690 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843b1800 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843b1970 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843b1a30 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843b1af0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843b1bc0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843ad5b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843b1d30 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843b1ea0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843b2010 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843b20e0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843ad5b0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843b2250 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843b23c0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843b2530 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843b2600 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843ad760 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__1__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843b2780 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843b28f0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843b2a60 <e51347> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843b2b20 <e51344> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843b2c40 <e51345> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843b3a80 <e51385> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843b2d60 <e51356> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843b2e20 <e51353> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843b2f40 <e51354> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843b3c30 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843b3060 <e51365> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843b3120 <e51362> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x56168423b450 <e42362> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843b32a0 <e51363> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843b3df0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843b33c0 <e51374> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843b3480 <e51371> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x56168423ab20 <e42375> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843b3600 <e51372> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843b3fa0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843b3720 <e51383> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843b37e0 <e51380> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [RV] <- VAR 0x56168423a1f0 <e42388> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843b3960 <e51381> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843b4150 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843b3a80 <e51385> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843b3c30 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843b3df0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843b3fa0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843b4150 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843b4300 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843b44b0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843b4660 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843b4810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843b49d0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843b4a90 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843b4b60 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843b4660 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843b4cd0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843b4e40 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843b4fb0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum [LV] => VAR 0x56168423a1f0 <e42388> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843b5130 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843b51f0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843b52b0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x56168423b450 <e42362> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843b5430 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x56168423ab20 <e42375> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843b55b0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843b4300 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843b5720 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843b57e0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843b58a0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a [RV] <- VAR 0x56168423b450 <e42362> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843b5a20 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b [RV] <- VAR 0x56168423ab20 <e42375> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843b5ba0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843b44b0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843b5d10 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843b5dd0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843b5e90 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843b5f50 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843b6260 <e61510#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843af560 <e61508#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843b6140 <e61504#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843b6320 <e61505#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843b4810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843b66d0 <e61506#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843b64a0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843b4660 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843b69b0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843b6a70 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843b6b30 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843b4300 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843b6ca0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843b6d70 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843b4810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843b6ef0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843b7060 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843b71d0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843b7290 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843b44b0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843b7400 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843b74d0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843b4810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843b7650 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843b77c0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843b7930 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843b79f0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843b7ab0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843b7b80 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843b4660 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843b7cf0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843b7e60 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843b7fd0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843b80a0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843b4660 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843b8210 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843b8380 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843b84f0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843b85c0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843b4810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843b8740 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843b88b0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843b8a20 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843b8ae0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843b8ba0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843b8c70 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843b4660 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843b8de0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843b8f50 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843b90c0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843b9190 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843b4660 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843b9300 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843b9470 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843b95e0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843b96b0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843b4810 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__2__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843b9830 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843b99a0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843b9b10 <e51399> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843b9bd0 <e51396> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843b9cf0 <e51397> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843bab30 <e51437> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843b9e10 <e51408> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843b9ed0 <e51405> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843b9ff0 <e51406> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843bace0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843ba110 <e51417> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843ba1d0 <e51414> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x56168423cfe0 <e42401> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843ba350 <e51415> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843baea0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843ba470 <e51426> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843ba530 <e51423> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x56168423c6b0 <e42414> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843ba6b0 <e51424> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843bb050 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843ba7d0 <e51435> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843ba890 <e51432> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [RV] <- VAR 0x56168423bd80 <e42427> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843baa10 <e51433> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843bb200 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843bab30 <e51437> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843bace0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843baea0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843bb050 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843bb200 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843bb3b0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843bb560 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843bb710 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843bb8c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843bba80 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843bbb40 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843bbc10 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843bb710 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843bbd80 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843bbef0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843bc060 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum [LV] => VAR 0x56168423bd80 <e42427> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843bc1e0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843bc2a0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843bc360 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x56168423cfe0 <e42401> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843bc4e0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x56168423c6b0 <e42414> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843bc660 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843bb3b0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843bc7d0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843bc890 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843bc950 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a [RV] <- VAR 0x56168423cfe0 <e42401> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843bcad0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b [RV] <- VAR 0x56168423c6b0 <e42414> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843bcc50 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843bb560 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843bcdc0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843bce80 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843bcf40 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843bd000 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843bd310 <e61526#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843b6610 <e61524#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843bd1f0 <e61520#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843bd3d0 <e61521#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843bb8c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843bd780 <e61522#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843bd550 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843bb710 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843bda60 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843bdb20 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843bdbe0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843bb3b0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843bdd50 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843bde20 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843bb8c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843bdfa0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843be110 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843be280 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843be340 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843bb560 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843be4b0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843be580 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843bb8c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843be700 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843be870 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843be9e0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843beaa0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843beb60 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843bec30 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843bb710 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843beda0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843bef10 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843bf080 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843bf150 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843bb710 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843bf2c0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843bf430 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843bf5a0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843bf670 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843bb8c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843bf7f0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843bf960 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843bfad0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843bfb90 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843bfc50 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843bfd20 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843bb710 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843bfe90 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843c0000 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843c0170 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843c0240 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843bb710 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843c03b0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843c0520 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843c0690 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843c0760 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843bb8c0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__3__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843c08e0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843c0a50 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843c0bc0 <e51451> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843c0c80 <e51448> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843c0da0 <e51449> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843c1be0 <e51489> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843c0ec0 <e51460> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843c0f80 <e51457> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843c10a0 <e51458> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843c1d90 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843c11c0 <e51469> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843c1280 <e51466> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x56168423eb70 <e42440> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843c1400 <e51467> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843c1f50 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843c1520 <e51478> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843c15e0 <e51475> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x56168423e240 <e42453> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843c1760 <e51476> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843c2100 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843c1880 <e51487> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843c1940 <e51484> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [RV] <- VAR 0x56168423d910 <e42466> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843c1ac0 <e51485> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843c22b0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843c1be0 <e51489> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843c1d90 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843c1f50 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843c2100 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843c22b0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843c2460 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843c2610 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843c27c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843c2970 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843c2b30 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843c2bf0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843c2cc0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843c27c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843c2e30 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843c2fa0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843c3110 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum [LV] => VAR 0x56168423d910 <e42466> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843c3290 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843c3350 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843c3410 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x56168423eb70 <e42440> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843c3590 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x56168423e240 <e42453> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843c3710 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843c2460 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843c3880 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843c3940 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843c3a00 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a [RV] <- VAR 0x56168423eb70 <e42440> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843c3b80 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b [RV] <- VAR 0x56168423e240 <e42453> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843c3d00 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843c2610 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843c3e70 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843c3f30 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843c3ff0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843c40b0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843c43c0 <e61542#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843bd6c0 <e61540#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843c42a0 <e61536#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843c4480 <e61537#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843c2970 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843c4830 <e61538#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843c4600 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843c27c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843c4b10 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843c4bd0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843c4c90 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843c2460 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843c4e00 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843c4ed0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843c2970 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843c5050 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843c51c0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843c5330 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843c53f0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843c2610 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843c5560 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843c5630 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843c2970 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843c57b0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843c5920 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843c5a90 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843c5b50 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843c5c10 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843c5ce0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843c27c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843c5e50 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843c5fc0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843c6130 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843c6200 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843c27c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843c6370 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843c64e0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843c6650 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843c6720 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843c2970 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843c68a0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843c6a10 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843c6b80 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843c6c40 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843c6d00 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843c6dd0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843c27c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843c6f40 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843c70b0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843c7220 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843c72f0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843c27c0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843c7460 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843c75d0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843c7740 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843c7810 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843c2970 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__4__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843c7990 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843c7b00 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843c7c70 <e51503> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843c7d30 <e51500> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843c7e50 <e51501> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843c8c90 <e51541> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843c7f70 <e51512> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843c8030 <e51509> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843c8150 <e51510> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843c8e40 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843c8270 <e51521> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843c8330 <e51518> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x561684240700 <e42479> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843c84b0 <e51519> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843c9000 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843c85d0 <e51530> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843c8690 <e51527> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x56168423fdd0 <e42492> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843c8810 <e51528> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843c91b0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843c8930 <e51539> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843c89f0 <e51536> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [RV] <- VAR 0x56168423f4a0 <e42505> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843c8b70 <e51537> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843c9360 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843c8c90 <e51541> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843c8e40 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843c9000 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843c91b0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843c9360 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843c9510 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843c96c0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843c9870 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843c9a20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843c9be0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843c9ca0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843c9d70 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843c9870 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843c9ee0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843ca050 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843ca1c0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum [LV] => VAR 0x56168423f4a0 <e42505> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843ca340 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843ca400 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843ca4c0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x561684240700 <e42479> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843ca640 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x56168423fdd0 <e42492> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843ca7c0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843c9510 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843ca930 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843ca9f0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843caab0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a [RV] <- VAR 0x561684240700 <e42479> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843cac30 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b [RV] <- VAR 0x56168423fdd0 <e42492> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843cadb0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843c96c0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843caf20 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843cafe0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843cb0a0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843cb160 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843cb470 <e61558#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843c4770 <e61556#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843cb350 <e61552#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843cb530 <e61553#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843c9a20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843cb8e0 <e61554#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843cb6b0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843c9870 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843cbbc0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843cbc80 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843cbd40 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843c9510 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843cbeb0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843cbf80 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843c9a20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843cc100 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843cc270 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843cc3e0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843cc4a0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843c96c0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843cc610 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843cc6e0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843c9a20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843cc860 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843cc9d0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843ccb40 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843ccc00 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843cccc0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843ccd90 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843c9870 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843ccf00 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843cd070 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843cd1e0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843cd2b0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843c9870 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843cd420 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843cd590 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843cd700 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843cd7d0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843c9a20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843cd950 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843cdac0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843cdc30 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843cdcf0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843cddb0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843cde80 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843c9870 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843cdff0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843ce160 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843ce2d0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843ce3a0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843c9870 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843ce510 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843ce680 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843ce7f0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843ce8c0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843c9a20 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__5__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843cea40 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843cebb0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843ced20 <e51555> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843cede0 <e51552> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843cef00 <e51553> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843cfd40 <e51593> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843cf020 <e51564> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843cf0e0 <e51561> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843cf200 <e51562> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843cfef0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843cf320 <e51573> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843cf3e0 <e51570> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x561684242290 <e42518> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843cf560 <e51571> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843d00b0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843cf680 <e51582> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843cf740 <e51579> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x561684241960 <e42531> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843cf8c0 <e51580> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843d0260 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843cf9e0 <e51591> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843cfaa0 <e51588> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [RV] <- VAR 0x561684241030 <e42544> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843cfc20 <e51589> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843d0410 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843cfd40 <e51593> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843cfef0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843d00b0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843d0260 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843d0410 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843d05c0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843d0770 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843d0920 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843d0ad0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843d0c90 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843d0d50 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843d0e20 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843d0920 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843d0f90 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843d1100 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843d1270 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum [LV] => VAR 0x561684241030 <e42544> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843d13f0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843d14b0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843d1570 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x561684242290 <e42518> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843d16f0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x561684241960 <e42531> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843d1870 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843d05c0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843d19e0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843d1aa0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843d1b60 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a [RV] <- VAR 0x561684242290 <e42518> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843d1ce0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b [RV] <- VAR 0x561684241960 <e42531> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843d1e60 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843d0770 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843d1fd0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843d2090 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843d2150 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843d2210 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843d2520 <e61574#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843cb820 <e61572#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843d2400 <e61568#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843d25e0 <e61569#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843d0ad0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843d2990 <e61570#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843d2760 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843d0920 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843d2c70 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843d2d30 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843d2df0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843d05c0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843d2f60 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843d3030 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843d0ad0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843d31b0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843d3320 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843d3490 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843d3550 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843d0770 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843d36c0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843d3790 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843d0ad0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843d3910 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843d3a80 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843d3bf0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843d3cb0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843d3d70 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843d3e40 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843d0920 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843d3fb0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843d4120 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843d4290 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843d4360 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843d0920 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843d44d0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843d4640 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843d47b0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843d4880 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843d0ad0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843d4a00 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843d4b70 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843d4ce0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843d4da0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843d4e60 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843d4f30 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843d0920 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843d50a0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843d5210 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843d5380 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843d5450 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843d0920 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843d55c0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843d5730 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843d58a0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843d5970 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843d0ad0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__6__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843d5af0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843d5c60 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843d5dd0 <e51607> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843d5e90 <e51604> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843d5fb0 <e51605> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843d6df0 <e51645> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843d60d0 <e51616> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843d6190 <e51613> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843d62b0 <e51614> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843d6fa0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843d63d0 <e51625> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843d6490 <e51622> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x561684243e20 <e42557> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843d6610 <e51623> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843d7160 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843d6730 <e51634> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843d67f0 <e51631> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x5616842434f0 <e42570> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843d6970 <e51632> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843d7310 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843d6a90 <e51643> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843d6b50 <e51640> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [RV] <- VAR 0x561684242bc0 <e42583> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843d6cd0 <e51641> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843d74c0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843d6df0 <e51645> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843d6fa0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843d7160 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843d7310 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843d74c0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843d7670 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843d7820 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843d79d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843d7b80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843d7d40 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843d7e00 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843d7ed0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843d79d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843d8040 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843d81b0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843d8320 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum [LV] => VAR 0x561684242bc0 <e42583> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843d84a0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843d8560 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843d8620 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x561684243e20 <e42557> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843d87a0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x5616842434f0 <e42570> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843d8920 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843d7670 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843d8a90 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843d8b50 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843d8c10 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a [RV] <- VAR 0x561684243e20 <e42557> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843d8d90 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b [RV] <- VAR 0x5616842434f0 <e42570> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843d8f10 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843d7820 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843d9080 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843d9140 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843d9200 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843d92c0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843d95d0 <e61590#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843d28d0 <e61588#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843d94b0 <e61584#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843d9690 <e61585#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843d7b80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843d9a40 <e61586#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843d9810 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843d79d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843d9d20 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843d9de0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843d9ea0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843d7670 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843da010 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843da0e0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843d7b80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843da260 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843da3d0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843da540 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843da600 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843d7820 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843da770 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843da840 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843d7b80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843da9c0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843dab30 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843daca0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843dad60 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843dae20 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843daef0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843d79d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843db060 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843db1d0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843db340 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843db410 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843d79d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843db580 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843db6f0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843db860 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843db930 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843d7b80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843dbab0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843dbc20 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843dbd90 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843dbe50 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843dbf10 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843dbfe0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843d79d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843dc150 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843dc2c0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843dc430 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843dc500 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843d79d0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843dc670 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843dc7e0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843dc950 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843dca20 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843d7b80 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__7__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843dcba0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843dcd10 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843dce80 <e51659> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843dcf40 <e51656> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843dd060 <e51657> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843ddea0 <e51697> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843dd180 <e51668> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843dd240 <e51665> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843dd360 <e51666> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843de050 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843dd480 <e51677> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843dd540 <e51674> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x5616842459b0 <e42596> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843dd6c0 <e51675> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843de210 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843dd7e0 <e51686> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843dd8a0 <e51683> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x561684245080 <e42609> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843dda20 <e51684> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843de3c0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843ddb40 <e51695> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843ddc00 <e51692> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [RV] <- VAR 0x561684244750 <e42622> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843ddd80 <e51693> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843de570 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843ddea0 <e51697> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843de050 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843de210 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843de3c0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843de570 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843de720 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843de8d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843dea80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843dec30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843dedf0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843deeb0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843def80 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843dea80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843df0f0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843df260 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843df3d0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum [LV] => VAR 0x561684244750 <e42622> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843df550 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843df610 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843df6d0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x5616842459b0 <e42596> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843df850 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x561684245080 <e42609> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843df9d0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843de720 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843dfb40 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843dfc00 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843dfcc0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a [RV] <- VAR 0x5616842459b0 <e42596> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843dfe40 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b [RV] <- VAR 0x561684245080 <e42609> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843dffc0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843de8d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843e0130 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843e01f0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843e02b0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843e0370 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843e0680 <e61606#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843d9980 <e61604#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843e0560 <e61600#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843e0740 <e61601#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843dec30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843e0af0 <e61602#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843e08c0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843dea80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843e0dd0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843e0e90 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843e0f50 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843de720 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843e10c0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843e1190 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843dec30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843e1310 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843e1480 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843e15f0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843e16b0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843de8d0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843e1820 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843e18f0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843dec30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843e1a70 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843e1be0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843e1d50 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843e1e10 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843e1ed0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843e1fa0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843dea80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843e2110 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843e2280 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843e23f0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843e24c0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843dea80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843e2630 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843e27a0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843e2910 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843e29e0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843dec30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843e2b60 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843e2cd0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843e2e40 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843e2f00 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843e2fc0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843e3090 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843dea80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843e3200 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843e3370 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843e34e0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843e35b0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843dea80 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843e3720 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843e3890 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843e3a00 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843e3ad0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843dec30 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__8__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843e3c50 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843e3dc0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843e3f30 <e51711> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843e3ff0 <e51708> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843e4110 <e51709> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843e4f50 <e51749> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843e4230 <e51720> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843e42f0 <e51717> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843e4410 <e51718> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843e5100 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843e4530 <e51729> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843e45f0 <e51726> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x561684247540 <e42635> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843e4770 <e51727> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843e52c0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843e4890 <e51738> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843e4950 <e51735> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x561684246c10 <e42648> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843e4ad0 <e51736> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843e5470 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843e4bf0 <e51747> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843e4cb0 <e51744> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [RV] <- VAR 0x5616842462e0 <e42661> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843e4e30 <e51745> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843e5620 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843e4f50 <e51749> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843e5100 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843e52c0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843e5470 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843e5620 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843e57d0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843e5980 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843e5b30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843e5ce0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843e5ea0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843e5f60 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843e6030 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843e5b30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843e61a0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843e6310 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843e6480 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum [LV] => VAR 0x5616842462e0 <e42661> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843e6600 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843e66c0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843e6780 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x561684247540 <e42635> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843e6900 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x561684246c10 <e42648> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843e6a80 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843e57d0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843e6bf0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843e6cb0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843e6d70 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a [RV] <- VAR 0x561684247540 <e42635> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843e6ef0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b [RV] <- VAR 0x561684246c10 <e42648> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843e7070 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843e5980 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843e71e0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843e72a0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843e7360 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843e7420 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843e7730 <e61622#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843e0a30 <e61620#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843e7610 <e61616#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843e77f0 <e61617#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843e5ce0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843e7ba0 <e61618#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843e7970 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843e5b30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843e7e80 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843e7f40 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843e8000 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843e57d0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843e8170 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843e8240 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843e5ce0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843e83c0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843e8530 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843e86a0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843e8760 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843e5980 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843e88d0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843e89a0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843e5ce0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843e8b20 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843e8c90 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843e8e00 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843e8ec0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843e8f80 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843e9050 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843e5b30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843e91c0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843e9330 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843e94a0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843e9570 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843e5b30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843e96e0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843e9850 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843e99c0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843e9a90 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843e5ce0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843e9c10 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843e9d80 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843e9ef0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843e9fb0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843ea070 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843ea140 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843e5b30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843ea2b0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843ea420 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843ea590 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843ea660 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843e5b30 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843ea7d0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843ea940 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843eaab0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843eab80 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843e5ce0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__9__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843ead00 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843eae70 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843eafe0 <e51763> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843eb0a0 <e51760> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843eb1c0 <e51761> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843ec000 <e51801> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843eb2e0 <e51772> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843eb3a0 <e51769> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843eb4c0 <e51770> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843ec1c0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843eb5e0 <e51781> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843eb6a0 <e51778> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x5616842490d0 <e42674> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843eb820 <e51779> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843ec380 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843eb940 <e51790> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843eba00 <e51787> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x5616842487a0 <e42687> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843ebb80 <e51788> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843ec530 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843ebca0 <e51799> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843ebd60 <e51796> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [RV] <- VAR 0x561684247e70 <e42700> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843ebee0 <e51797> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843ec6e0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843ec000 <e51801> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843ec1c0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843ec380 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843ec530 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843ec6e0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843ec8a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843eca50 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843ecc00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843ecdc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843ecf80 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843ed040 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843ed110 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843ecc00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843ed290 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843ed400 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843ed570 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum [LV] => VAR 0x561684247e70 <e42700> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843ed6f0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843ed7b0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843ed870 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x5616842490d0 <e42674> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843ed9f0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x5616842487a0 <e42687> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843edb70 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843ec8a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843edce0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843edda0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843ede60 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a [RV] <- VAR 0x5616842490d0 <e42674> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843edfe0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b [RV] <- VAR 0x5616842487a0 <e42687> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843ee160 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843eca50 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843ee2d0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843ee390 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843ee450 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843ee510 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843ee820 <e61638#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843e7ae0 <e61636#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843ee700 <e61632#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843ee8e0 <e61633#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843ecdc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843eeca0 <e61634#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843eea60 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843ecc00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843eef90 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843ef050 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843ef110 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843ec8a0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843ef280 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843ef350 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843ecdc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843ef4d0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843ef640 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843ef7b0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843ef870 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843eca50 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843ef9e0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843efab0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843ecdc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843efc30 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843efda0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843eff10 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843effd0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843f0090 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843f0160 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843ecc00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843f02e0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843f0450 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843f05c0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843f0690 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843ecc00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843f0810 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843f0980 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843f0af0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843f0bc0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843ecdc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843f0d40 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843f0eb0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843f1020 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843f10e0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843f11a0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843f1270 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843ecc00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843f13f0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843f1560 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843f16d0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843f17a0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843ecc00 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843f1920 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843f1a90 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843f1c00 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843f1cd0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843ecdc0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__10__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843f1e50 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843f1fc0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843f2130 <e51815> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843f21f0 <e51812> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843f2310 <e51813> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843f3150 <e51853> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843f2430 <e51824> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843f24f0 <e51821> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843f2610 <e51822> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843f3310 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843f2730 <e51833> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843f27f0 <e51830> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x56168424ac60 <e42713> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843f2970 <e51831> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843f34d0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843f2a90 <e51842> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843f2b50 <e51839> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x56168424a330 <e42726> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843f2cd0 <e51840> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843f3680 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843f2df0 <e51851> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843f2eb0 <e51848> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [RV] <- VAR 0x561684249a00 <e42739> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843f3030 <e51849> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843f3830 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843f3150 <e51853> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843f3310 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843f34d0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843f3680 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843f3830 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843f39f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843f3ba0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843f3d50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843f3f10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843f40d0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843f4190 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843f4260 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843f3d50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843f43e0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843f4550 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843f46c0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum [LV] => VAR 0x561684249a00 <e42739> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843f4840 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843f4900 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843f49c0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x56168424ac60 <e42713> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843f4b40 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x56168424a330 <e42726> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843f4cc0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843f39f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843f4e30 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843f4ef0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843f4fb0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a [RV] <- VAR 0x56168424ac60 <e42713> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843f5130 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b [RV] <- VAR 0x56168424a330 <e42726> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843f52b0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843f3ba0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843f5420 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843f54e0 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843f55a0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843f5660 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843f5970 <e61654#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843eebe0 <e61652#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843f5850 <e61648#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843f5a30 <e61649#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843f3f10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843f5df0 <e61650#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843f5bb0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843f3d50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843f60e0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843f61a0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843f6260 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843f39f0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843f63d0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843f64a0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843f3f10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843f6620 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843f6790 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843f6900 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843f69c0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843f3ba0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843f6b30 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843f6c00 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843f3f10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843f6d80 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843f6ef0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843f7060 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843f7120 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843f71e0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843f72b0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843f3d50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843f7430 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843f75a0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843f7710 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843f77e0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843f3d50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843f7960 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843f7ad0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843f7c40 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843f7d10 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843f3f10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843f7e90 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843f8000 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843f8170 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843f8230 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843f82f0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843f83c0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843f3d50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843f8540 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843f86b0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843f8820 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843f88f0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843f3d50 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843f8a70 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843f8be0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843f8d50 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843f8e20 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843f3f10 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__11__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843f8fa0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616843f9110 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616843f9280 <e51867> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843f9340 <e51864> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843f9460 <e51865> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616843fa2a0 <e51905> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843f9580 <e51876> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616843f9640 <e51873> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616843f9760 <e51874> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616843fa460 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843f9880 <e51885> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843f9940 <e51882> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x56168424c7f0 <e42752> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x5616843f9ac0 <e51883> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616843fa620 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843f9be0 <e51894> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x5616843f9ca0 <e51891> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x56168424bec0 <e42765> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843f9e20 <e51892> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [LV] => VAR 0x5616843fa7d0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616843f9f40 <e51903> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616843fa000 <e51900> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [RV] <- VAR 0x56168424b590 <e42778> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616843fa180 <e51901> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [LV] => VAR 0x5616843fa980 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843fa2a0 <e51905> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616843fa460 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616843fa620 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x5616843fa7d0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x5616843fa980 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616843fab40 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616843facf0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x5616843faea0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616843fb060 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616843fb220 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616843fb2e0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616843fb3b0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843faea0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616843fb530 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616843fb6a0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x5616843fb810 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum [LV] => VAR 0x56168424b590 <e42778> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x5616843fb990 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x5616843fba50 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843fbb10 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x56168424c7f0 <e42752> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843fbc90 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x56168424bec0 <e42765> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843fbe10 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [LV] => VAR 0x5616843fab40 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616843fbf80 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x5616843fc040 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616843fc100 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a [RV] <- VAR 0x56168424c7f0 <e42752> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616843fc280 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b [RV] <- VAR 0x56168424bec0 <e42765> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616843fc400 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [LV] => VAR 0x5616843facf0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616843fc570 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x5616843fc630 <e745> {c50an}
    1:2:1:1: SENITEM 0x5616843fc6f0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x5616843fc7b0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5616843fcac0 <e61670#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843f5d30 <e61668#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x5616843fc9a0 <e61664#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5616843fcb80 <e61665#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616843fb060 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x5616843fcf40 <e61666#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616843fcd00 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [LV] => VAR 0x5616843faea0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x5616843fd230 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616843fd2f0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843fd3b0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [RV] <- VAR 0x5616843fab40 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843fd520 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843fd5f0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843fb060 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843fd770 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x5616843fd8e0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843fda50 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616843fdb10 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616843facf0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x5616843fdc80 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843fdd50 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843fb060 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843fded0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x5616843fe040 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843fe1b0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616843fe270 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843fe330 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843fe400 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843faea0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843fe580 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x5616843fe6f0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843fe860 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843fe930 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843faea0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843feab0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x5616843fec20 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843fed90 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843fee60 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843fb060 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616843fefe0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616843ff150 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616843ff2c0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616843ff380 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x5616843ff440 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616843ff510 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843faea0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616843ff690 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x5616843ff800 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616843ff970 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x5616843ffa40 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [RV] <- VAR 0x5616843faea0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x5616843ffbc0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x5616843ffd30 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x5616843ffea0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616843fff70 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616843fb060 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__12__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616844000f0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684400260 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x5616844003d0 <e51919> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684400490 <e51916> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x5616844005b0 <e51917> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [LV] => VAR 0x5616844013f0 <e51957> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616844006d0 <e51928> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x561684400790 <e51925> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x5616844008b0 <e51926> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x5616844015b0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616844009d0 <e51937> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684400a90 <e51934> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x56168424e380 <e42791> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684400c10 <e51935> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [LV] => VAR 0x561684401770 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684400d30 <e51946> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684400df0 <e51943> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x56168424da50 <e42804> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684400f70 <e51944> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684401920 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684401090 <e51955> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x561684401150 <e51952> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [RV] <- VAR 0x56168424d120 <e42817> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x5616844012d0 <e51953> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684401ad0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x5616844013f0 <e51957> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x5616844015b0 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x561684401770 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684401920 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684401ad0 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684401c90 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684401e40 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684401ff0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x5616844021b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684402370 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684402430 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684402500 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684401ff0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684402680 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x5616844027f0 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684402960 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum [LV] => VAR 0x56168424d120 <e42817> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684402ae0 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684402ba0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684402c60 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x56168424e380 <e42791> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684402de0 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x56168424da50 <e42804> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684402f60 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [LV] => VAR 0x561684401c90 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5616844030d0 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684403190 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684403250 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a [RV] <- VAR 0x56168424e380 <e42791> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x5616844033d0 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b [RV] <- VAR 0x56168424da50 <e42804> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684403550 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [LV] => VAR 0x561684401e40 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x5616844036c0 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684403780 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684403840 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684403900 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684403c10 <e61686#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x5616843fce80 <e61684#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684403af0 <e61680#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684403cd0 <e61681#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x5616844021b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684404090 <e61682#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x561684403e50 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [LV] => VAR 0x561684401ff0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684404380 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x561684404440 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684404500 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684401c90 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684404670 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684404740 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616844021b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616844048c0 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684404a30 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684404ba0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684404c60 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684401e40 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684404dd0 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684404ea0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616844021b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684405020 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684405190 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684405300 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x5616844053c0 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684405480 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684405550 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684401ff0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616844056d0 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684405840 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x5616844059b0 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684405a80 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684401ff0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684405c00 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684405d70 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684405ee0 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684405fb0 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616844021b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684406130 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x5616844062a0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684406410 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x5616844064d0 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684406590 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684406660 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684401ff0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x5616844067e0 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684406950 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684406ac0 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684406b90 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684401ff0 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684406d10 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684406e80 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684406ff0 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616844070c0 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [LV] => VAR 0x5616844021b0 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__13__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684407240 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x5616844073b0 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x561684407520 <e51971> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616844075e0 <e51968> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x561684407700 <e51969> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [LV] => VAR 0x561684408540 <e52009> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684407820 <e51980> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x5616844078e0 <e51977> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x561684407a00 <e51978> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x561684408700 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684407b20 <e51989> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684407be0 <e51986> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x56168424ff10 <e42830> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x561684407d60 <e51987> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [LV] => VAR 0x5616844088c0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x561684407e80 <e51998> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x561684407f40 <e51995> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x56168424f5e0 <e42843> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616844080c0 <e51996> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [LV] => VAR 0x561684408a70 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5616844081e0 <e52007> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x5616844082a0 <e52004> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [RV] <- VAR 0x56168424ecb0 <e42856> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x561684408420 <e52005> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [LV] => VAR 0x561684408c20 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684408540 <e52009> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x561684408700 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x5616844088c0 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x561684408a70 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x561684408c20 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x561684408de0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x561684408f90 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684409140 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684409300 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x5616844094c0 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x561684409580 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x561684409650 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684409140 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x5616844097d0 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684409940 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684409ab0 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum [LV] => VAR 0x56168424ecb0 <e42856> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684409c30 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684409cf0 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684409db0 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x56168424ff10 <e42830> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684409f30 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x56168424f5e0 <e42843> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168440a0b0 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [LV] => VAR 0x561684408de0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x56168440a220 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x56168440a2e0 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x56168440a3a0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a [RV] <- VAR 0x56168424ff10 <e42830> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x56168440a520 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b [RV] <- VAR 0x56168424f5e0 <e42843> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168440a6a0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [LV] => VAR 0x561684408f90 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x56168440a810 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x56168440a8d0 <e745> {c50an}
    1:2:1:1: SENITEM 0x56168440a990 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x56168440aa50 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x56168440ad60 <e61702#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x561684403fd0 <e61700#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x56168440ac40 <e61696#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x56168440ae20 <e61697#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684409300 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x56168440b1e0 <e61698#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x56168440afa0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [LV] => VAR 0x561684409140 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x56168440b4d0 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x56168440b590 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168440b650 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [RV] <- VAR 0x561684408de0 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168440b7c0 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168440b890 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684409300 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168440ba10 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x56168440bb80 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168440bcf0 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x56168440bdb0 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [RV] <- VAR 0x561684408f90 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x56168440bf20 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168440bff0 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684409300 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168440c170 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x56168440c2e0 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168440c450 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x56168440c510 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168440c5d0 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168440c6a0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684409140 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168440c820 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x56168440c990 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168440cb00 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168440cbd0 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684409140 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168440cd50 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x56168440cec0 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168440d030 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168440d100 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684409300 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168440d280 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x56168440d3f0 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x56168440d560 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x56168440d620 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x56168440d6e0 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x56168440d7b0 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684409140 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x56168440d930 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x56168440daa0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x56168440dc10 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x56168440dce0 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684409140 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x56168440de60 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x56168440dfd0 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x56168440e140 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x56168440e210 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684409300 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__14__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x56168440e390 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x56168440e500 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2: ASSIGNALIAS 0x56168440e670 <e52023> {c34aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168440e730 <e52020> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [RV] <- VAR 0x5616841e2880 <e52386> {c2aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_clk [VSTATIC]  PORT
    1:2:2: VARREF 0x56168440e850 <e52021> {c34aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [LV] => VAR 0x56168440f690 <e52061> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168440e970 <e52032> {c35aj} @dt=0x561683f52100@(G/w1)
    1:2:1: VARREF 0x56168440ea30 <e52029> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [RV] <- VAR 0x5616841e29e0 <e9648> {c3aj} @dt=0x561683f52100@(G/w1)  top__DOT__i_reset_n [VSTATIC]  PORT
    1:2:2: VARREF 0x56168440eb50 <e52030> {c35aj} @dt=0x561683f52100@(G/w1)  gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [LV] => VAR 0x56168440f850 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168440ec70 <e52041> {c36aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168440ed30 <e52038> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x561684251aa0 <e42869> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:2: VARREF 0x56168440eeb0 <e52039> {c36aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [LV] => VAR 0x56168440fa10 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168440efd0 <e52050> {c37aq} @dt=0x561683f48ad0@(G/w34)
    1:2:1: VARREF 0x56168440f090 <e52047> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x561684251170 <e42882> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x56168440f210 <e52048> {c37aq} @dt=0x561683f48ad0@(G/w34)  gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [LV] => VAR 0x56168440fbc0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x56168440f330 <e52059> {c38ar} @dt=0x561683f4f080@(G/w32)
    1:2:1: VARREF 0x56168440f3f0 <e52056> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [RV] <- VAR 0x561684250840 <e42895> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2:2: VARREF 0x56168440f570 <e52057> {c38ar} @dt=0x561683f4f080@(G/w32)  gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [LV] => VAR 0x56168440fd70 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168440f690 <e52061> {c34aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_clk [VSTATIC]  PORT
    1:2: VAR 0x56168440f850 <e8879> {c35aj} @dt=0x561683f52100@(G/w1)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_reset_n [VSTATIC]  PORT
    1:2: VAR 0x56168440fa10 <e31404> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_a [VSTATIC]  PORT
    1:2: VAR 0x56168440fbc0 <e31405> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__i_b [VSTATIC]  PORT
    1:2: VAR 0x56168440fd70 <e31406> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__o_sum [VSTATIC]  PORT
    1:2: VAR 0x56168440ff30 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: VAR 0x5616844100e0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: VAR 0x561684410290 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: VAR 0x561684410450 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2: ASSIGNW 0x561684410610 <e31487> {c45aq} @dt=0x561683f4f080@(G/w32)
    1:2:1: SEL 0x5616844106d0 <e39882> {c45ax} @dt=0x561683f4f080@(G/w32)
    1:2:1:1: VARREF 0x5616844107a0 <e39873> {c45as} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684410290 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:1:2: CONST 0x561684410920 <e39874> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h66
    1:2:1:3: CONST 0x561684410a90 <e39875> {c45ax} @dt=0x561683f4f080@(G/w32)  32'h20
    1:2:2: VARREF 0x561684410c00 <e31486> {c45ak} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum [LV] => VAR 0x561684250840 <e42895> {c38ar} @dt=0x561683f4f080@(G/w32)  top__DOT____Vcellout__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__o_sum MODULETEMP
    1:2: ASSIGNW 0x561684410d80 <e31492> {c48ao} @dt=0x561683f48ad0@(G/w34)
    1:2:1: ADD 0x561684410e40 <e31490> {c48au} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x561684410f00 <e31488> {c48aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x561684251aa0 <e42869> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684411080 <e31489> {c48aw} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x561684251170 <e42882> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x561684411200 <e31491> {c48ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [LV] => VAR 0x56168440ff30 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2: ASSIGNW 0x561684411370 <e31497> {c49ap} @dt=0x561683f48ad0@(G/w34)
    1:2:1: MUL 0x561684411430 <e31495> {c49av} @dt=0x561683f48ad0@(G/w34)
    1:2:1:1: VARREF 0x5616844114f0 <e31493> {c49ar} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a [RV] <- VAR 0x561684251aa0 <e42869> {c36aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_a MODULETEMP
    1:2:1:2: VARREF 0x561684411670 <e31494> {c49ax} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b [RV] <- VAR 0x561684251170 <e42882> {c37aq} @dt=0x561683f48ad0@(G/w34)  top__DOT____Vcellinp__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__i_b MODULETEMP
    1:2:2: VARREF 0x5616844117f0 <e31496> {c49ak} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [LV] => VAR 0x5616844100e0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2: ALWAYS 0x561684411960 <e624> {c50ad} [always_ff]
    1:2:1: SENTREE 0x561684411a20 <e745> {c50an}
    1:2:1:1: SENITEM 0x561684411ae0 <e594> {c50ap} [POS]
    1:2:1:1:1: VARREF 0x561684411ba0 <e9056> {c50ax} @dt=0x561683f52100@(G/w1)  i_clk [RV] <- VAR 0x561683fd1880 <e39829> {c2aj} @dt=0x561683f52100@(G/w1)  i_clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x561684411eb0 <e61718#> {c54an} @dt=0x561683f5b8d0@(w136)p[3:0]
    1:2:2:1: COND 0x56168440b120 <e61716#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]
    1:2:2:1:1: VARREF 0x561684411d90 <e61712#> {c51ak} @dt=0x561683f52100@(G/w1)  i_reset_n [RV] <- VAR 0x561683f61ff0 <e39834> {c3aj} @dt=0x561683f52100@(G/w1)  i_reset_n [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x561684411f70 <e61713#> {c54aq} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [RV] <- VAR 0x561684410450 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:1:3: CONST 0x561684412330 <e61714#> {c52aq} @dt=0x561683f5b8d0@(w136)p[3:0]  136'h0
    1:2:2:2: VARREF 0x5616844120f0 <e9070> {c54ah} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [LV] => VAR 0x561684410290 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2: ALWAYS 0x561684412620 <e730> {c58ad} [always_comb]
    1:2:2: ASSIGN 0x5616844126e0 <e40254> {c59at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x5616844127a0 <e31498> {c59av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [RV] <- VAR 0x56168440ff30 <e31407> {c42ap} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__sum [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684412910 <e31532> {c59ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x5616844129e0 <e9100> {c59af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684410450 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x561684412b60 <e33308> {c59ap} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:2:3: CONST 0x561684412cd0 <e31531> {c59ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x561684412e40 <e31569> {c60at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: VARREF 0x561684412f00 <e31534> {c60av} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [RV] <- VAR 0x5616844100e0 <e31408> {c42au} @dt=0x561683f48ad0@(G/w34)  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__mult [VSTATIC]  WIRE
    1:2:2:2: SEL 0x561684413070 <e31568> {c60ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684413140 <e9169> {c60af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684410450 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616844132c0 <e33333> {c60ap} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:2:3: CONST 0x561684413430 <e31567> {c60ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616844135a0 <e31673> {c61at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: XOR 0x561684413660 <e31638> {c61be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684413720 <e31603> {c61ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x5616844137f0 <e9306> {c61av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684410290 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684413970 <e33358> {c61ba} @dt=0x561683f5ee30@(G/w8)  8'h0
    1:2:2:1:1:3: CONST 0x561684413ae0 <e31602> {c61ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684413c50 <e31637> {c61bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684413d20 <e9373> {c61bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684410290 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684413ea0 <e33383> {c61bl} @dt=0x561683f5ee30@(G/w8)  8'h22
    1:2:2:1:2:3: CONST 0x561684414010 <e31636> {c61bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684414180 <e31672> {c61ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684414250 <e9238> {c61af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684410450 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616844143d0 <e33408> {c61ap} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:2:3: CONST 0x561684414540 <e31671> {c61ap} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2: ASSIGN 0x5616844146b0 <e31777> {c62at} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1: ADD 0x561684414770 <e31742> {c62be} @dt=0x561683f48ad0@(G/w34)
    1:2:2:1:1: SEL 0x561684414830 <e31707> {c62ba} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:1:1: VARREF 0x561684414900 <e9514> {c62av} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684410290 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:1:2: CONST 0x561684414a80 <e33433> {c62ba} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:1:1:3: CONST 0x561684414bf0 <e31706> {c62ba} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:1:2: SEL 0x561684414d60 <e31741> {c62bl} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:1:2:1: VARREF 0x561684414e30 <e9581> {c62bg} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [RV] <- VAR 0x561684410290 <e8930> {c43aw} @dt=0x561683f5b8d0@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops [VSTATIC]  VAR
    1:2:2:1:2:2: CONST 0x561684414fb0 <e33458> {c62bl} @dt=0x561683f5ee30@(G/w8)  8'h44
    1:2:2:1:2:3: CONST 0x561684415120 <e31740> {c62bl} @dt=0x561683f4f080@(G/w32)  32'h22
    1:2:2:2: SEL 0x561684415290 <e31776> {c62ap} @dt=0x561683f48ad0@(G/w34) decl[3:0]]/34
    1:2:2:2:1: VARREF 0x561684415360 <e9446> {c62af} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [LV] => VAR 0x561684410450 <e8941> {c43bd} @dt=0x561683f5bf70@(w136)p[3:0]  top__DOT__gen1__BRA__3__KET____DOT__gen2__BRA__15__KET____DOT__example__DOT__flops_next [VSTATIC]  VAR
    1:2:2:2:2: CONST 0x5616844154e0 <e33483> {c62ap} @dt=0x561683f5ee30@(G/w8)  8'h66
    1:2:2:2:3: CONST 0x561684415650 <e31775> {c62ap} @dt=0x561683f4f080@(G/w32)  32'h22
    3: TYPETABLE 0x561683f34550 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x561683f555c0 <e42916> {c25bf} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x561683f52100 <e262> {c18aq} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x561683f555c0 <e42916> {c25bf} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x561683f5ee30 <e8980> {c45ax} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x561683f614e0 <e9797> {c24bh} @dt=this@(G/w10)  logic [GENERIC] kwd=logic range=[9:0]
		detailed  ->  BASICDTYPE 0x561683f60f60 <e9873> {c25bf} @dt=this@(G/w11)  logic [GENERIC] kwd=logic range=[10:0]
		detailed  ->  BASICDTYPE 0x561683f4f080 <e9677> {c6ak} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x561683f515e0 <e1014> {c16ai} @dt=this@(G/sw32)  integer [GENERIC] kwd=integer range=[31:0]
		detailed  ->  BASICDTYPE 0x561683f54650 <e23453> {c4ak} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x561683f48ad0 <e9655> {c4aj} @dt=this@(G/w34)  logic [GENERIC] kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x561683f47ce0 <e19> {c4ak} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f48050 <e24> {c4an} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f484d0 <e32> {c4ar} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f48bb0 <e72> {c5ak} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f49ef0 <e127> {c6al} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f52100 <e262> {c18aq} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x561683f5ab90 <e515> {c43ak} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f4f160 <e998> {c10ao} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x561683f4f9e0 <e1006> {c11ao} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x561683f515e0 <e1014> {c16ai} @dt=this@(G/sw32)  integer [GENERIC] kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x561683f47730 <e1029> {c18aq} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f47320 <e1058> {c18al} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f5eb00 <e1098> {c18aq} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x561683f5e680 <e1146> {c18az} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f5e0f0 <e1253> {c18aq} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f5d920 <e1434> {c18aq} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f518c0 <e1469> {c16am} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    3:1: BASICDTYPE 0x561683f5dc80 <e2258> {c19as} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f5dad0 <e2985> {c19as} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f56b40 <e8865> {c34aj} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x561683f56f80 <e8873> {c35aj} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x561683f57a50 <e8886> {c36aj} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x561683f58520 <e8894> {c37aj} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x561683f58ff0 <e8902> {c38ak} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f59b10 <e8910> {c42ai} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x561683f5a1c0 <e8918> {c42ai} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x561683f590d0 <e8926> {c43ad} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: PACKARRAYDTYPE 0x561683f5b8d0 <e8929> {c43aj} @dt=this@(w136)p[3:0] refdt=0x561683f48ad0(G/w34) [3:0]
    3:1:2: RANGE 0x561683f5b9a0 <e546> {c43aj}
    3:1:2:2: CONST 0x561684063470 <e31418> {c43ak} @dt=0x561683f54650@(G/sw32)  32'sh3
    3:1:2:3: CONST 0x5616840635a0 <e31428> {c43am} @dt=0x561683f54650@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x561683f5af80 <e8937> {c43ad} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: PACKARRAYDTYPE 0x561683f5bf70 <e8940> {c43aj} @dt=this@(w136)p[3:0] refdt=0x561683f48ad0(G/w34) [3:0]
    3:1:2: RANGE 0x561683f5c3e0 <e546> {c43aj}
    3:1:2:2: CONST 0x5616840636d0 <e31438> {c43ak} @dt=0x561683f54650@(G/sw32)  32'sh3
    3:1:2:3: CONST 0x561684063800 <e31448> {c43am} @dt=0x561683f54650@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x561683f574d0 <e8951> {c45ax} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f55410 <e8969> {c45ax} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: BASICDTYPE 0x561683f5ee30 <e8980> {c45ax} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x561683f54d30 <e9061> {c52an} @dt=this@(sw136)  logic kwd=logic range=[135:0]
    3:1: BASICDTYPE 0x561683f60420 <e9065> {c52aq} @dt=this@(w136)  logic kwd=logic range=[135:0]
    3:1: BASICDTYPE 0x561683f47400 <e9634> {c2aj} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x561683f47810 <e9642> {c3aj} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x561683f48ad0 <e9655> {c4aj} @dt=this@(G/w34)  logic [GENERIC] kwd=logic range=[33:0]
    3:1: PACKARRAYDTYPE 0x561683f48d60 <e9658> {c4aj} @dt=this@(w544)p[15:0] refdt=0x561683f48ad0(G/w34) [15:0]
    3:1:2: RANGE 0x561683f49150 <e55> {c4aj}
    3:1:2:2: CONST 0x561683f5ecc0 <e23458> {c4ak} @dt=0x561683f54650@(G/sw32)  32'shf
    3:1:2:3: CONST 0x56168402c2f0 <e23468> {c4an} @dt=0x561683f54650@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x561683f49e10 <e9666> {c5aj} @dt=this@(w34)  logic kwd=logic range=[33:0]
    3:1: PACKARRAYDTYPE 0x561683f49fd0 <e9669> {c5aj} @dt=this@(w170)p[4:0] refdt=0x561683f48ad0(G/w34) [4:0]
    3:1:2: RANGE 0x561683f4a440 <e110> {c5aj}
    3:1:2:2: CONST 0x56168402c420 <e23478> {c5ak} @dt=0x561683f54650@(G/sw32)  32'sh4
    3:1:2:3: CONST 0x56168402c550 <e23488> {c5am} @dt=0x561683f54650@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x561683f4f080 <e9677> {c6ak} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f50b70 <e9685> {c14ag} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: PACKARRAYDTYPE 0x561683f50aa0 <e9688> {c14ag} @dt=this@(w2048)p[63:0] refdt=0x561683f4f080(G/w32) [63:0]
    3:1:2: RANGE 0x561683f50ff0 <e215> {c14ag}
    3:1:2:2: CONST 0x56168402c8e0 <e23520> {c14ah} @dt=0x561683f54650@(G/sw32)  32'sh3f
    3:1:2:3: CONST 0x56168402ca10 <e23530> {c14ak} @dt=0x561683f54650@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x561683f614e0 <e9797> {c24bh} @dt=this@(G/w10)  logic [GENERIC] kwd=logic range=[9:0]
    3:1: BASICDTYPE 0x561683f60f60 <e9873> {c25bf} @dt=this@(G/w11)  logic [GENERIC] kwd=logic range=[10:0]
    3:1: BASICDTYPE 0x561683f54650 <e23453> {c4ak} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x561683f555c0 <e42916> {c25bf} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
