###############################################################
#  Generated by:      Cadence Innovus 16.20-p002_1
#  OS:                Linux x86_64(Host ID gordon.ece.northwestern.edu)
#  Generated on:      Sat May 25 20:08:07 2024
#  Design:            key_generation
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 400 -prefix Top_postRoute -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin ModInv_res_reg[125]/CK 
Endpoint:   ModInv_res_reg[125]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[125]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.110
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.109 | 
     | ModInv_res_reg[125]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.109 | 
     | ModInv_res_reg[125]/Q  |  v   | u_out[125]     | DFF_X1   | 0.081 |   0.081 |   -0.028 | 
     | ModInv_g75604/A1       |  v   | u_out[125]     | AOI22_X1 | 0.000 |   0.081 |   -0.028 | 
     | ModInv_g75604/ZN       |  ^   | ModInv_n_68738 | AOI22_X1 | 0.022 |   0.103 |   -0.006 | 
     | ModInv_g75476/A        |  ^   | ModInv_n_68738 | INV_X1   | 0.000 |   0.103 |   -0.006 | 
     | ModInv_g75476/ZN       |  v   | ModInv_n_68606 | INV_X1   | 0.008 |   0.110 |    0.002 | 
     | ModInv_res_reg[125]/D  |  v   | ModInv_n_68606 | DFF_X1   | 0.000 |   0.110 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.109 | 
     | ModInv_res_reg[125]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.109 | 
     +---------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin ModInv_res_reg[123]/CK 
Endpoint:   ModInv_res_reg[123]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[123]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.111
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.109 | 
     | ModInv_res_reg[123]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.109 | 
     | ModInv_res_reg[123]/Q  |  v   | u_out[123]     | DFF_X1   | 0.082 |   0.082 |   -0.027 | 
     | ModInv_g75606/A1       |  v   | u_out[123]     | AOI22_X1 | 0.000 |   0.082 |   -0.027 | 
     | ModInv_g75606/ZN       |  ^   | ModInv_n_68742 | AOI22_X1 | 0.021 |   0.103 |   -0.006 | 
     | ModInv_g75478/A        |  ^   | ModInv_n_68742 | INV_X1   | 0.000 |   0.103 |   -0.006 | 
     | ModInv_g75478/ZN       |  v   | ModInv_n_68608 | INV_X1   | 0.008 |   0.111 |    0.002 | 
     | ModInv_res_reg[123]/D  |  v   | ModInv_n_68608 | DFF_X1   | 0.000 |   0.111 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.109 | 
     | ModInv_res_reg[123]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.109 | 
     +---------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin ModInv_res_reg[18]/CK 
Endpoint:   ModInv_res_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.111
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.109 | 
     | ModInv_res_reg[18]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.109 | 
     | ModInv_res_reg[18]/Q  |  v   | u_out[18]      | DFF_X1   | 0.073 |   0.073 |   -0.036 | 
     | ModInv_g75711/A1      |  v   | u_out[18]      | AOI22_X1 | 0.000 |   0.073 |   -0.036 | 
     | ModInv_g75711/ZN      |  ^   | ModInv_n_68952 | AOI22_X1 | 0.029 |   0.102 |   -0.007 | 
     | ModInv_g75583/A       |  ^   | ModInv_n_68952 | INV_X1   | 0.000 |   0.102 |   -0.007 | 
     | ModInv_g75583/ZN      |  v   | ModInv_n_68713 | INV_X1   | 0.008 |   0.111 |    0.002 | 
     | ModInv_res_reg[18]/D  |  v   | ModInv_n_68713 | DFF_X1   | 0.000 |   0.111 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.109 | 
     | ModInv_res_reg[18]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.109 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin ModInv_res_reg[122]/CK 
Endpoint:   ModInv_res_reg[122]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[122]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.111
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.109 | 
     | ModInv_res_reg[122]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.109 | 
     | ModInv_res_reg[122]/Q  |  v   | u_out[122]     | DFF_X1   | 0.081 |   0.081 |   -0.028 | 
     | ModInv_g75607/A1       |  v   | u_out[122]     | AOI22_X1 | 0.000 |   0.081 |   -0.028 | 
     | ModInv_g75607/ZN       |  ^   | ModInv_n_68744 | AOI22_X1 | 0.022 |   0.103 |   -0.006 | 
     | ModInv_g75479/A        |  ^   | ModInv_n_68744 | INV_X1   | 0.000 |   0.103 |   -0.006 | 
     | ModInv_g75479/ZN       |  v   | ModInv_n_68609 | INV_X1   | 0.008 |   0.111 |    0.002 | 
     | ModInv_res_reg[122]/D  |  v   | ModInv_n_68609 | DFF_X1   | 0.000 |   0.111 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.109 | 
     | ModInv_res_reg[122]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.109 | 
     +---------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin ModInv_res_reg[108]/CK 
Endpoint:   ModInv_res_reg[108]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[108]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.111
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.109 | 
     | ModInv_res_reg[108]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.109 | 
     | ModInv_res_reg[108]/Q  |  v   | u_out[108]     | DFF_X1   | 0.082 |   0.082 |   -0.028 | 
     | ModInv_g75621/A1       |  v   | u_out[108]     | AOI22_X1 | 0.000 |   0.082 |   -0.028 | 
     | ModInv_g75621/ZN       |  ^   | ModInv_n_68772 | AOI22_X1 | 0.022 |   0.103 |   -0.006 | 
     | ModInv_g75493/A        |  ^   | ModInv_n_68772 | INV_X1   | 0.000 |   0.103 |   -0.006 | 
     | ModInv_g75493/ZN       |  v   | ModInv_n_68623 | INV_X1   | 0.008 |   0.111 |    0.002 | 
     | ModInv_res_reg[108]/D  |  v   | ModInv_n_68623 | DFF_X1   | 0.000 |   0.111 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.109 | 
     | ModInv_res_reg[108]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.109 | 
     +---------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin ModInv_res_reg[118]/CK 
Endpoint:   ModInv_res_reg[118]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[118]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.111
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[118]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[118]/Q  |  v   | u_out[118]     | DFF_X1   | 0.081 |   0.081 |   -0.028 | 
     | ModInv_g75611/A1       |  v   | u_out[118]     | AOI22_X1 | 0.000 |   0.081 |   -0.028 | 
     | ModInv_g75611/ZN       |  ^   | ModInv_n_68752 | AOI22_X1 | 0.022 |   0.103 |   -0.006 | 
     | ModInv_g75483/A        |  ^   | ModInv_n_68752 | INV_X1   | 0.000 |   0.103 |   -0.006 | 
     | ModInv_g75483/ZN       |  v   | ModInv_n_68613 | INV_X1   | 0.008 |   0.111 |    0.002 | 
     | ModInv_res_reg[118]/D  |  v   | ModInv_n_68613 | DFF_X1   | 0.000 |   0.111 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[118]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +---------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin ModInv_res_reg[42]/CK 
Endpoint:   ModInv_res_reg[42]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[42]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.111
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[42]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[42]/Q  |  v   | u_out[42]      | DFF_X1   | 0.079 |   0.079 |   -0.031 | 
     | ModInv_g75688/A1      |  v   | u_out[42]      | AOI22_X1 | 0.000 |   0.079 |   -0.031 | 
     | ModInv_g75688/ZN      |  ^   | ModInv_n_68906 | AOI22_X1 | 0.024 |   0.104 |   -0.006 | 
     | ModInv_g75560/A       |  ^   | ModInv_n_68906 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75560/ZN      |  v   | ModInv_n_68690 | INV_X1   | 0.008 |   0.111 |    0.002 | 
     | ModInv_res_reg[42]/D  |  v   | ModInv_n_68690 | DFF_X1   | 0.000 |   0.111 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[42]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin ModInv_res_reg[84]/CK 
Endpoint:   ModInv_res_reg[84]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[84]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.111
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[84]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[84]/Q  |  v   | u_out[84]      | DFF_X1   | 0.082 |   0.082 |   -0.028 | 
     | ModInv_g75645/A1      |  v   | u_out[84]      | AOI22_X1 | 0.000 |   0.082 |   -0.028 | 
     | ModInv_g75645/ZN      |  ^   | ModInv_n_68820 | AOI22_X1 | 0.021 |   0.104 |   -0.006 | 
     | ModInv_g75517/A       |  ^   | ModInv_n_68820 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75517/ZN      |  v   | ModInv_n_68647 | INV_X1   | 0.008 |   0.111 |    0.002 | 
     | ModInv_res_reg[84]/D  |  v   | ModInv_n_68647 | DFF_X1   | 0.000 |   0.111 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[84]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin ModInv_res_reg[51]/CK 
Endpoint:   ModInv_res_reg[51]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[51]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[51]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[51]/Q  |  v   | u_out[51]      | DFF_X1   | 0.082 |   0.082 |   -0.028 | 
     | ModInv_g75678/A1      |  v   | u_out[51]      | AOI22_X1 | 0.000 |   0.082 |   -0.028 | 
     | ModInv_g75678/ZN      |  ^   | ModInv_n_68886 | AOI22_X1 | 0.022 |   0.104 |   -0.006 | 
     | ModInv_g75550/A       |  ^   | ModInv_n_68886 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75550/ZN      |  v   | ModInv_n_68680 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[51]/D  |  v   | ModInv_n_68680 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[51]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin ModInv_res_reg[76]/CK 
Endpoint:   ModInv_res_reg[76]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[76]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[76]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[76]/Q  |  v   | u_out[76]      | DFF_X1   | 0.082 |   0.082 |   -0.028 | 
     | ModInv_g75653/A1      |  v   | u_out[76]      | AOI22_X1 | 0.000 |   0.082 |   -0.028 | 
     | ModInv_g75653/ZN      |  ^   | ModInv_n_68836 | AOI22_X1 | 0.022 |   0.104 |   -0.006 | 
     | ModInv_g75525/A       |  ^   | ModInv_n_68836 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75525/ZN      |  v   | ModInv_n_68655 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[76]/D  |  v   | ModInv_n_68655 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[76]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin ModInv_res_reg[10]/CK 
Endpoint:   ModInv_res_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[10]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.115
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[10]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[10]/Q  |  ^   | u_out[10]      | DFF_X1   | 0.080 |   0.080 |   -0.030 | 
     | ModInv_g75720/A1      |  ^   | u_out[10]      | AOI22_X1 | 0.000 |   0.080 |   -0.030 | 
     | ModInv_g75720/ZN      |  v   | ModInv_n_68970 | AOI22_X1 | 0.022 |   0.102 |   -0.008 | 
     | ModInv_g75592/A       |  v   | ModInv_n_68970 | INV_X1   | 0.000 |   0.102 |   -0.008 | 
     | ModInv_g75592/ZN      |  ^   | ModInv_n_68722 | INV_X1   | 0.014 |   0.115 |    0.005 | 
     | ModInv_res_reg[10]/D  |  ^   | ModInv_n_68722 | DFF_X1   | 0.000 |   0.115 |    0.005 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[10]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin ModInv_res_reg[124]/CK 
Endpoint:   ModInv_res_reg[124]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[124]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[124]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[124]/Q  |  v   | u_out[124]     | DFF_X1   | 0.083 |   0.083 |   -0.027 | 
     | ModInv_g75605/A1       |  v   | u_out[124]     | AOI22_X1 | 0.000 |   0.083 |   -0.027 | 
     | ModInv_g75605/ZN       |  ^   | ModInv_n_68740 | AOI22_X1 | 0.021 |   0.104 |   -0.006 | 
     | ModInv_g75477/A        |  ^   | ModInv_n_68740 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75477/ZN       |  v   | ModInv_n_68607 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[124]/D  |  v   | ModInv_n_68607 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[124]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +---------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin ModInv_res_reg[81]/CK 
Endpoint:   ModInv_res_reg[81]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[81]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[81]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[81]/Q  |  v   | u_out[81]      | DFF_X1   | 0.082 |   0.082 |   -0.028 | 
     | ModInv_g75648/A1      |  v   | u_out[81]      | AOI22_X1 | 0.000 |   0.082 |   -0.028 | 
     | ModInv_g75648/ZN      |  ^   | ModInv_n_68826 | AOI22_X1 | 0.022 |   0.104 |   -0.006 | 
     | ModInv_g75520/A       |  ^   | ModInv_n_68826 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75520/ZN      |  v   | ModInv_n_68650 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[81]/D  |  v   | ModInv_n_68650 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[81]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin ModInv_res_reg[111]/CK 
Endpoint:   ModInv_res_reg[111]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[111]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[111]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[111]/Q  |  v   | u_out[111]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75618/A1       |  v   | u_out[111]     | AOI22_X1 | 0.000 |   0.083 |   -0.027 | 
     | ModInv_g75618/ZN       |  ^   | ModInv_n_68766 | AOI22_X1 | 0.021 |   0.104 |   -0.006 | 
     | ModInv_g75490/A        |  ^   | ModInv_n_68766 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75490/ZN       |  v   | ModInv_n_68620 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[111]/D  |  v   | ModInv_n_68620 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[111]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +---------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin ModInv_res_reg[96]/CK 
Endpoint:   ModInv_res_reg[96]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[96]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[96]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[96]/Q  |  v   | u_out[96]      | DFF_X1   | 0.081 |   0.081 |   -0.030 | 
     | ModInv_g75633/A1      |  v   | u_out[96]      | AOI22_X1 | 0.000 |   0.081 |   -0.029 | 
     | ModInv_g75633/ZN      |  ^   | ModInv_n_68796 | AOI22_X1 | 0.023 |   0.104 |   -0.006 | 
     | ModInv_g75505/A       |  ^   | ModInv_n_68796 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75505/ZN      |  v   | ModInv_n_68635 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[96]/D  |  v   | ModInv_n_68635 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[96]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin ModInv_res_reg[77]/CK 
Endpoint:   ModInv_res_reg[77]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[77]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[77]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[77]/Q  |  v   | u_out[77]      | DFF_X1   | 0.083 |   0.083 |   -0.027 | 
     | ModInv_g75652/A1      |  v   | u_out[77]      | AOI22_X1 | 0.000 |   0.083 |   -0.027 | 
     | ModInv_g75652/ZN      |  ^   | ModInv_n_68834 | AOI22_X1 | 0.021 |   0.104 |   -0.006 | 
     | ModInv_g75524/A       |  ^   | ModInv_n_68834 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75524/ZN      |  v   | ModInv_n_68654 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[77]/D  |  v   | ModInv_n_68654 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[77]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin ModInv_res_reg[71]/CK 
Endpoint:   ModInv_res_reg[71]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[71]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[71]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[71]/Q  |  v   | u_out[71]      | DFF_X1   | 0.082 |   0.082 |   -0.029 | 
     | ModInv_g75658/A1      |  v   | u_out[71]      | AOI22_X1 | 0.000 |   0.082 |   -0.028 | 
     | ModInv_g75658/ZN      |  ^   | ModInv_n_68846 | AOI22_X1 | 0.022 |   0.104 |   -0.007 | 
     | ModInv_g75530/A       |  ^   | ModInv_n_68846 | INV_X1   | 0.000 |   0.104 |   -0.007 | 
     | ModInv_g75530/ZN      |  v   | ModInv_n_68660 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[71]/D  |  v   | ModInv_n_68660 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[71]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin ModInv_res_reg[79]/CK 
Endpoint:   ModInv_res_reg[79]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[79]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[79]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[79]/Q  |  v   | u_out[79]      | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75650/A1      |  v   | u_out[79]      | AOI22_X1 | 0.000 |   0.083 |   -0.027 | 
     | ModInv_g75650/ZN      |  ^   | ModInv_n_68830 | AOI22_X1 | 0.021 |   0.104 |   -0.006 | 
     | ModInv_g75522/A       |  ^   | ModInv_n_68830 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75522/ZN      |  v   | ModInv_n_68652 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[79]/D  |  v   | ModInv_n_68652 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[79]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin ModInv_res_reg[90]/CK 
Endpoint:   ModInv_res_reg[90]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[90]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[90]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[90]/Q  |  v   | u_out[90]      | DFF_X1   | 0.082 |   0.082 |   -0.028 | 
     | ModInv_g75638/A1      |  v   | u_out[90]      | AOI22_X1 | 0.000 |   0.082 |   -0.028 | 
     | ModInv_g75638/ZN      |  ^   | ModInv_n_68806 | AOI22_X1 | 0.022 |   0.104 |   -0.006 | 
     | ModInv_g75510/A       |  ^   | ModInv_n_68806 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75510/ZN      |  v   | ModInv_n_68640 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[90]/D  |  v   | ModInv_n_68640 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[90]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin ModInv_res_reg[54]/CK 
Endpoint:   ModInv_res_reg[54]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[54]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[54]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[54]/Q  |  v   | u_out[54]      | DFF_X1   | 0.083 |   0.083 |   -0.027 | 
     | ModInv_g75675/A1      |  v   | u_out[54]      | AOI22_X1 | 0.000 |   0.083 |   -0.027 | 
     | ModInv_g75675/ZN      |  ^   | ModInv_n_68880 | AOI22_X1 | 0.021 |   0.104 |   -0.006 | 
     | ModInv_g75547/A       |  ^   | ModInv_n_68880 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75547/ZN      |  v   | ModInv_n_68677 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[54]/D  |  v   | ModInv_n_68677 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[54]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin ModInv_res_reg[83]/CK 
Endpoint:   ModInv_res_reg[83]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[83]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[83]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[83]/Q  |  v   | u_out[83]      | DFF_X1   | 0.083 |   0.083 |   -0.027 | 
     | ModInv_g75646/A1      |  v   | u_out[83]      | AOI22_X1 | 0.000 |   0.083 |   -0.027 | 
     | ModInv_g75646/ZN      |  ^   | ModInv_n_68822 | AOI22_X1 | 0.021 |   0.104 |   -0.006 | 
     | ModInv_g75518/A       |  ^   | ModInv_n_68822 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75518/ZN      |  v   | ModInv_n_68648 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[83]/D  |  v   | ModInv_n_68648 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[83]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin ModInv_res_reg[91]/CK 
Endpoint:   ModInv_res_reg[91]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[91]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.110 | 
     | ModInv_res_reg[91]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.110 | 
     | ModInv_res_reg[91]/Q  |  v   | u_out[91]      | DFF_X1   | 0.082 |   0.082 |   -0.028 | 
     | ModInv_g75639/A1      |  v   | u_out[91]      | AOI22_X1 | 0.000 |   0.082 |   -0.028 | 
     | ModInv_g75639/ZN      |  ^   | ModInv_n_68808 | AOI22_X1 | 0.022 |   0.104 |   -0.006 | 
     | ModInv_g75511/A       |  ^   | ModInv_n_68808 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75511/ZN      |  v   | ModInv_n_68641 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[91]/D  |  v   | ModInv_n_68641 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.110 | 
     | ModInv_res_reg[91]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin ModInv_res_reg[107]/CK 
Endpoint:   ModInv_res_reg[107]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[107]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[107]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[107]/Q  |  v   | u_out[107]     | DFF_X1   | 0.082 |   0.082 |   -0.028 | 
     | ModInv_g75623/A1       |  v   | u_out[107]     | AOI22_X1 | 0.000 |   0.082 |   -0.028 | 
     | ModInv_g75623/ZN       |  ^   | ModInv_n_68776 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75495/A        |  ^   | ModInv_n_68776 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75495/ZN       |  v   | ModInv_n_68625 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[107]/D  |  v   | ModInv_n_68625 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[107]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin ModInv_res_reg[78]/CK 
Endpoint:   ModInv_res_reg[78]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[78]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[78]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[78]/Q  |  v   | u_out[78]      | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75651/A1      |  v   | u_out[78]      | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75651/ZN      |  ^   | ModInv_n_68832 | AOI22_X1 | 0.022 |   0.104 |   -0.006 | 
     | ModInv_g75523/A       |  ^   | ModInv_n_68832 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75523/ZN      |  v   | ModInv_n_68653 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[78]/D  |  v   | ModInv_n_68653 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[78]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin ModInv_res_reg[103]/CK 
Endpoint:   ModInv_res_reg[103]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[103]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[103]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[103]/Q  |  v   | u_out[103]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75626/A1       |  v   | u_out[103]     | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75626/ZN       |  ^   | ModInv_n_68782 | AOI22_X1 | 0.021 |   0.104 |   -0.006 | 
     | ModInv_g75498/A        |  ^   | ModInv_n_68782 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75498/ZN       |  v   | ModInv_n_68628 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[103]/D  |  v   | ModInv_n_68628 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[103]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin ModInv_res_reg[73]/CK 
Endpoint:   ModInv_res_reg[73]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[73]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[73]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[73]/Q  |  v   | u_out[73]      | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75654/A1      |  v   | u_out[73]      | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75654/ZN      |  ^   | ModInv_n_68838 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75526/A       |  ^   | ModInv_n_68838 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75526/ZN      |  v   | ModInv_n_68656 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[73]/D  |  v   | ModInv_n_68656 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[73]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin ModInv_res_reg[74]/CK 
Endpoint:   ModInv_res_reg[74]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[74]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[74]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[74]/Q  |  v   | u_out[74]      | DFF_X1   | 0.082 |   0.082 |   -0.029 | 
     | ModInv_g75656/A1      |  v   | u_out[74]      | AOI22_X1 | 0.000 |   0.082 |   -0.029 | 
     | ModInv_g75656/ZN      |  ^   | ModInv_n_68842 | AOI22_X1 | 0.022 |   0.104 |   -0.007 | 
     | ModInv_g75528/A       |  ^   | ModInv_n_68842 | INV_X1   | 0.000 |   0.104 |   -0.007 | 
     | ModInv_g75528/ZN      |  v   | ModInv_n_68658 | INV_X1   | 0.009 |   0.112 |    0.002 | 
     | ModInv_res_reg[74]/D  |  v   | ModInv_n_68658 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[74]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin ModInv_res_reg[117]/CK 
Endpoint:   ModInv_res_reg[117]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[117]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.112
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[117]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[117]/Q  |  v   | u_out[117]     | DFF_X1   | 0.082 |   0.082 |   -0.029 | 
     | ModInv_g75612/A1       |  v   | u_out[117]     | AOI22_X1 | 0.000 |   0.082 |   -0.029 | 
     | ModInv_g75612/ZN       |  ^   | ModInv_n_68754 | AOI22_X1 | 0.022 |   0.104 |   -0.006 | 
     | ModInv_g75484/A        |  ^   | ModInv_n_68754 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75484/ZN       |  v   | ModInv_n_68614 | INV_X1   | 0.008 |   0.112 |    0.002 | 
     | ModInv_res_reg[117]/D  |  v   | ModInv_n_68614 | DFF_X1   | 0.000 |   0.112 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[117]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin ModInv_res_reg[121]/CK 
Endpoint:   ModInv_res_reg[121]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[121]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[121]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[121]/Q  |  v   | u_out[121]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75608/A1       |  v   | u_out[121]     | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75608/ZN       |  ^   | ModInv_n_68746 | AOI22_X1 | 0.021 |   0.104 |   -0.007 | 
     | ModInv_g75480/A        |  ^   | ModInv_n_68746 | INV_X1   | 0.000 |   0.104 |   -0.007 | 
     | ModInv_g75480/ZN       |  v   | ModInv_n_68610 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[121]/D  |  v   | ModInv_n_68610 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[121]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin ModInv_res_reg[113]/CK 
Endpoint:   ModInv_res_reg[113]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[113]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[113]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[113]/Q  |  v   | u_out[113]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75616/A1       |  v   | u_out[113]     | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75616/ZN       |  ^   | ModInv_n_68762 | AOI22_X1 | 0.022 |   0.104 |   -0.006 | 
     | ModInv_g75488/A        |  ^   | ModInv_n_68762 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75488/ZN       |  v   | ModInv_n_68618 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[113]/D  |  v   | ModInv_n_68618 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[113]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin ModInv_res_reg[80]/CK 
Endpoint:   ModInv_res_reg[80]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[80]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[80]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[80]/Q  |  v   | u_out[80]      | DFF_X1   | 0.082 |   0.082 |   -0.028 | 
     | ModInv_g75649/A1      |  v   | u_out[80]      | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75649/ZN      |  ^   | ModInv_n_68828 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75521/A       |  ^   | ModInv_n_68828 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75521/ZN      |  v   | ModInv_n_68651 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[80]/D  |  v   | ModInv_n_68651 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[80]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin ModInv_res_reg[64]/CK 
Endpoint:   ModInv_res_reg[64]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[64]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[64]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[64]/Q  |  v   | u_out[64]      | DFF_X1   | 0.082 |   0.082 |   -0.029 | 
     | ModInv_g75665/A1      |  v   | u_out[64]      | AOI22_X1 | 0.000 |   0.082 |   -0.029 | 
     | ModInv_g75665/ZN      |  ^   | ModInv_n_68860 | AOI22_X1 | 0.023 |   0.104 |   -0.006 | 
     | ModInv_g75537/A       |  ^   | ModInv_n_68860 | INV_X1   | 0.000 |   0.104 |   -0.006 | 
     | ModInv_g75537/ZN      |  v   | ModInv_n_68667 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[64]/D  |  v   | ModInv_n_68667 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[64]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin ModInv_res_reg[127]/CK 
Endpoint:   ModInv_res_reg[127]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[127]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[127]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[127]/Q  |  v   | u_out[127]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75602/A1       |  v   | u_out[127]     | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75602/ZN       |  ^   | ModInv_n_68732 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75474/A        |  ^   | ModInv_n_68732 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75474/ZN       |  v   | ModInv_n_68604 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[127]/D  |  v   | ModInv_n_68604 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[127]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin ModInv_res_reg[59]/CK 
Endpoint:   ModInv_res_reg[59]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[59]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[59]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[59]/Q  |  v   | u_out[59]      | DFF_X1   | 0.082 |   0.082 |   -0.029 | 
     | ModInv_g75671/A1      |  v   | u_out[59]      | AOI22_X1 | 0.000 |   0.082 |   -0.029 | 
     | ModInv_g75671/ZN      |  ^   | ModInv_n_68872 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75543/A       |  ^   | ModInv_n_68872 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75543/ZN      |  v   | ModInv_n_68673 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[59]/D  |  v   | ModInv_n_68673 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[59]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin ModInv_res_reg[87]/CK 
Endpoint:   ModInv_res_reg[87]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[87]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[87]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[87]/Q  |  v   | u_out[87]      | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75642/A1      |  v   | u_out[87]      | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75642/ZN      |  ^   | ModInv_n_68814 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75514/A       |  ^   | ModInv_n_68814 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75514/ZN      |  v   | ModInv_n_68644 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[87]/D  |  v   | ModInv_n_68644 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[87]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin ModInv_res_reg[61]/CK 
Endpoint:   ModInv_res_reg[61]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[61]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[61]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[61]/Q  |  v   | u_out[61]      | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75668/A1      |  v   | u_out[61]      | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75668/ZN      |  ^   | ModInv_n_68866 | AOI22_X1 | 0.021 |   0.105 |   -0.007 | 
     | ModInv_g75540/A       |  ^   | ModInv_n_68866 | INV_X1   | 0.000 |   0.105 |   -0.007 | 
     | ModInv_g75540/ZN      |  v   | ModInv_n_68670 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[61]/D  |  v   | ModInv_n_68670 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[61]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin ModInv_res_reg[120]/CK 
Endpoint:   ModInv_res_reg[120]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[120]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[120]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[120]/Q  |  v   | u_out[120]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75609/A1       |  v   | u_out[120]     | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75609/ZN       |  ^   | ModInv_n_68748 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75481/A        |  ^   | ModInv_n_68748 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75481/ZN       |  v   | ModInv_n_68611 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[120]/D  |  v   | ModInv_n_68611 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[120]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin ModInv_res_reg[92]/CK 
Endpoint:   ModInv_res_reg[92]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[92]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[92]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[92]/Q  |  v   | u_out[92]      | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75637/A1      |  v   | u_out[92]      | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75637/ZN      |  ^   | ModInv_n_68804 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75509/A       |  ^   | ModInv_n_68804 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75509/ZN      |  v   | ModInv_n_68639 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[92]/D  |  v   | ModInv_n_68639 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[92]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin ModInv_res_reg[112]/CK 
Endpoint:   ModInv_res_reg[112]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[112]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[112]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[112]/Q  |  v   | u_out[112]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75617/A1       |  v   | u_out[112]     | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75617/ZN       |  ^   | ModInv_n_68764 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75489/A        |  ^   | ModInv_n_68764 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75489/ZN       |  v   | ModInv_n_68619 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[112]/D  |  v   | ModInv_n_68619 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[112]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin ModInv_res_reg[69]/CK 
Endpoint:   ModInv_res_reg[69]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[69]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[69]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[69]/Q  |  v   | u_out[69]      | DFF_X1   | 0.082 |   0.082 |   -0.029 | 
     | ModInv_g75660/A1      |  v   | u_out[69]      | AOI22_X1 | 0.000 |   0.083 |   -0.029 | 
     | ModInv_g75660/ZN      |  ^   | ModInv_n_68850 | AOI22_X1 | 0.022 |   0.104 |   -0.007 | 
     | ModInv_g75532/A       |  ^   | ModInv_n_68850 | INV_X1   | 0.000 |   0.104 |   -0.007 | 
     | ModInv_g75532/ZN      |  v   | ModInv_n_68662 | INV_X1   | 0.009 |   0.113 |    0.002 | 
     | ModInv_res_reg[69]/D  |  v   | ModInv_n_68662 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[69]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin ModInv_res_reg[110]/CK 
Endpoint:   ModInv_res_reg[110]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[110]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[110]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[110]/Q  |  v   | u_out[110]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75619/A1       |  v   | u_out[110]     | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75619/ZN       |  ^   | ModInv_n_68768 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75491/A        |  ^   | ModInv_n_68768 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75491/ZN       |  v   | ModInv_n_68621 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[110]/D  |  v   | ModInv_n_68621 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[110]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin ModInv_res_reg[98]/CK 
Endpoint:   ModInv_res_reg[98]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[98]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[98]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[98]/Q  |  v   | u_out[98]      | DFF_X1   | 0.082 |   0.082 |   -0.029 | 
     | ModInv_g75631/A1      |  v   | u_out[98]      | AOI22_X1 | 0.000 |   0.082 |   -0.029 | 
     | ModInv_g75631/ZN      |  ^   | ModInv_n_68792 | AOI22_X1 | 0.023 |   0.105 |   -0.006 | 
     | ModInv_g75503/A       |  ^   | ModInv_n_68792 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75503/ZN      |  v   | ModInv_n_68633 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[98]/D  |  v   | ModInv_n_68633 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[98]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin ModInv_res_reg[70]/CK 
Endpoint:   ModInv_res_reg[70]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[70]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[70]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[70]/Q  |  v   | u_out[70]      | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75659/A1      |  v   | u_out[70]      | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75659/ZN      |  ^   | ModInv_n_68848 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75531/A       |  ^   | ModInv_n_68848 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75531/ZN      |  v   | ModInv_n_68661 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[70]/D  |  v   | ModInv_n_68661 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[70]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin ModInv_res_reg[72]/CK 
Endpoint:   ModInv_res_reg[72]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[72]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[72]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[72]/Q  |  v   | u_out[72]      | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75657/A1      |  v   | u_out[72]      | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75657/ZN      |  ^   | ModInv_n_68844 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75529/A       |  ^   | ModInv_n_68844 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75529/ZN      |  v   | ModInv_n_68659 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[72]/D  |  v   | ModInv_n_68659 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[72]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin ModInv_res_reg[119]/CK 
Endpoint:   ModInv_res_reg[119]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[119]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[119]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[119]/Q  |  v   | u_out[119]     | DFF_X1   | 0.083 |   0.083 |   -0.029 | 
     | ModInv_g75610/A1       |  v   | u_out[119]     | AOI22_X1 | 0.000 |   0.083 |   -0.029 | 
     | ModInv_g75610/ZN       |  ^   | ModInv_n_68750 | AOI22_X1 | 0.022 |   0.104 |   -0.007 | 
     | ModInv_g75482/A        |  ^   | ModInv_n_68750 | INV_X1   | 0.000 |   0.104 |   -0.007 | 
     | ModInv_g75482/ZN       |  v   | ModInv_n_68612 | INV_X1   | 0.009 |   0.113 |    0.002 | 
     | ModInv_res_reg[119]/D  |  v   | ModInv_n_68612 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[119]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin ModInv_res_reg[22]/CK 
Endpoint:   ModInv_res_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[22]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[22]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[22]/Q  |  v   | u_out[22]      | DFF_X1   | 0.074 |   0.074 |   -0.037 | 
     | ModInv_g75707/A1      |  v   | u_out[22]      | AOI22_X1 | 0.000 |   0.074 |   -0.037 | 
     | ModInv_g75707/ZN      |  ^   | ModInv_n_68944 | AOI22_X1 | 0.030 |   0.105 |   -0.007 | 
     | ModInv_g75579/A       |  ^   | ModInv_n_68944 | INV_X1   | 0.000 |   0.105 |   -0.007 | 
     | ModInv_g75579/ZN      |  v   | ModInv_n_68709 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[22]/D  |  v   | ModInv_n_68709 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[22]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin ModInv_res_reg[66]/CK 
Endpoint:   ModInv_res_reg[66]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[66]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[66]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[66]/Q  |  v   | u_out[66]      | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75663/A1      |  v   | u_out[66]      | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75663/ZN      |  ^   | ModInv_n_68856 | AOI22_X1 | 0.021 |   0.104 |   -0.007 | 
     | ModInv_g75535/A       |  ^   | ModInv_n_68856 | INV_X1   | 0.000 |   0.104 |   -0.007 | 
     | ModInv_g75535/ZN      |  v   | ModInv_n_68665 | INV_X1   | 0.009 |   0.113 |    0.002 | 
     | ModInv_res_reg[66]/D  |  v   | ModInv_n_68665 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[66]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin ModInv_res_reg[85]/CK 
Endpoint:   ModInv_res_reg[85]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[85]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[85]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[85]/Q  |  v   | u_out[85]      | DFF_X1   | 0.084 |   0.084 |   -0.028 | 
     | ModInv_g75644/A1      |  v   | u_out[85]      | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75644/ZN      |  ^   | ModInv_n_68818 | AOI22_X1 | 0.021 |   0.105 |   -0.006 | 
     | ModInv_g75516/A       |  ^   | ModInv_n_68818 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75516/ZN      |  v   | ModInv_n_68646 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[85]/D  |  v   | ModInv_n_68646 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[85]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin ModInv_res_reg[109]/CK 
Endpoint:   ModInv_res_reg[109]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[109]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.111 | 
     | ModInv_res_reg[109]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.111 | 
     | ModInv_res_reg[109]/Q  |  v   | u_out[109]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75620/A1       |  v   | u_out[109]     | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75620/ZN       |  ^   | ModInv_n_68770 | AOI22_X1 | 0.022 |   0.105 |   -0.007 | 
     | ModInv_g75492/A        |  ^   | ModInv_n_68770 | INV_X1   | 0.000 |   0.105 |   -0.007 | 
     | ModInv_g75492/ZN       |  v   | ModInv_n_68622 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[109]/D  |  v   | ModInv_n_68622 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.111 | 
     | ModInv_res_reg[109]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.111 | 
     +---------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin ModInv_res_reg[15]/CK 
Endpoint:   ModInv_res_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[15]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.117
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[15]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[15]/Q  |  ^   | u_out[15]      | DFF_X1   | 0.082 |   0.082 |   -0.029 | 
     | ModInv_g75714/A1      |  ^   | u_out[15]      | AOI22_X1 | 0.000 |   0.082 |   -0.029 | 
     | ModInv_g75714/ZN      |  v   | ModInv_n_68958 | AOI22_X1 | 0.022 |   0.104 |   -0.007 | 
     | ModInv_g75586/A       |  v   | ModInv_n_68958 | INV_X1   | 0.000 |   0.104 |   -0.007 | 
     | ModInv_g75586/ZN      |  ^   | ModInv_n_68716 | INV_X1   | 0.013 |   0.117 |    0.005 | 
     | ModInv_res_reg[15]/D  |  ^   | ModInv_n_68716 | DFF_X1   | 0.000 |   0.117 |    0.005 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[15]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin ModInv_res_reg[82]/CK 
Endpoint:   ModInv_res_reg[82]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[82]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[82]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[82]/Q  |  v   | u_out[82]      | DFF_X1   | 0.083 |   0.083 |   -0.029 | 
     | ModInv_g75647/A1      |  v   | u_out[82]      | AOI22_X1 | 0.000 |   0.083 |   -0.029 | 
     | ModInv_g75647/ZN      |  ^   | ModInv_n_68824 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75519/A       |  ^   | ModInv_n_68824 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75519/ZN      |  v   | ModInv_n_68649 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[82]/D  |  v   | ModInv_n_68649 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[82]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin ModInv_res_reg[106]/CK 
Endpoint:   ModInv_res_reg[106]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[106]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[106]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[106]/Q  |  v   | u_out[106]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75624/A1       |  v   | u_out[106]     | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75624/ZN       |  ^   | ModInv_n_68778 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75496/A        |  ^   | ModInv_n_68778 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75496/ZN       |  v   | ModInv_n_68626 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[106]/D  |  v   | ModInv_n_68626 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[106]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +---------------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin ModInv_res_reg[104]/CK 
Endpoint:   ModInv_res_reg[104]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[104]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.113
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[104]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[104]/Q  |  v   | u_out[104]     | DFF_X1   | 0.083 |   0.083 |   -0.028 | 
     | ModInv_g75625/A1       |  v   | u_out[104]     | AOI22_X1 | 0.000 |   0.083 |   -0.028 | 
     | ModInv_g75625/ZN       |  ^   | ModInv_n_68780 | AOI22_X1 | 0.022 |   0.105 |   -0.006 | 
     | ModInv_g75497/A        |  ^   | ModInv_n_68780 | INV_X1   | 0.000 |   0.105 |   -0.006 | 
     | ModInv_g75497/ZN       |  v   | ModInv_n_68627 | INV_X1   | 0.008 |   0.113 |    0.002 | 
     | ModInv_res_reg[104]/D  |  v   | ModInv_n_68627 | DFF_X1   | 0.000 |   0.113 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[104]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +---------------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin ModInv_res_reg[13]/CK 
Endpoint:   ModInv_res_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.117
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[13]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[13]/Q  |  ^   | u_out[13]      | DFF_X1   | 0.082 |   0.082 |   -0.030 | 
     | ModInv_g75716/A1      |  ^   | u_out[13]      | AOI22_X1 | 0.000 |   0.082 |   -0.030 | 
     | ModInv_g75716/ZN      |  v   | ModInv_n_68962 | AOI22_X1 | 0.022 |   0.104 |   -0.008 | 
     | ModInv_g75588/A       |  v   | ModInv_n_68962 | INV_X1   | 0.000 |   0.104 |   -0.008 | 
     | ModInv_g75588/ZN      |  ^   | ModInv_n_68718 | INV_X1   | 0.013 |   0.117 |    0.005 | 
     | ModInv_res_reg[13]/D  |  ^   | ModInv_n_68718 | DFF_X1   | 0.000 |   0.117 |    0.005 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[13]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin state_reg[0]/CK 
Endpoint:   state_reg[0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |      |       |           |       |  Time   |   Time   | 
     |-----------------+------+-------+-----------+-------+---------+----------| 
     | clk             |  ^   | clk   |           |       |   0.000 |   -0.112 | 
     | state_reg[0]/CK |  ^   | clk   | DFFR_X1   | 0.000 |   0.000 |   -0.112 | 
     | state_reg[0]/QN |  v   | n_5   | DFFR_X1   | 0.075 |   0.075 |   -0.037 | 
     | g17755__8780/A1 |  v   | n_5   | NAND2_X1  | 0.000 |   0.075 |   -0.037 | 
     | g17755__8780/ZN |  ^   | n_13  | NAND2_X1  | 0.018 |   0.093 |   -0.019 | 
     | g16659__3772/C2 |  ^   | n_13  | OAI211_X1 | 0.000 |   0.093 |   -0.019 | 
     | g16659__3772/ZN |  v   | n_788 | OAI211_X1 | 0.021 |   0.114 |    0.003 | 
     | state_reg[0]/D  |  v   | n_788 | DFFR_X1   | 0.000 |   0.114 |    0.003 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |       Pin       | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                 |      |     |         |       |  Time   |   Time   | 
     |-----------------+------+-----+---------+-------+---------+----------| 
     | clk             |  ^   | clk |         |       |   0.000 |    0.112 | 
     | state_reg[0]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.112 | 
     +---------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin ModInv_res_reg[55]/CK 
Endpoint:   ModInv_res_reg[55]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[55]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[55]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[55]/Q  |  v   | u_out[55]      | DFF_X1   | 0.084 |   0.084 |   -0.028 | 
     | ModInv_g75674/A1      |  v   | u_out[55]      | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75674/ZN      |  ^   | ModInv_n_68878 | AOI22_X1 | 0.022 |   0.106 |   -0.006 | 
     | ModInv_g75546/A       |  ^   | ModInv_n_68878 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75546/ZN      |  v   | ModInv_n_68676 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[55]/D  |  v   | ModInv_n_68676 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[55]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin ModInv_res_reg[21]/CK 
Endpoint:   ModInv_res_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[21]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[21]/Q  |  v   | u_out[21]      | DFF_X1   | 0.076 |   0.076 |   -0.036 | 
     | ModInv_g75708/A1      |  v   | u_out[21]      | AOI22_X1 | 0.000 |   0.076 |   -0.036 | 
     | ModInv_g75708/ZN      |  ^   | ModInv_n_68946 | AOI22_X1 | 0.030 |   0.106 |   -0.006 | 
     | ModInv_g75580/A       |  ^   | ModInv_n_68946 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75580/ZN      |  v   | ModInv_n_68710 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[21]/D  |  v   | ModInv_n_68710 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[21]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin ModInv_res_reg[48]/CK 
Endpoint:   ModInv_res_reg[48]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[48]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[48]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[48]/Q  |  v   | u_out[48]      | DFF_X1   | 0.083 |   0.083 |   -0.029 | 
     | ModInv_g75681/A1      |  v   | u_out[48]      | AOI22_X1 | 0.000 |   0.083 |   -0.029 | 
     | ModInv_g75681/ZN      |  ^   | ModInv_n_68892 | AOI22_X1 | 0.023 |   0.106 |   -0.006 | 
     | ModInv_g75553/A       |  ^   | ModInv_n_68892 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75553/ZN      |  v   | ModInv_n_68683 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[48]/D  |  v   | ModInv_n_68683 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[48]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin ModInv_res_reg[52]/CK 
Endpoint:   ModInv_res_reg[52]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[52]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[52]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[52]/Q  |  v   | u_out[52]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75677/A1      |  v   | u_out[52]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75677/ZN      |  ^   | ModInv_n_68884 | AOI22_X1 | 0.022 |   0.106 |   -0.007 | 
     | ModInv_g75549/A       |  ^   | ModInv_n_68884 | INV_X1   | 0.000 |   0.106 |   -0.007 | 
     | ModInv_g75549/ZN      |  v   | ModInv_n_68679 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[52]/D  |  v   | ModInv_n_68679 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[52]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin ModInv_res_reg[89]/CK 
Endpoint:   ModInv_res_reg[89]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[89]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[89]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[89]/Q  |  v   | u_out[89]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75640/A1      |  v   | u_out[89]      | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75640/ZN      |  ^   | ModInv_n_68810 | AOI22_X1 | 0.022 |   0.106 |   -0.006 | 
     | ModInv_g75512/A       |  ^   | ModInv_n_68810 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75512/ZN      |  v   | ModInv_n_68642 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[89]/D  |  v   | ModInv_n_68642 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[89]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin ModInv_res_reg[114]/CK 
Endpoint:   ModInv_res_reg[114]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[114]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[114]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[114]/Q  |  v   | u_out[114]     | DFF_X1   | 0.084 |   0.084 |   -0.028 | 
     | ModInv_g75615/A1       |  v   | u_out[114]     | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75615/ZN       |  ^   | ModInv_n_68760 | AOI22_X1 | 0.022 |   0.106 |   -0.006 | 
     | ModInv_g75487/A        |  ^   | ModInv_n_68760 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75487/ZN       |  v   | ModInv_n_68617 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[114]/D  |  v   | ModInv_n_68617 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[114]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +---------------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin ModInv_res_reg[56]/CK 
Endpoint:   ModInv_res_reg[56]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[56]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[56]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[56]/Q  |  v   | u_out[56]      | DFF_X1   | 0.083 |   0.083 |   -0.030 | 
     | ModInv_g75673/A1      |  v   | u_out[56]      | AOI22_X1 | 0.000 |   0.083 |   -0.030 | 
     | ModInv_g75673/ZN      |  ^   | ModInv_n_68876 | AOI22_X1 | 0.023 |   0.106 |   -0.007 | 
     | ModInv_g75545/A       |  ^   | ModInv_n_68876 | INV_X1   | 0.000 |   0.106 |   -0.007 | 
     | ModInv_g75545/ZN      |  v   | ModInv_n_68675 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[56]/D  |  v   | ModInv_n_68675 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[56]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin ModInv_res_reg[88]/CK 
Endpoint:   ModInv_res_reg[88]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[88]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[88]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[88]/Q  |  v   | u_out[88]      | DFF_X1   | 0.083 |   0.083 |   -0.029 | 
     | ModInv_g75641/A1      |  v   | u_out[88]      | AOI22_X1 | 0.000 |   0.083 |   -0.029 | 
     | ModInv_g75641/ZN      |  ^   | ModInv_n_68812 | AOI22_X1 | 0.023 |   0.106 |   -0.006 | 
     | ModInv_g75513/A       |  ^   | ModInv_n_68812 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75513/ZN      |  v   | ModInv_n_68643 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[88]/D  |  v   | ModInv_n_68643 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[88]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin ModInv_res_reg[63]/CK 
Endpoint:   ModInv_res_reg[63]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[63]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[63]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[63]/Q  |  v   | u_out[63]      | DFF_X1   | 0.083 |   0.083 |   -0.029 | 
     | ModInv_g75666/A1      |  v   | u_out[63]      | AOI22_X1 | 0.000 |   0.083 |   -0.029 | 
     | ModInv_g75666/ZN      |  ^   | ModInv_n_68862 | AOI22_X1 | 0.023 |   0.106 |   -0.006 | 
     | ModInv_g75538/A       |  ^   | ModInv_n_68862 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75538/ZN      |  v   | ModInv_n_68668 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[63]/D  |  v   | ModInv_n_68668 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[63]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin ModInv_res_reg[86]/CK 
Endpoint:   ModInv_res_reg[86]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[86]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.112 | 
     | ModInv_res_reg[86]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.112 | 
     | ModInv_res_reg[86]/Q  |  v   | u_out[86]      | DFF_X1   | 0.084 |   0.084 |   -0.028 | 
     | ModInv_g75643/A1      |  v   | u_out[86]      | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75643/ZN      |  ^   | ModInv_n_68816 | AOI22_X1 | 0.022 |   0.106 |   -0.006 | 
     | ModInv_g75515/A       |  ^   | ModInv_n_68816 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75515/ZN      |  v   | ModInv_n_68645 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[86]/D  |  v   | ModInv_n_68645 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.112 | 
     | ModInv_res_reg[86]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin ModInv_res_reg[100]/CK 
Endpoint:   ModInv_res_reg[100]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[100]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[100]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[100]/Q  |  v   | u_out[100]     | DFF_X1   | 0.083 |   0.083 |   -0.029 | 
     | ModInv_g75629/A1       |  v   | u_out[100]     | AOI22_X1 | 0.000 |   0.083 |   -0.029 | 
     | ModInv_g75629/ZN       |  ^   | ModInv_n_68788 | AOI22_X1 | 0.023 |   0.106 |   -0.006 | 
     | ModInv_g75501/A        |  ^   | ModInv_n_68788 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75501/ZN       |  v   | ModInv_n_68631 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[100]/D  |  v   | ModInv_n_68631 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[100]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +---------------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin ModInv_res_reg[75]/CK 
Endpoint:   ModInv_res_reg[75]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[75]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[75]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[75]/Q  |  v   | u_out[75]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75655/A1      |  v   | u_out[75]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75655/ZN      |  ^   | ModInv_n_68840 | AOI22_X1 | 0.022 |   0.106 |   -0.006 | 
     | ModInv_g75527/A       |  ^   | ModInv_n_68840 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75527/ZN      |  v   | ModInv_n_68657 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[75]/D  |  v   | ModInv_n_68657 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[75]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin ModInv_res_reg[17]/CK 
Endpoint:   ModInv_res_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.118
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[17]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[17]/Q  |  ^   | u_out[17]      | DFF_X1   | 0.083 |   0.083 |   -0.029 | 
     | ModInv_g75712/A1      |  ^   | u_out[17]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75712/ZN      |  v   | ModInv_n_68954 | AOI22_X1 | 0.021 |   0.105 |   -0.008 | 
     | ModInv_g75584/A       |  v   | ModInv_n_68954 | INV_X1   | 0.000 |   0.105 |   -0.008 | 
     | ModInv_g75584/ZN      |  ^   | ModInv_n_68714 | INV_X1   | 0.013 |   0.118 |    0.005 | 
     | ModInv_res_reg[17]/D  |  ^   | ModInv_n_68714 | DFF_X1   | 0.000 |   0.118 |    0.005 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[17]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin ModInv_res_reg[53]/CK 
Endpoint:   ModInv_res_reg[53]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[53]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[53]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[53]/Q  |  v   | u_out[53]      | DFF_X1   | 0.083 |   0.083 |   -0.029 | 
     | ModInv_g75676/A1      |  v   | u_out[53]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75676/ZN      |  ^   | ModInv_n_68882 | AOI22_X1 | 0.023 |   0.106 |   -0.006 | 
     | ModInv_g75548/A       |  ^   | ModInv_n_68882 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75548/ZN      |  v   | ModInv_n_68678 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[53]/D  |  v   | ModInv_n_68678 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[53]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin ModInv_res_reg[116]/CK 
Endpoint:   ModInv_res_reg[116]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[116]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[116]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[116]/Q  |  v   | u_out[116]     | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75613/A1       |  v   | u_out[116]     | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75613/ZN       |  ^   | ModInv_n_68756 | AOI22_X1 | 0.022 |   0.106 |   -0.006 | 
     | ModInv_g75485/A        |  ^   | ModInv_n_68756 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75485/ZN       |  v   | ModInv_n_68615 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[116]/D  |  v   | ModInv_n_68615 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[116]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +---------------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin ModInv_res_reg[57]/CK 
Endpoint:   ModInv_res_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[57]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[57]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[57]/Q  |  v   | u_out[57]      | DFF_X1   | 0.084 |   0.084 |   -0.028 | 
     | ModInv_g75669/A1      |  v   | u_out[57]      | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75669/ZN      |  ^   | ModInv_n_68868 | AOI22_X1 | 0.022 |   0.106 |   -0.006 | 
     | ModInv_g75541/A       |  ^   | ModInv_n_68868 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75541/ZN      |  v   | ModInv_n_68671 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[57]/D  |  v   | ModInv_n_68671 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[57]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin ModInv_res_reg[49]/CK 
Endpoint:   ModInv_res_reg[49]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[49]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[49]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[49]/Q  |  v   | u_out[49]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75680/A1      |  v   | u_out[49]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75680/ZN      |  ^   | ModInv_n_68890 | AOI22_X1 | 0.022 |   0.106 |   -0.007 | 
     | ModInv_g75552/A       |  ^   | ModInv_n_68890 | INV_X1   | 0.000 |   0.106 |   -0.007 | 
     | ModInv_g75552/ZN      |  v   | ModInv_n_68682 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[49]/D  |  v   | ModInv_n_68682 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[49]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin ModInv_res_reg[93]/CK 
Endpoint:   ModInv_res_reg[93]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[93]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[93]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[93]/Q  |  v   | u_out[93]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75636/A1      |  v   | u_out[93]      | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75636/ZN      |  ^   | ModInv_n_68802 | AOI22_X1 | 0.022 |   0.106 |   -0.006 | 
     | ModInv_g75508/A       |  ^   | ModInv_n_68802 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75508/ZN      |  v   | ModInv_n_68638 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[93]/D  |  v   | ModInv_n_68638 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[93]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin ModInv_res_reg[68]/CK 
Endpoint:   ModInv_res_reg[68]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[68]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[68]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[68]/Q  |  v   | u_out[68]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75661/A1      |  v   | u_out[68]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75661/ZN      |  ^   | ModInv_n_68852 | AOI22_X1 | 0.022 |   0.106 |   -0.006 | 
     | ModInv_g75533/A       |  ^   | ModInv_n_68852 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75533/ZN      |  v   | ModInv_n_68663 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[68]/D  |  v   | ModInv_n_68663 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[68]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin ModInv_res_reg[105]/CK 
Endpoint:   ModInv_res_reg[105]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[105]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.114
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[105]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[105]/Q  |  v   | u_out[105]     | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75622/A1       |  v   | u_out[105]     | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75622/ZN       |  ^   | ModInv_n_68774 | AOI22_X1 | 0.022 |   0.107 |   -0.006 | 
     | ModInv_g75494/A        |  ^   | ModInv_n_68774 | INV_X1   | 0.000 |   0.107 |   -0.006 | 
     | ModInv_g75494/ZN       |  v   | ModInv_n_68624 | INV_X1   | 0.008 |   0.114 |    0.002 | 
     | ModInv_res_reg[105]/D  |  v   | ModInv_n_68624 | DFF_X1   | 0.000 |   0.114 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[105]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +---------------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin ModInv_res_reg[94]/CK 
Endpoint:   ModInv_res_reg[94]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[94]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[94]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[94]/Q  |  v   | u_out[94]      | DFF_X1   | 0.084 |   0.084 |   -0.028 | 
     | ModInv_g75635/A1      |  v   | u_out[94]      | AOI22_X1 | 0.000 |   0.084 |   -0.028 | 
     | ModInv_g75635/ZN      |  ^   | ModInv_n_68800 | AOI22_X1 | 0.022 |   0.106 |   -0.006 | 
     | ModInv_g75507/A       |  ^   | ModInv_n_68800 | INV_X1   | 0.000 |   0.106 |   -0.006 | 
     | ModInv_g75507/ZN      |  v   | ModInv_n_68637 | INV_X1   | 0.008 |   0.115 |    0.002 | 
     | ModInv_res_reg[94]/D  |  v   | ModInv_n_68637 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[94]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin ModInv_res_reg[99]/CK 
Endpoint:   ModInv_res_reg[99]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[99]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[99]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[99]/Q  |  v   | u_out[99]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75630/A1      |  v   | u_out[99]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75630/ZN      |  ^   | ModInv_n_68790 | AOI22_X1 | 0.023 |   0.107 |   -0.006 | 
     | ModInv_g75502/A       |  ^   | ModInv_n_68790 | INV_X1   | 0.000 |   0.107 |   -0.006 | 
     | ModInv_g75502/ZN      |  v   | ModInv_n_68632 | INV_X1   | 0.008 |   0.115 |    0.002 | 
     | ModInv_res_reg[99]/D  |  v   | ModInv_n_68632 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[99]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin ModInv_res_reg[67]/CK 
Endpoint:   ModInv_res_reg[67]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[67]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[67]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[67]/Q  |  v   | u_out[67]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75662/A1      |  v   | u_out[67]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75662/ZN      |  ^   | ModInv_n_68854 | AOI22_X1 | 0.023 |   0.107 |   -0.006 | 
     | ModInv_g75534/A       |  ^   | ModInv_n_68854 | INV_X1   | 0.000 |   0.107 |   -0.006 | 
     | ModInv_g75534/ZN      |  v   | ModInv_n_68664 | INV_X1   | 0.008 |   0.115 |    0.002 | 
     | ModInv_res_reg[67]/D  |  v   | ModInv_n_68664 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[67]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin ModInv_res_reg[97]/CK 
Endpoint:   ModInv_res_reg[97]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[97]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[97]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[97]/Q  |  v   | u_out[97]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75632/A1      |  v   | u_out[97]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75632/ZN      |  ^   | ModInv_n_68794 | AOI22_X1 | 0.023 |   0.107 |   -0.006 | 
     | ModInv_g75504/A       |  ^   | ModInv_n_68794 | INV_X1   | 0.000 |   0.107 |   -0.006 | 
     | ModInv_g75504/ZN      |  v   | ModInv_n_68634 | INV_X1   | 0.008 |   0.115 |    0.002 | 
     | ModInv_res_reg[97]/D  |  v   | ModInv_n_68634 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[97]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin ModInv_res_reg[39]/CK 
Endpoint:   ModInv_res_reg[39]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[39]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.113 | 
     | ModInv_res_reg[39]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.113 | 
     | ModInv_res_reg[39]/Q  |  v   | u_out[39]      | DFF_X1   | 0.082 |   0.082 |   -0.031 | 
     | ModInv_g75690/A1      |  v   | u_out[39]      | AOI22_X1 | 0.000 |   0.083 |   -0.031 | 
     | ModInv_g75690/ZN      |  ^   | ModInv_n_68910 | AOI22_X1 | 0.025 |   0.108 |   -0.006 | 
     | ModInv_g75562/A       |  ^   | ModInv_n_68910 | INV_X1   | 0.000 |   0.108 |   -0.006 | 
     | ModInv_g75562/ZN      |  v   | ModInv_n_68692 | INV_X1   | 0.007 |   0.115 |    0.002 | 
     | ModInv_res_reg[39]/D  |  v   | ModInv_n_68692 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.113 | 
     | ModInv_res_reg[39]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin ModInv_res_reg[43]/CK 
Endpoint:   ModInv_res_reg[43]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[43]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[43]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[43]/Q  |  v   | u_out[43]      | DFF_X1   | 0.083 |   0.083 |   -0.030 | 
     | ModInv_g75687/A1      |  v   | u_out[43]      | AOI22_X1 | 0.000 |   0.083 |   -0.030 | 
     | ModInv_g75687/ZN      |  ^   | ModInv_n_68904 | AOI22_X1 | 0.024 |   0.107 |   -0.006 | 
     | ModInv_g75559/A       |  ^   | ModInv_n_68904 | INV_X1   | 0.000 |   0.107 |   -0.006 | 
     | ModInv_g75559/ZN      |  v   | ModInv_n_68689 | INV_X1   | 0.008 |   0.115 |    0.002 | 
     | ModInv_res_reg[43]/D  |  v   | ModInv_n_68689 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[43]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +--------------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin ModInv_res_reg[101]/CK 
Endpoint:   ModInv_res_reg[101]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[101]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[101]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[101]/Q  |  v   | u_out[101]     | DFF_X1   | 0.083 |   0.083 |   -0.030 | 
     | ModInv_g75628/A1       |  v   | u_out[101]     | AOI22_X1 | 0.000 |   0.084 |   -0.030 | 
     | ModInv_g75628/ZN       |  ^   | ModInv_n_68786 | AOI22_X1 | 0.024 |   0.107 |   -0.006 | 
     | ModInv_g75500/A        |  ^   | ModInv_n_68786 | INV_X1   | 0.000 |   0.107 |   -0.006 | 
     | ModInv_g75500/ZN       |  v   | ModInv_n_68630 | INV_X1   | 0.008 |   0.115 |    0.002 | 
     | ModInv_res_reg[101]/D  |  v   | ModInv_n_68630 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[101]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +---------------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin ModInv_res_reg[50]/CK 
Endpoint:   ModInv_res_reg[50]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[50]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[50]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[50]/Q  |  v   | u_out[50]      | DFF_X1   | 0.084 |   0.084 |   -0.030 | 
     | ModInv_g75679/A1      |  v   | u_out[50]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75679/ZN      |  ^   | ModInv_n_68888 | AOI22_X1 | 0.023 |   0.107 |   -0.006 | 
     | ModInv_g75551/A       |  ^   | ModInv_n_68888 | INV_X1   | 0.000 |   0.107 |   -0.006 | 
     | ModInv_g75551/ZN      |  v   | ModInv_n_68681 | INV_X1   | 0.008 |   0.115 |    0.002 | 
     | ModInv_res_reg[50]/D  |  v   | ModInv_n_68681 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[50]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +--------------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin ModInv_res_reg[62]/CK 
Endpoint:   ModInv_res_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[62]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[62]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[62]/Q  |  v   | u_out[62]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75667/A1      |  v   | u_out[62]      | AOI22_X1 | 0.000 |   0.084 |   -0.029 | 
     | ModInv_g75667/ZN      |  ^   | ModInv_n_68864 | AOI22_X1 | 0.023 |   0.107 |   -0.007 | 
     | ModInv_g75539/A       |  ^   | ModInv_n_68864 | INV_X1   | 0.000 |   0.107 |   -0.007 | 
     | ModInv_g75539/ZN      |  v   | ModInv_n_68669 | INV_X1   | 0.008 |   0.115 |    0.002 | 
     | ModInv_res_reg[62]/D  |  v   | ModInv_n_68669 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[62]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +--------------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin ModInv_res_reg[95]/CK 
Endpoint:   ModInv_res_reg[95]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[95]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[95]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[95]/Q  |  v   | u_out[95]      | DFF_X1   | 0.084 |   0.084 |   -0.029 | 
     | ModInv_g75634/A1      |  v   | u_out[95]      | AOI22_X1 | 0.000 |   0.085 |   -0.029 | 
     | ModInv_g75634/ZN      |  ^   | ModInv_n_68798 | AOI22_X1 | 0.023 |   0.107 |   -0.007 | 
     | ModInv_g75506/A       |  ^   | ModInv_n_68798 | INV_X1   | 0.000 |   0.107 |   -0.007 | 
     | ModInv_g75506/ZN      |  v   | ModInv_n_68636 | INV_X1   | 0.008 |   0.115 |    0.002 | 
     | ModInv_res_reg[95]/D  |  v   | ModInv_n_68636 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[95]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +--------------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin ModInv_res_reg[115]/CK 
Endpoint:   ModInv_res_reg[115]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[115]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.115
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[115]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[115]/Q  |  v   | u_out[115]     | DFF_X1   | 0.085 |   0.085 |   -0.029 | 
     | ModInv_g75614/A1       |  v   | u_out[115]     | AOI22_X1 | 0.000 |   0.085 |   -0.029 | 
     | ModInv_g75614/ZN       |  ^   | ModInv_n_68758 | AOI22_X1 | 0.023 |   0.108 |   -0.006 | 
     | ModInv_g75486/A        |  ^   | ModInv_n_68758 | INV_X1   | 0.000 |   0.108 |   -0.006 | 
     | ModInv_g75486/ZN       |  v   | ModInv_n_68616 | INV_X1   | 0.008 |   0.115 |    0.002 | 
     | ModInv_res_reg[115]/D  |  v   | ModInv_n_68616 | DFF_X1   | 0.000 |   0.115 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[115]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +---------------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin ModInv_res_reg[44]/CK 
Endpoint:   ModInv_res_reg[44]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[44]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.116
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[44]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[44]/Q  |  v   | u_out[44]      | DFF_X1   | 0.084 |   0.084 |   -0.030 | 
     | ModInv_g75685/A1      |  v   | u_out[44]      | AOI22_X1 | 0.000 |   0.084 |   -0.030 | 
     | ModInv_g75685/ZN      |  ^   | ModInv_n_68900 | AOI22_X1 | 0.023 |   0.108 |   -0.006 | 
     | ModInv_g75557/A       |  ^   | ModInv_n_68900 | INV_X1   | 0.000 |   0.108 |   -0.006 | 
     | ModInv_g75557/ZN      |  v   | ModInv_n_68687 | INV_X1   | 0.008 |   0.116 |    0.002 | 
     | ModInv_res_reg[44]/D  |  v   | ModInv_n_68687 | DFF_X1   | 0.000 |   0.116 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[44]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +--------------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin ModInv_res_reg[3]/CK 
Endpoint:   ModInv_res_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.116
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[3]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[3]/Q  |  v   | u_out[3]       | DFF_X1   | 0.076 |   0.076 |   -0.038 | 
     | ModInv_g75733/A1     |  v   | u_out[3]       | AOI22_X1 | 0.000 |   0.076 |   -0.038 | 
     | ModInv_g75733/ZN     |  ^   | ModInv_n_69003 | AOI22_X1 | 0.031 |   0.107 |   -0.007 | 
     | ModInv_g75600/A      |  ^   | ModInv_n_69003 | INV_X1   | 0.000 |   0.107 |   -0.007 | 
     | ModInv_g75600/ZN     |  v   | ModInv_n_68730 | INV_X1   | 0.009 |   0.116 |    0.002 | 
     | ModInv_res_reg[3]/D  |  v   | ModInv_n_68730 | DFF_X1   | 0.000 |   0.116 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[3]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +-------------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin ModInv_res_reg[102]/CK 
Endpoint:   ModInv_res_reg[102]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[102]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.116
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[102]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[102]/Q  |  v   | u_out[102]     | DFF_X1   | 0.085 |   0.085 |   -0.029 | 
     | ModInv_g75627/A1       |  v   | u_out[102]     | AOI22_X1 | 0.000 |   0.085 |   -0.029 | 
     | ModInv_g75627/ZN       |  ^   | ModInv_n_68784 | AOI22_X1 | 0.022 |   0.108 |   -0.006 | 
     | ModInv_g75499/A        |  ^   | ModInv_n_68784 | INV_X1   | 0.000 |   0.108 |   -0.006 | 
     | ModInv_g75499/ZN       |  v   | ModInv_n_68629 | INV_X1   | 0.008 |   0.116 |    0.002 | 
     | ModInv_res_reg[102]/D  |  v   | ModInv_n_68629 | DFF_X1   | 0.000 |   0.116 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[102]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +---------------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin ModInv_res_reg[126]/CK 
Endpoint:   ModInv_res_reg[126]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[126]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.116
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                        |      |                |          |       |  Time   |   Time   | 
     |------------------------+------+----------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[126]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[126]/Q  |  v   | u_out[126]     | DFF_X1   | 0.086 |   0.086 |   -0.028 | 
     | ModInv_g75603/A1       |  v   | u_out[126]     | AOI22_X1 | 0.000 |   0.086 |   -0.028 | 
     | ModInv_g75603/ZN       |  ^   | ModInv_n_68734 | AOI22_X1 | 0.022 |   0.108 |   -0.006 | 
     | ModInv_g75475/A        |  ^   | ModInv_n_68734 | INV_X1   | 0.000 |   0.108 |   -0.006 | 
     | ModInv_g75475/ZN       |  v   | ModInv_n_68605 | INV_X1   | 0.008 |   0.116 |    0.002 | 
     | ModInv_res_reg[126]/D  |  v   | ModInv_n_68605 | DFF_X1   | 0.000 |   0.116 |    0.002 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                        |      |     |        |       |  Time   |   Time   | 
     |------------------------+------+-----+--------+-------+---------+----------| 
     | clk                    |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[126]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +---------------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin ModInv_res_reg[40]/CK 
Endpoint:   ModInv_res_reg[40]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[40]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.116
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[40]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[40]/Q  |  v   | u_out[40]      | DFF_X1   | 0.083 |   0.083 |   -0.031 | 
     | ModInv_g75689/A1      |  v   | u_out[40]      | AOI22_X1 | 0.000 |   0.083 |   -0.031 | 
     | ModInv_g75689/ZN      |  ^   | ModInv_n_68908 | AOI22_X1 | 0.025 |   0.108 |   -0.006 | 
     | ModInv_g75561/A       |  ^   | ModInv_n_68908 | INV_X1   | 0.000 |   0.108 |   -0.006 | 
     | ModInv_g75561/ZN      |  v   | ModInv_n_68691 | INV_X1   | 0.008 |   0.116 |    0.002 | 
     | ModInv_res_reg[40]/D  |  v   | ModInv_n_68691 | DFF_X1   | 0.000 |   0.116 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[40]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +--------------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin ModInv_res_reg[60]/CK 
Endpoint:   ModInv_res_reg[60]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[60]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.116
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.114 | 
     | ModInv_res_reg[60]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.114 | 
     | ModInv_res_reg[60]/Q  |  v   | u_out[60]      | DFF_X1   | 0.085 |   0.085 |   -0.029 | 
     | ModInv_g75670/A1      |  v   | u_out[60]      | AOI22_X1 | 0.000 |   0.086 |   -0.029 | 
     | ModInv_g75670/ZN      |  ^   | ModInv_n_68870 | AOI22_X1 | 0.023 |   0.108 |   -0.006 | 
     | ModInv_g75542/A       |  ^   | ModInv_n_68870 | INV_X1   | 0.000 |   0.108 |   -0.006 | 
     | ModInv_g75542/ZN      |  v   | ModInv_n_68672 | INV_X1   | 0.008 |   0.116 |    0.002 | 
     | ModInv_res_reg[60]/D  |  v   | ModInv_n_68672 | DFF_X1   | 0.000 |   0.116 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.114 | 
     | ModInv_res_reg[60]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.114 | 
     +--------------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin ModInv_res_reg[65]/CK 
Endpoint:   ModInv_res_reg[65]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[65]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.116
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.115 | 
     | ModInv_res_reg[65]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.115 | 
     | ModInv_res_reg[65]/Q  |  v   | u_out[65]      | DFF_X1   | 0.085 |   0.085 |   -0.030 | 
     | ModInv_g75664/A1      |  v   | u_out[65]      | AOI22_X1 | 0.000 |   0.085 |   -0.030 | 
     | ModInv_g75664/ZN      |  ^   | ModInv_n_68858 | AOI22_X1 | 0.024 |   0.109 |   -0.006 | 
     | ModInv_g75536/A       |  ^   | ModInv_n_68858 | INV_X1   | 0.000 |   0.109 |   -0.006 | 
     | ModInv_g75536/ZN      |  v   | ModInv_n_68666 | INV_X1   | 0.008 |   0.116 |    0.002 | 
     | ModInv_res_reg[65]/D  |  v   | ModInv_n_68666 | DFF_X1   | 0.000 |   0.116 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.115 | 
     | ModInv_res_reg[65]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.115 | 
     +--------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin ModInv_res_reg[36]/CK 
Endpoint:   ModInv_res_reg[36]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[36]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.117
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.116 | 
     | ModInv_res_reg[36]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.116 | 
     | ModInv_res_reg[36]/Q  |  v   | u_out[36]      | DFF_X1   | 0.084 |   0.084 |   -0.031 | 
     | ModInv_g75693/A1      |  v   | u_out[36]      | AOI22_X1 | 0.000 |   0.085 |   -0.031 | 
     | ModInv_g75693/ZN      |  ^   | ModInv_n_68916 | AOI22_X1 | 0.025 |   0.110 |   -0.006 | 
     | ModInv_g75565/A       |  ^   | ModInv_n_68916 | INV_X1   | 0.000 |   0.110 |   -0.006 | 
     | ModInv_g75565/ZN      |  v   | ModInv_n_68695 | INV_X1   | 0.008 |   0.117 |    0.002 | 
     | ModInv_res_reg[36]/D  |  v   | ModInv_n_68695 | DFF_X1   | 0.000 |   0.117 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.116 | 
     | ModInv_res_reg[36]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.116 | 
     +--------------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin ModInv_res_reg[24]/CK 
Endpoint:   ModInv_res_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[24]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.117
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.116 | 
     | ModInv_res_reg[24]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.116 | 
     | ModInv_res_reg[24]/Q  |  v   | u_out[24]      | DFF_X1   | 0.081 |   0.081 |   -0.035 | 
     | ModInv_g75705/A1      |  v   | u_out[24]      | AOI22_X1 | 0.000 |   0.081 |   -0.035 | 
     | ModInv_g75705/ZN      |  ^   | ModInv_n_68940 | AOI22_X1 | 0.028 |   0.109 |   -0.007 | 
     | ModInv_g75577/A       |  ^   | ModInv_n_68940 | INV_X1   | 0.000 |   0.109 |   -0.007 | 
     | ModInv_g75577/ZN      |  v   | ModInv_n_68707 | INV_X1   | 0.009 |   0.117 |    0.002 | 
     | ModInv_res_reg[24]/D  |  v   | ModInv_n_68707 | DFF_X1   | 0.000 |   0.117 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.116 | 
     | ModInv_res_reg[24]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.116 | 
     +--------------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin ModInv_res_reg[46]/CK 
Endpoint:   ModInv_res_reg[46]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[46]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.118
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.116 | 
     | ModInv_res_reg[46]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.116 | 
     | ModInv_res_reg[46]/Q  |  v   | u_out[46]      | DFF_X1   | 0.086 |   0.086 |   -0.030 | 
     | ModInv_g75683/A1      |  v   | u_out[46]      | AOI22_X1 | 0.000 |   0.086 |   -0.030 | 
     | ModInv_g75683/ZN      |  ^   | ModInv_n_68896 | AOI22_X1 | 0.023 |   0.110 |   -0.006 | 
     | ModInv_g75555/A       |  ^   | ModInv_n_68896 | INV_X1   | 0.000 |   0.110 |   -0.006 | 
     | ModInv_g75555/ZN      |  v   | ModInv_n_68685 | INV_X1   | 0.008 |   0.118 |    0.002 | 
     | ModInv_res_reg[46]/D  |  v   | ModInv_n_68685 | DFF_X1   | 0.000 |   0.118 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.116 | 
     | ModInv_res_reg[46]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.116 | 
     +--------------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin ModInv_res_reg[32]/CK 
Endpoint:   ModInv_res_reg[32]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[32]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.118
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.116 | 
     | ModInv_res_reg[32]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.116 | 
     | ModInv_res_reg[32]/Q  |  v   | u_out[32]      | DFF_X1   | 0.084 |   0.084 |   -0.032 | 
     | ModInv_g75697/A1      |  v   | u_out[32]      | AOI22_X1 | 0.000 |   0.084 |   -0.032 | 
     | ModInv_g75697/ZN      |  ^   | ModInv_n_68924 | AOI22_X1 | 0.025 |   0.110 |   -0.006 | 
     | ModInv_g75569/A       |  ^   | ModInv_n_68924 | INV_X1   | 0.000 |   0.110 |   -0.006 | 
     | ModInv_g75569/ZN      |  v   | ModInv_n_68699 | INV_X1   | 0.008 |   0.118 |    0.002 | 
     | ModInv_res_reg[32]/D  |  v   | ModInv_n_68699 | DFF_X1   | 0.000 |   0.118 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.116 | 
     | ModInv_res_reg[32]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.116 | 
     +--------------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin ModInv_res_reg[47]/CK 
Endpoint:   ModInv_res_reg[47]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[47]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.118
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.116 | 
     | ModInv_res_reg[47]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.116 | 
     | ModInv_res_reg[47]/Q  |  v   | u_out[47]      | DFF_X1   | 0.086 |   0.086 |   -0.030 | 
     | ModInv_g75682/A1      |  v   | u_out[47]      | AOI22_X1 | 0.000 |   0.086 |   -0.030 | 
     | ModInv_g75682/ZN      |  ^   | ModInv_n_68894 | AOI22_X1 | 0.024 |   0.110 |   -0.006 | 
     | ModInv_g75554/A       |  ^   | ModInv_n_68894 | INV_X1   | 0.000 |   0.110 |   -0.006 | 
     | ModInv_g75554/ZN      |  v   | ModInv_n_68684 | INV_X1   | 0.008 |   0.118 |    0.002 | 
     | ModInv_res_reg[47]/D  |  v   | ModInv_n_68684 | DFF_X1   | 0.000 |   0.118 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.116 | 
     | ModInv_res_reg[47]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.116 | 
     +--------------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin ModInv_res_reg[37]/CK 
Endpoint:   ModInv_res_reg[37]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[37]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.118
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.116 | 
     | ModInv_res_reg[37]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.116 | 
     | ModInv_res_reg[37]/Q  |  v   | u_out[37]      | DFF_X1   | 0.086 |   0.086 |   -0.031 | 
     | ModInv_g75692/A1      |  v   | u_out[37]      | AOI22_X1 | 0.000 |   0.086 |   -0.031 | 
     | ModInv_g75692/ZN      |  ^   | ModInv_n_68914 | AOI22_X1 | 0.025 |   0.110 |   -0.006 | 
     | ModInv_g75564/A       |  ^   | ModInv_n_68914 | INV_X1   | 0.000 |   0.110 |   -0.006 | 
     | ModInv_g75564/ZN      |  v   | ModInv_n_68694 | INV_X1   | 0.008 |   0.118 |    0.002 | 
     | ModInv_res_reg[37]/D  |  v   | ModInv_n_68694 | DFF_X1   | 0.000 |   0.118 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.116 | 
     | ModInv_res_reg[37]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.116 | 
     +--------------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin ModInv_res_reg[25]/CK 
Endpoint:   ModInv_res_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.118
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.117 | 
     | ModInv_res_reg[25]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.117 | 
     | ModInv_res_reg[25]/Q  |  v   | u_out[25]      | DFF_X1   | 0.083 |   0.083 |   -0.033 | 
     | ModInv_g75704/A1      |  v   | u_out[25]      | AOI22_X1 | 0.000 |   0.083 |   -0.033 | 
     | ModInv_g75704/ZN      |  ^   | ModInv_n_68938 | AOI22_X1 | 0.027 |   0.110 |   -0.006 | 
     | ModInv_g75576/A       |  ^   | ModInv_n_68938 | INV_X1   | 0.000 |   0.110 |   -0.006 | 
     | ModInv_g75576/ZN      |  v   | ModInv_n_68706 | INV_X1   | 0.008 |   0.118 |    0.002 | 
     | ModInv_res_reg[25]/D  |  v   | ModInv_n_68706 | DFF_X1   | 0.000 |   0.118 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.117 | 
     | ModInv_res_reg[25]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.117 | 
     +--------------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin ModInv_res_reg[20]/CK 
Endpoint:   ModInv_res_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.122
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.117 | 
     | ModInv_res_reg[20]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.117 | 
     | ModInv_res_reg[20]/Q  |  ^   | u_out[20]      | DFF_X1   | 0.088 |   0.088 |   -0.029 | 
     | ModInv_g75709/A1      |  ^   | u_out[20]      | AOI22_X1 | 0.000 |   0.088 |   -0.028 | 
     | ModInv_g75709/ZN      |  v   | ModInv_n_68948 | AOI22_X1 | 0.021 |   0.109 |   -0.007 | 
     | ModInv_g75581/A       |  v   | ModInv_n_68948 | INV_X1   | 0.000 |   0.109 |   -0.007 | 
     | ModInv_g75581/ZN      |  ^   | ModInv_n_68711 | INV_X1   | 0.013 |   0.122 |    0.005 | 
     | ModInv_res_reg[20]/D  |  ^   | ModInv_n_68711 | DFF_X1   | 0.000 |   0.122 |    0.005 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.117 | 
     | ModInv_res_reg[20]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.117 | 
     +--------------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin ModInv_res_reg[45]/CK 
Endpoint:   ModInv_res_reg[45]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[45]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.118
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.117 | 
     | ModInv_res_reg[45]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.117 | 
     | ModInv_res_reg[45]/Q  |  v   | u_out[45]      | DFF_X1   | 0.086 |   0.086 |   -0.031 | 
     | ModInv_g75684/A1      |  v   | u_out[45]      | AOI22_X1 | 0.000 |   0.086 |   -0.030 | 
     | ModInv_g75684/ZN      |  ^   | ModInv_n_68898 | AOI22_X1 | 0.024 |   0.111 |   -0.006 | 
     | ModInv_g75556/A       |  ^   | ModInv_n_68898 | INV_X1   | 0.000 |   0.111 |   -0.006 | 
     | ModInv_g75556/ZN      |  v   | ModInv_n_68686 | INV_X1   | 0.008 |   0.118 |    0.002 | 
     | ModInv_res_reg[45]/D  |  v   | ModInv_n_68686 | DFF_X1   | 0.000 |   0.118 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.117 | 
     | ModInv_res_reg[45]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.117 | 
     +--------------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin ModInv_res_reg[58]/CK 
Endpoint:   ModInv_res_reg[58]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[58]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.119
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.117 | 
     | ModInv_res_reg[58]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.117 | 
     | ModInv_res_reg[58]/Q  |  v   | u_out[58]      | DFF_X1   | 0.086 |   0.086 |   -0.031 | 
     | ModInv_g75672/A1      |  v   | u_out[58]      | AOI22_X1 | 0.000 |   0.086 |   -0.031 | 
     | ModInv_g75672/ZN      |  ^   | ModInv_n_68874 | AOI22_X1 | 0.025 |   0.111 |   -0.006 | 
     | ModInv_g75544/A       |  ^   | ModInv_n_68874 | INV_X1   | 0.000 |   0.111 |   -0.006 | 
     | ModInv_g75544/ZN      |  v   | ModInv_n_68674 | INV_X1   | 0.008 |   0.119 |    0.002 | 
     | ModInv_res_reg[58]/D  |  v   | ModInv_n_68674 | DFF_X1   | 0.000 |   0.119 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.117 | 
     | ModInv_res_reg[58]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.117 | 
     +--------------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin ModInv_res_reg[7]/CK 
Endpoint:   ModInv_res_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.119
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.117 | 
     | ModInv_res_reg[7]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.117 | 
     | ModInv_res_reg[7]/Q  |  v   | u_out[7]       | DFF_X1   | 0.081 |   0.081 |   -0.036 | 
     | ModInv_g75723/A1     |  v   | u_out[7]       | AOI22_X1 | 0.000 |   0.081 |   -0.036 | 
     | ModInv_g75723/ZN     |  ^   | ModInv_n_68976 | AOI22_X1 | 0.029 |   0.111 |   -0.007 | 
     | ModInv_g75595/A      |  ^   | ModInv_n_68976 | INV_X1   | 0.000 |   0.111 |   -0.007 | 
     | ModInv_g75595/ZN     |  v   | ModInv_n_68725 | INV_X1   | 0.008 |   0.119 |    0.002 | 
     | ModInv_res_reg[7]/D  |  v   | ModInv_n_68725 | DFF_X1   | 0.000 |   0.119 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.117 | 
     | ModInv_res_reg[7]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin ModInv_res_reg[33]/CK 
Endpoint:   ModInv_res_reg[33]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[33]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.119
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.117 | 
     | ModInv_res_reg[33]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.117 | 
     | ModInv_res_reg[33]/Q  |  v   | u_out[33]      | DFF_X1   | 0.086 |   0.086 |   -0.032 | 
     | ModInv_g75696/A1      |  v   | u_out[33]      | AOI22_X1 | 0.000 |   0.086 |   -0.031 | 
     | ModInv_g75696/ZN      |  ^   | ModInv_n_68922 | AOI22_X1 | 0.025 |   0.111 |   -0.006 | 
     | ModInv_g75568/A       |  ^   | ModInv_n_68922 | INV_X1   | 0.000 |   0.111 |   -0.006 | 
     | ModInv_g75568/ZN      |  v   | ModInv_n_68698 | INV_X1   | 0.008 |   0.119 |    0.002 | 
     | ModInv_res_reg[33]/D  |  v   | ModInv_n_68698 | DFF_X1   | 0.000 |   0.119 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.117 | 
     | ModInv_res_reg[33]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.117 | 
     +--------------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin ModInv_res_reg[41]/CK 
Endpoint:   ModInv_res_reg[41]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[41]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.120
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.118 | 
     | ModInv_res_reg[41]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.118 | 
     | ModInv_res_reg[41]/Q  |  v   | u_out[41]      | DFF_X1   | 0.087 |   0.087 |   -0.031 | 
     | ModInv_g75686/A1      |  v   | u_out[41]      | AOI22_X1 | 0.000 |   0.087 |   -0.031 | 
     | ModInv_g75686/ZN      |  ^   | ModInv_n_68902 | AOI22_X1 | 0.025 |   0.112 |   -0.006 | 
     | ModInv_g75558/A       |  ^   | ModInv_n_68902 | INV_X1   | 0.000 |   0.112 |   -0.006 | 
     | ModInv_g75558/ZN      |  v   | ModInv_n_68688 | INV_X1   | 0.008 |   0.120 |    0.002 | 
     | ModInv_res_reg[41]/D  |  v   | ModInv_n_68688 | DFF_X1   | 0.000 |   0.120 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.118 | 
     | ModInv_res_reg[41]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.118 | 
     +--------------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin ModInv_status_reg[0]/CK 
Endpoint:   ModInv_status_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ModInv_status_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.124
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |       Net        |   Cell   | Delay | Arrival | Required | 
     |                         |      |                  |          |       |  Time   |   Time   | 
     |-------------------------+------+------------------+----------+-------+---------+----------| 
     | clk                     |  ^   | clk              |          |       |   0.000 |   -0.118 | 
     | ModInv_status_reg[0]/CK |  ^   | clk              | DFF_X1   | 0.000 |   0.000 |   -0.118 | 
     | ModInv_status_reg[0]/Q  |  ^   | ModInv_status[0] | DFF_X1   | 0.094 |   0.094 |   -0.025 | 
     | ModInv_g76899/A1        |  ^   | ModInv_status[0] | AOI22_X1 | 0.000 |   0.094 |   -0.025 | 
     | ModInv_g76899/ZN        |  v   | ModInv_n_70513   | AOI22_X1 | 0.016 |   0.110 |   -0.009 | 
     | ModInv_g75863/A1        |  v   | ModInv_n_70513   | NAND3_X1 | 0.000 |   0.110 |   -0.009 | 
     | ModInv_g75863/ZN        |  ^   | ModInv_n_69009   | NAND3_X1 | 0.015 |   0.124 |    0.006 | 
     | ModInv_status_reg[0]/D  |  ^   | ModInv_n_69009   | DFF_X1   | 0.000 |   0.124 |    0.006 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                         |      |     |        |       |  Time   |   Time   | 
     |-------------------------+------+-----+--------+-------+---------+----------| 
     | clk                     |  ^   | clk |        |       |   0.000 |    0.118 | 
     | ModInv_status_reg[0]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin ModInv_res_reg[29]/CK 
Endpoint:   ModInv_res_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.120
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.118 | 
     | ModInv_res_reg[29]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.118 | 
     | ModInv_res_reg[29]/Q  |  v   | u_out[29]      | DFF_X1   | 0.086 |   0.086 |   -0.032 | 
     | ModInv_g75700/A1      |  v   | u_out[29]      | AOI22_X1 | 0.000 |   0.086 |   -0.032 | 
     | ModInv_g75700/ZN      |  ^   | ModInv_n_68930 | AOI22_X1 | 0.026 |   0.112 |   -0.006 | 
     | ModInv_g75572/A       |  ^   | ModInv_n_68930 | INV_X1   | 0.000 |   0.112 |   -0.006 | 
     | ModInv_g75572/ZN      |  v   | ModInv_n_68702 | INV_X1   | 0.008 |   0.120 |    0.002 | 
     | ModInv_res_reg[29]/D  |  v   | ModInv_n_68702 | DFF_X1   | 0.000 |   0.120 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.118 | 
     | ModInv_res_reg[29]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.118 | 
     +--------------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin ModInv_res_reg[8]/CK 
Endpoint:   ModInv_res_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.120
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.118 | 
     | ModInv_res_reg[8]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.118 | 
     | ModInv_res_reg[8]/Q  |  v   | u_out[8]       | DFF_X1   | 0.083 |   0.083 |   -0.036 | 
     | ModInv_g75721/A1     |  v   | u_out[8]       | AOI22_X1 | 0.000 |   0.083 |   -0.036 | 
     | ModInv_g75721/ZN     |  ^   | ModInv_n_68972 | AOI22_X1 | 0.029 |   0.112 |   -0.006 | 
     | ModInv_g75593/A      |  ^   | ModInv_n_68972 | INV_X1   | 0.000 |   0.112 |   -0.006 | 
     | ModInv_g75593/ZN     |  v   | ModInv_n_68723 | INV_X1   | 0.008 |   0.120 |    0.002 | 
     | ModInv_res_reg[8]/D  |  v   | ModInv_n_68723 | DFF_X1   | 0.000 |   0.120 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.118 | 
     | ModInv_res_reg[8]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin ModInv_status_reg[2]/CK 
Endpoint:   ModInv_status_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[0]/QN     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.124
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |            Net            |   Cell   | Delay | Arrival | Required | 
     |                        |      |                           |          |       |  Time   |   Time   | 
     |------------------------+------+---------------------------+----------+-------+---------+----------| 
     | clk                    |  ^   | clk                       |          |       |   0.000 |   -0.118 | 
     | ModInv_u_reg[0]/CK     |  ^   | clk                       | DFF_X1   | 0.000 |   0.000 |   -0.118 | 
     | ModInv_u_reg[0]/QN     |  ^   | ModInv_SUB_UNS_OP4_n_3017 | DFF_X1   | 0.080 |   0.080 |   -0.039 | 
     | ModInv_g77952/A1       |  ^   | ModInv_SUB_UNS_OP4_n_3017 | NAND2_X1 | 0.000 |   0.080 |   -0.039 | 
     | ModInv_g77952/ZN       |  v   | ModInv_n_72443            | NAND2_X1 | 0.026 |   0.105 |   -0.013 | 
     | ModInv_g75053/A2       |  v   | ModInv_n_72443            | NAND2_X1 | 0.000 |   0.105 |   -0.013 | 
     | ModInv_g75053/ZN       |  ^   | ModInv_n_68487            | NAND2_X1 | 0.019 |   0.124 |    0.005 | 
     | ModInv_status_reg[2]/D |  ^   | ModInv_n_68487            | DFF_X1   | 0.000 |   0.124 |    0.005 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Pin           | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                         |      |     |        |       |  Time   |   Time   | 
     |-------------------------+------+-----+--------+-------+---------+----------| 
     | clk                     |  ^   | clk |        |       |   0.000 |    0.118 | 
     | ModInv_status_reg[2]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin ModInv_res_reg[11]/CK 
Endpoint:   ModInv_res_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.120
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.119 | 
     | ModInv_res_reg[11]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.119 | 
     | ModInv_res_reg[11]/Q  |  v   | u_out[11]      | DFF_X1   | 0.079 |   0.079 |   -0.040 | 
     | ModInv_g75719/A1      |  v   | u_out[11]      | AOI22_X1 | 0.000 |   0.079 |   -0.040 | 
     | ModInv_g75719/ZN      |  ^   | ModInv_n_68968 | AOI22_X1 | 0.033 |   0.112 |   -0.007 | 
     | ModInv_g75591/A       |  ^   | ModInv_n_68968 | INV_X1   | 0.000 |   0.112 |   -0.007 | 
     | ModInv_g75591/ZN      |  v   | ModInv_n_68721 | INV_X1   | 0.008 |   0.120 |    0.002 | 
     | ModInv_res_reg[11]/D  |  v   | ModInv_n_68721 | DFF_X1   | 0.000 |   0.120 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.119 | 
     | ModInv_res_reg[11]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.119 | 
     +--------------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin ModInv_res_reg[30]/CK 
Endpoint:   ModInv_res_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.120
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.119 | 
     | ModInv_res_reg[30]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.119 | 
     | ModInv_res_reg[30]/Q  |  v   | u_out[30]      | DFF_X1   | 0.086 |   0.086 |   -0.033 | 
     | ModInv_g75699/A1      |  v   | u_out[30]      | AOI22_X1 | 0.000 |   0.086 |   -0.033 | 
     | ModInv_g75699/ZN      |  ^   | ModInv_n_68928 | AOI22_X1 | 0.026 |   0.112 |   -0.006 | 
     | ModInv_g75571/A       |  ^   | ModInv_n_68928 | INV_X1   | 0.000 |   0.112 |   -0.006 | 
     | ModInv_g75571/ZN      |  v   | ModInv_n_68701 | INV_X1   | 0.008 |   0.120 |    0.002 | 
     | ModInv_res_reg[30]/D  |  v   | ModInv_n_68701 | DFF_X1   | 0.000 |   0.120 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.119 | 
     | ModInv_res_reg[30]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.119 | 
     +--------------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin ModInv_res_reg[31]/CK 
Endpoint:   ModInv_res_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.121
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.120 | 
     | ModInv_res_reg[31]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.120 | 
     | ModInv_res_reg[31]/Q  |  v   | u_out[31]      | DFF_X1   | 0.088 |   0.088 |   -0.032 | 
     | ModInv_g75698/A1      |  v   | u_out[31]      | AOI22_X1 | 0.000 |   0.088 |   -0.032 | 
     | ModInv_g75698/ZN      |  ^   | ModInv_n_68926 | AOI22_X1 | 0.026 |   0.114 |   -0.006 | 
     | ModInv_g75570/A       |  ^   | ModInv_n_68926 | INV_X1   | 0.000 |   0.114 |   -0.006 | 
     | ModInv_g75570/ZN      |  v   | ModInv_n_68700 | INV_X1   | 0.008 |   0.121 |    0.002 | 
     | ModInv_res_reg[31]/D  |  v   | ModInv_n_68700 | DFF_X1   | 0.000 |   0.121 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.120 | 
     | ModInv_res_reg[31]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.120 | 
     +--------------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin ModInv_res_reg[38]/CK 
Endpoint:   ModInv_res_reg[38]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[38]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.122
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.120 | 
     | ModInv_res_reg[38]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.120 | 
     | ModInv_res_reg[38]/Q  |  v   | u_out[38]      | DFF_X1   | 0.089 |   0.089 |   -0.032 | 
     | ModInv_g75691/A1      |  v   | u_out[38]      | AOI22_X1 | 0.000 |   0.089 |   -0.031 | 
     | ModInv_g75691/ZN      |  ^   | ModInv_n_68912 | AOI22_X1 | 0.025 |   0.114 |   -0.006 | 
     | ModInv_g75563/A       |  ^   | ModInv_n_68912 | INV_X1   | 0.000 |   0.114 |   -0.006 | 
     | ModInv_g75563/ZN      |  v   | ModInv_n_68693 | INV_X1   | 0.008 |   0.122 |    0.002 | 
     | ModInv_res_reg[38]/D  |  v   | ModInv_n_68693 | DFF_X1   | 0.000 |   0.122 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.120 | 
     | ModInv_res_reg[38]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.120 | 
     +--------------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin ModInv_res_reg[23]/CK 
Endpoint:   ModInv_res_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[23]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.123
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.121 | 
     | ModInv_res_reg[23]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.121 | 
     | ModInv_res_reg[23]/Q  |  v   | u_out[23]      | DFF_X1   | 0.086 |   0.086 |   -0.034 | 
     | ModInv_g75706/A1      |  v   | u_out[23]      | AOI22_X1 | 0.000 |   0.087 |   -0.034 | 
     | ModInv_g75706/ZN      |  ^   | ModInv_n_68942 | AOI22_X1 | 0.028 |   0.115 |   -0.006 | 
     | ModInv_g75578/A       |  ^   | ModInv_n_68942 | INV_X1   | 0.000 |   0.115 |   -0.006 | 
     | ModInv_g75578/ZN      |  v   | ModInv_n_68708 | INV_X1   | 0.008 |   0.123 |    0.002 | 
     | ModInv_res_reg[23]/D  |  v   | ModInv_n_68708 | DFF_X1   | 0.000 |   0.123 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.121 | 
     | ModInv_res_reg[23]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin ModInv_res_reg[27]/CK 
Endpoint:   ModInv_res_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.122
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.121 | 
     | ModInv_res_reg[27]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.121 | 
     | ModInv_res_reg[27]/Q  |  v   | u_out[27]      | DFF_X1   | 0.087 |   0.087 |   -0.034 | 
     | ModInv_g75703/A1      |  v   | u_out[27]      | AOI22_X1 | 0.000 |   0.087 |   -0.034 | 
     | ModInv_g75703/ZN      |  ^   | ModInv_n_68936 | AOI22_X1 | 0.028 |   0.115 |   -0.006 | 
     | ModInv_g75575/A       |  ^   | ModInv_n_68936 | INV_X1   | 0.000 |   0.115 |   -0.006 | 
     | ModInv_g75575/ZN      |  v   | ModInv_n_68705 | INV_X1   | 0.008 |   0.122 |    0.002 | 
     | ModInv_res_reg[27]/D  |  v   | ModInv_n_68705 | DFF_X1   | 0.000 |   0.122 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.121 | 
     | ModInv_res_reg[27]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 117: MET Hold Check with Pin ModInv_res_reg[26]/CK 
Endpoint:   ModInv_res_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[26]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.122
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.121 | 
     | ModInv_res_reg[26]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.121 | 
     | ModInv_res_reg[26]/Q  |  v   | u_out[26]      | DFF_X1   | 0.087 |   0.087 |   -0.034 | 
     | ModInv_g75702/A1      |  v   | u_out[26]      | AOI22_X1 | 0.000 |   0.087 |   -0.034 | 
     | ModInv_g75702/ZN      |  ^   | ModInv_n_68934 | AOI22_X1 | 0.028 |   0.115 |   -0.006 | 
     | ModInv_g75574/A       |  ^   | ModInv_n_68934 | INV_X1   | 0.000 |   0.115 |   -0.006 | 
     | ModInv_g75574/ZN      |  v   | ModInv_n_68704 | INV_X1   | 0.008 |   0.122 |    0.002 | 
     | ModInv_res_reg[26]/D  |  v   | ModInv_n_68704 | DFF_X1   | 0.000 |   0.122 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.121 | 
     | ModInv_res_reg[26]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin ModInv_res_reg[16]/CK 
Endpoint:   ModInv_res_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.126
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.121 | 
     | ModInv_res_reg[16]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.121 | 
     | ModInv_res_reg[16]/Q  |  ^   | u_out[16]      | DFF_X1   | 0.091 |   0.091 |   -0.030 | 
     | ModInv_g75713/A1      |  ^   | u_out[16]      | AOI22_X1 | 0.000 |   0.091 |   -0.029 | 
     | ModInv_g75713/ZN      |  v   | ModInv_n_68956 | AOI22_X1 | 0.022 |   0.113 |   -0.008 | 
     | ModInv_g75585/A       |  v   | ModInv_n_68956 | INV_X1   | 0.000 |   0.113 |   -0.008 | 
     | ModInv_g75585/ZN      |  ^   | ModInv_n_68715 | INV_X1   | 0.013 |   0.126 |    0.005 | 
     | ModInv_res_reg[16]/D  |  ^   | ModInv_n_68715 | DFF_X1   | 0.000 |   0.126 |    0.005 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.121 | 
     | ModInv_res_reg[16]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin ModInv_res_reg[6]/CK 
Endpoint:   ModInv_res_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.123
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.121 | 
     | ModInv_res_reg[6]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.121 | 
     | ModInv_res_reg[6]/Q  |  v   | u_out[6]       | DFF_X1   | 0.084 |   0.084 |   -0.037 | 
     | ModInv_g75725/A1     |  v   | u_out[6]       | AOI22_X1 | 0.000 |   0.084 |   -0.037 | 
     | ModInv_g75725/ZN     |  ^   | ModInv_n_68980 | AOI22_X1 | 0.030 |   0.114 |   -0.007 | 
     | ModInv_g75597/A      |  ^   | ModInv_n_68980 | INV_X1   | 0.000 |   0.114 |   -0.007 | 
     | ModInv_g75597/ZN     |  v   | ModInv_n_68727 | INV_X1   | 0.008 |   0.123 |    0.002 | 
     | ModInv_res_reg[6]/D  |  v   | ModInv_n_68727 | DFF_X1   | 0.000 |   0.123 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.121 | 
     | ModInv_res_reg[6]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.121 | 
     +-------------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin ModInv_v_reg[19]/CK 
Endpoint:   ModInv_v_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.123
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.121 | 
     | ModInv_v_reg[19]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.121 | 
     | ModInv_v_reg[19]/Q  |  v   | ModInv_v[19]   | DFF_X1   | 0.088 |   0.088 |   -0.033 | 
     | ModInv_g76366/A1    |  v   | ModInv_v[19]   | AOI22_X1 | 0.000 |   0.088 |   -0.033 | 
     | ModInv_g76366/ZN    |  ^   | ModInv_n_69701 | AOI22_X1 | 0.022 |   0.110 |   -0.011 | 
     | ModInv_g75874/A1    |  ^   | ModInv_n_69701 | NAND2_X1 | 0.000 |   0.110 |   -0.011 | 
     | ModInv_g75874/ZN    |  v   | ModInv_n_69021 | NAND2_X1 | 0.013 |   0.123 |    0.002 | 
     | ModInv_v_reg[19]/D  |  v   | ModInv_n_69021 | DFF_X1   | 0.000 |   0.123 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.121 | 
     | ModInv_v_reg[19]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.121 | 
     +------------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin ModInv_v_reg[4]/CK 
Endpoint:   ModInv_v_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.123
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.121 | 
     | ModInv_v_reg[4]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.121 | 
     | ModInv_v_reg[4]/Q  |  v   | ModInv_v[4]    | DFF_X1   | 0.088 |   0.088 |   -0.034 | 
     | ModInv_g76761/A1   |  v   | ModInv_v[4]    | AOI22_X1 | 0.000 |   0.088 |   -0.034 | 
     | ModInv_g76761/ZN   |  ^   | ModInv_n_70354 | AOI22_X1 | 0.022 |   0.110 |   -0.011 | 
     | ModInv_g76241/A1   |  ^   | ModInv_n_70354 | NAND2_X1 | 0.000 |   0.110 |   -0.011 | 
     | ModInv_g76241/ZN   |  v   | ModInv_n_69386 | NAND2_X1 | 0.013 |   0.123 |    0.002 | 
     | ModInv_v_reg[4]/D  |  v   | ModInv_n_69386 | DFF_X1   | 0.000 |   0.123 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.121 | 
     | ModInv_v_reg[4]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.121 | 
     +-----------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin ModInv_res_reg[35]/CK 
Endpoint:   ModInv_res_reg[35]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[35]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.123
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.121 | 
     | ModInv_res_reg[35]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.121 | 
     | ModInv_res_reg[35]/Q  |  v   | u_out[35]      | DFF_X1   | 0.090 |   0.090 |   -0.032 | 
     | ModInv_g75694/A1      |  v   | u_out[35]      | AOI22_X1 | 0.000 |   0.090 |   -0.032 | 
     | ModInv_g75694/ZN      |  ^   | ModInv_n_68918 | AOI22_X1 | 0.025 |   0.115 |   -0.006 | 
     | ModInv_g75566/A       |  ^   | ModInv_n_68918 | INV_X1   | 0.000 |   0.115 |   -0.006 | 
     | ModInv_g75566/ZN      |  v   | ModInv_n_68696 | INV_X1   | 0.008 |   0.123 |    0.002 | 
     | ModInv_res_reg[35]/D  |  v   | ModInv_n_68696 | DFF_X1   | 0.000 |   0.123 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.121 | 
     | ModInv_res_reg[35]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin ModInv_res_reg[34]/CK 
Endpoint:   ModInv_res_reg[34]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[34]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.123
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.122 | 
     | ModInv_res_reg[34]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.122 | 
     | ModInv_res_reg[34]/Q  |  v   | u_out[34]      | DFF_X1   | 0.089 |   0.089 |   -0.032 | 
     | ModInv_g75695/A1      |  v   | u_out[34]      | AOI22_X1 | 0.000 |   0.090 |   -0.032 | 
     | ModInv_g75695/ZN      |  ^   | ModInv_n_68920 | AOI22_X1 | 0.026 |   0.115 |   -0.006 | 
     | ModInv_g75567/A       |  ^   | ModInv_n_68920 | INV_X1   | 0.000 |   0.115 |   -0.006 | 
     | ModInv_g75567/ZN      |  v   | ModInv_n_68697 | INV_X1   | 0.008 |   0.123 |    0.002 | 
     | ModInv_res_reg[34]/D  |  v   | ModInv_n_68697 | DFF_X1   | 0.000 |   0.123 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.122 | 
     | ModInv_res_reg[34]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin addr_wr_reg[63]/CK 
Endpoint:   addr_wr_reg[63]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[63]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.124
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.122 | 
     | addr_wr_reg[63]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.122 | 
     | addr_wr_reg[63]/Q  |  v   | addr_wr_out[63] | DFFR_X1  | 0.090 |   0.090 |   -0.032 | 
     | g16759__2391/A2    |  v   | addr_wr_out[63] | AOI22_X1 | 0.000 |   0.090 |   -0.032 | 
     | g16759__2391/ZN    |  ^   | n_688           | AOI22_X1 | 0.026 |   0.116 |   -0.005 | 
     | g16695/A           |  ^   | n_688           | INV_X1   | 0.000 |   0.116 |   -0.005 | 
     | g16695/ZN          |  v   | n_752           | INV_X1   | 0.008 |   0.124 |    0.003 | 
     | addr_wr_reg[63]/D  |  v   | n_752           | DFFR_X1  | 0.000 |   0.124 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.122 | 
     | addr_wr_reg[63]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.122 | 
     +------------------------------------------------------------------------+ 
Path 125: MET Hold Check with Pin ModInv_res_reg[19]/CK 
Endpoint:   ModInv_res_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.124
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.122 | 
     | ModInv_res_reg[19]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.122 | 
     | ModInv_res_reg[19]/Q  |  v   | u_out[19]      | DFF_X1   | 0.086 |   0.086 |   -0.036 | 
     | ModInv_g75710/A1      |  v   | u_out[19]      | AOI22_X1 | 0.000 |   0.086 |   -0.036 | 
     | ModInv_g75710/ZN      |  ^   | ModInv_n_68950 | AOI22_X1 | 0.029 |   0.115 |   -0.007 | 
     | ModInv_g75582/A       |  ^   | ModInv_n_68950 | INV_X1   | 0.000 |   0.115 |   -0.007 | 
     | ModInv_g75582/ZN      |  v   | ModInv_n_68712 | INV_X1   | 0.008 |   0.124 |    0.002 | 
     | ModInv_res_reg[19]/D  |  v   | ModInv_n_68712 | DFF_X1   | 0.000 |   0.124 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.122 | 
     | ModInv_res_reg[19]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin addr_wr_reg[30]/CK 
Endpoint:   addr_wr_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.125
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.122 | 
     | addr_wr_reg[30]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.122 | 
     | addr_wr_reg[30]/Q  |  v   | addr_wr_out[30] | DFFR_X1  | 0.092 |   0.092 |   -0.030 | 
     | g16726__9682/A2    |  v   | addr_wr_out[30] | AOI22_X1 | 0.000 |   0.092 |   -0.030 | 
     | g16726__9682/ZN    |  ^   | n_721           | AOI22_X1 | 0.025 |   0.117 |   -0.005 | 
     | g16662/A           |  ^   | n_721           | INV_X1   | 0.000 |   0.117 |   -0.005 | 
     | g16662/ZN          |  v   | n_785           | INV_X1   | 0.008 |   0.125 |    0.003 | 
     | addr_wr_reg[30]/D  |  v   | n_785           | DFFR_X1  | 0.000 |   0.125 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.122 | 
     | addr_wr_reg[30]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.122 | 
     +------------------------------------------------------------------------+ 
Path 127: MET Hold Check with Pin addr_wr_reg[8]/CK 
Endpoint:   addr_wr_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.125
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.122 | 
     | addr_wr_reg[8]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.122 | 
     | addr_wr_reg[8]/Q  |  v   | addr_wr_out[8] | DFFR_X1  | 0.092 |   0.092 |   -0.030 | 
     | g16640__7675/A2   |  v   | addr_wr_out[8] | AOI22_X1 | 0.000 |   0.092 |   -0.030 | 
     | g16640__7675/ZN   |  ^   | n_807          | AOI22_X1 | 0.024 |   0.116 |   -0.006 | 
     | g16578/A          |  ^   | n_807          | INV_X1   | 0.000 |   0.116 |   -0.006 | 
     | g16578/ZN         |  v   | n_869          | INV_X1   | 0.008 |   0.124 |    0.003 | 
     | addr_wr_reg[8]/D  |  v   | n_869          | DFFR_X1  | 0.000 |   0.125 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.122 | 
     | addr_wr_reg[8]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.122 | 
     +-----------------------------------------------------------------------+ 
Path 128: MET Hold Check with Pin ModInv_v_reg[22]/CK 
Endpoint:   ModInv_v_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[22]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.124
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.122 | 
     | ModInv_v_reg[22]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.122 | 
     | ModInv_v_reg[22]/Q  |  v   | ModInv_v[22]   | DFF_X1   | 0.088 |   0.088 |   -0.034 | 
     | ModInv_g76363/A1    |  v   | ModInv_v[22]   | AOI22_X1 | 0.000 |   0.088 |   -0.034 | 
     | ModInv_g76363/ZN    |  ^   | ModInv_n_69695 | AOI22_X1 | 0.022 |   0.110 |   -0.012 | 
     | ModInv_g75877/A1    |  ^   | ModInv_n_69695 | NAND2_X1 | 0.000 |   0.110 |   -0.012 | 
     | ModInv_g75877/ZN    |  v   | ModInv_n_69024 | NAND2_X1 | 0.014 |   0.124 |    0.002 | 
     | ModInv_v_reg[22]/D  |  v   | ModInv_n_69024 | DFF_X1   | 0.000 |   0.124 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.122 | 
     | ModInv_v_reg[22]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.122 | 
     +------------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin ModInv_v_reg[59]/CK 
Endpoint:   ModInv_v_reg[59]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[59]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.124
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.122 | 
     | ModInv_v_reg[59]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.122 | 
     | ModInv_v_reg[59]/Q  |  v   | ModInv_v[59]   | DFF_X1   | 0.089 |   0.089 |   -0.033 | 
     | ModInv_g76326/A1    |  v   | ModInv_v[59]   | AOI22_X1 | 0.000 |   0.089 |   -0.033 | 
     | ModInv_g76326/ZN    |  ^   | ModInv_n_69621 | AOI22_X1 | 0.022 |   0.111 |   -0.011 | 
     | ModInv_g75913/A1    |  ^   | ModInv_n_69621 | NAND2_X1 | 0.000 |   0.111 |   -0.011 | 
     | ModInv_g75913/ZN    |  v   | ModInv_n_69060 | NAND2_X1 | 0.013 |   0.124 |    0.002 | 
     | ModInv_v_reg[59]/D  |  v   | ModInv_n_69060 | DFF_X1   | 0.000 |   0.124 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.122 | 
     | ModInv_v_reg[59]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.122 | 
     +------------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin ModInv_res_reg[2]/CK 
Endpoint:   ModInv_res_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.124
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.122 | 
     | ModInv_res_reg[2]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.122 | 
     | ModInv_res_reg[2]/Q  |  v   | u_out[2]       | DFF_X1   | 0.087 |   0.087 |   -0.036 | 
     | ModInv_g75727/A1     |  v   | u_out[2]       | AOI22_X1 | 0.000 |   0.087 |   -0.035 | 
     | ModInv_g75727/ZN     |  ^   | ModInv_n_68984 | AOI22_X1 | 0.029 |   0.116 |   -0.006 | 
     | ModInv_g75599/A      |  ^   | ModInv_n_68984 | INV_X1   | 0.000 |   0.116 |   -0.006 | 
     | ModInv_g75599/ZN     |  v   | ModInv_n_68729 | INV_X1   | 0.008 |   0.124 |    0.002 | 
     | ModInv_res_reg[2]/D  |  v   | ModInv_n_68729 | DFF_X1   | 0.000 |   0.124 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.122 | 
     | ModInv_res_reg[2]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.122 | 
     +-------------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin ModInv_v_reg[66]/CK 
Endpoint:   ModInv_v_reg[66]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[66]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.124
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.122 | 
     | ModInv_v_reg[66]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.122 | 
     | ModInv_v_reg[66]/Q  |  v   | ModInv_v[66]   | DFF_X1   | 0.088 |   0.088 |   -0.034 | 
     | ModInv_g76319/A1    |  v   | ModInv_v[66]   | AOI22_X1 | 0.000 |   0.088 |   -0.034 | 
     | ModInv_g76319/ZN    |  ^   | ModInv_n_69607 | AOI22_X1 | 0.022 |   0.109 |   -0.013 | 
     | ModInv_g75921/A1    |  ^   | ModInv_n_69607 | NAND2_X1 | 0.000 |   0.109 |   -0.013 | 
     | ModInv_g75921/ZN    |  v   | ModInv_n_69068 | NAND2_X1 | 0.014 |   0.124 |    0.002 | 
     | ModInv_v_reg[66]/D  |  v   | ModInv_n_69068 | DFF_X1   | 0.000 |   0.124 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.122 | 
     | ModInv_v_reg[66]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.122 | 
     +------------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin state_reg[1]/CK 
Endpoint:   state_reg[1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.125
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       | Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |      |       |          |       |  Time   |   Time   | 
     |-----------------+------+-------+----------+-------+---------+----------| 
     | clk             |  ^   | clk   |          |       |   0.000 |   -0.122 | 
     | state_reg[0]/CK |  ^   | clk   | DFFR_X1  | 0.000 |   0.000 |   -0.122 | 
     | state_reg[0]/QN |  v   | n_5   | DFFR_X1  | 0.075 |   0.075 |   -0.047 | 
     | g17759__3772/A1 |  v   | n_5   | NAND2_X1 | 0.000 |   0.075 |   -0.047 | 
     | g17759__3772/ZN |  ^   | n_10  | NAND2_X1 | 0.033 |   0.108 |   -0.015 | 
     | g17368__7344/A  |  ^   | n_10  | OAI21_X1 | 0.000 |   0.108 |   -0.015 | 
     | g17368__7344/ZN |  v   | n_399 | OAI21_X1 | 0.017 |   0.125 |    0.003 | 
     | state_reg[1]/D  |  v   | n_399 | DFFR_X1  | 0.000 |   0.125 |    0.003 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |       Pin       | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                 |      |     |         |       |  Time   |   Time   | 
     |-----------------+------+-----+---------+-------+---------+----------| 
     | clk             |  ^   | clk |         |       |   0.000 |    0.122 | 
     | state_reg[1]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.122 | 
     +---------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin ModInv_res_reg[0]/CK 
Endpoint:   ModInv_res_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.124
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.122 | 
     | ModInv_res_reg[0]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.122 | 
     | ModInv_res_reg[0]/Q  |  v   | u_out[0]       | DFF_X1   | 0.086 |   0.086 |   -0.036 | 
     | ModInv_g75724/A1     |  v   | u_out[0]       | AOI22_X1 | 0.000 |   0.086 |   -0.036 | 
     | ModInv_g75724/ZN     |  ^   | ModInv_n_68978 | AOI22_X1 | 0.030 |   0.116 |   -0.006 | 
     | ModInv_g75596/A      |  ^   | ModInv_n_68978 | INV_X1   | 0.000 |   0.116 |   -0.006 | 
     | ModInv_g75596/ZN     |  v   | ModInv_n_68726 | INV_X1   | 0.008 |   0.124 |    0.002 | 
     | ModInv_res_reg[0]/D  |  v   | ModInv_n_68726 | DFF_X1   | 0.000 |   0.124 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.122 | 
     | ModInv_res_reg[0]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.122 | 
     +-------------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin ModInv_v_reg[58]/CK 
Endpoint:   ModInv_v_reg[58]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[58]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.124
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.122 | 
     | ModInv_v_reg[58]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.122 | 
     | ModInv_v_reg[58]/Q  |  v   | ModInv_v[58]   | DFF_X1   | 0.088 |   0.088 |   -0.035 | 
     | ModInv_g76327/A1    |  v   | ModInv_v[58]   | AOI22_X1 | 0.000 |   0.088 |   -0.035 | 
     | ModInv_g76327/ZN    |  ^   | ModInv_n_69623 | AOI22_X1 | 0.023 |   0.111 |   -0.012 | 
     | ModInv_g75912/A1    |  ^   | ModInv_n_69623 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g75912/ZN    |  v   | ModInv_n_69059 | NAND2_X1 | 0.013 |   0.124 |    0.002 | 
     | ModInv_v_reg[58]/D  |  v   | ModInv_n_69059 | DFF_X1   | 0.000 |   0.124 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.122 | 
     | ModInv_v_reg[58]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.122 | 
     +------------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin addr_wr_reg[6]/CK 
Endpoint:   addr_wr_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.125
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.122 | 
     | addr_wr_reg[6]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.122 | 
     | addr_wr_reg[6]/Q  |  v   | addr_wr_out[6] | DFFR_X1  | 0.092 |   0.092 |   -0.030 | 
     | g16638__2900/A2   |  v   | addr_wr_out[6] | AOI22_X1 | 0.000 |   0.092 |   -0.030 | 
     | g16638__2900/ZN   |  ^   | n_809          | AOI22_X1 | 0.025 |   0.117 |   -0.005 | 
     | g16576/A          |  ^   | n_809          | INV_X1   | 0.000 |   0.117 |   -0.005 | 
     | g16576/ZN         |  v   | n_871          | INV_X1   | 0.008 |   0.125 |    0.003 | 
     | addr_wr_reg[6]/D  |  v   | n_871          | DFFR_X1  | 0.000 |   0.125 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.122 | 
     | addr_wr_reg[6]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.122 | 
     +-----------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin addr_wr_reg[58]/CK 
Endpoint:   addr_wr_reg[58]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[58]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[58]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[58]/Q  |  v   | addr_wr_out[58] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16754__9682/A2    |  v   | addr_wr_out[58] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16754__9682/ZN    |  ^   | n_693           | AOI22_X1 | 0.025 |   0.117 |   -0.005 | 
     | g16690/A           |  ^   | n_693           | INV_X1   | 0.000 |   0.117 |   -0.005 | 
     | g16690/ZN          |  v   | n_757           | INV_X1   | 0.008 |   0.125 |    0.003 | 
     | addr_wr_reg[58]/D  |  v   | n_757           | DFFR_X1  | 0.000 |   0.125 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[58]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin ModInv_v_reg[26]/CK 
Endpoint:   ModInv_v_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[26]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.124
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[26]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[26]/Q  |  v   | ModInv_v[26]   | DFF_X1   | 0.089 |   0.089 |   -0.034 | 
     | ModInv_g76359/A1    |  v   | ModInv_v[26]   | AOI22_X1 | 0.000 |   0.089 |   -0.034 | 
     | ModInv_g76359/ZN    |  ^   | ModInv_n_69687 | AOI22_X1 | 0.023 |   0.112 |   -0.011 | 
     | ModInv_g75880/A1    |  ^   | ModInv_n_69687 | NAND2_X1 | 0.000 |   0.112 |   -0.011 | 
     | ModInv_g75880/ZN    |  v   | ModInv_n_69027 | NAND2_X1 | 0.013 |   0.124 |    0.002 | 
     | ModInv_v_reg[26]/D  |  v   | ModInv_n_69027 | DFF_X1   | 0.000 |   0.124 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[26]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin ModInv_v_reg[65]/CK 
Endpoint:   ModInv_v_reg[65]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[66]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.124
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[66]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[66]/Q  |  v   | ModInv_v[66]   | DFF_X1   | 0.088 |   0.088 |   -0.035 | 
     | ModInv_g77543/A1    |  v   | ModInv_v[66]   | AOI22_X1 | 0.000 |   0.088 |   -0.035 | 
     | ModInv_g77543/ZN    |  ^   | ModInv_n_71379 | AOI22_X1 | 0.023 |   0.111 |   -0.012 | 
     | ModInv_g75920/A2    |  ^   | ModInv_n_71379 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g75920/ZN    |  v   | ModInv_n_69067 | NAND2_X1 | 0.014 |   0.124 |    0.002 | 
     | ModInv_v_reg[65]/D  |  v   | ModInv_n_69067 | DFF_X1   | 0.000 |   0.124 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[65]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin ModInv_u_reg[14]/CK 
Endpoint:   ModInv_u_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.124
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_u_reg[14]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_u_reg[14]/Q  |  v   | ModInv_u[14]   | DFF_X1   | 0.088 |   0.088 |   -0.034 | 
     | ModInv_g77023/A1    |  v   | ModInv_u[14]   | AOI22_X1 | 0.000 |   0.088 |   -0.034 | 
     | ModInv_g77023/ZN    |  ^   | ModInv_n_70903 | AOI22_X1 | 0.023 |   0.111 |   -0.012 | 
     | ModInv_g76779/A1    |  ^   | ModInv_n_70903 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g76779/ZN    |  v   | ModInv_n_70380 | NAND2_X1 | 0.013 |   0.124 |    0.002 | 
     | ModInv_u_reg[14]/D  |  v   | ModInv_n_70380 | DFF_X1   | 0.000 |   0.124 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_u_reg[14]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 140: MET Hold Check with Pin addr_wr_reg[51]/CK 
Endpoint:   addr_wr_reg[51]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[51]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[51]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[51]/Q  |  v   | addr_wr_out[51] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16747__1857/A2    |  v   | addr_wr_out[51] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16747__1857/ZN    |  ^   | n_700           | AOI22_X1 | 0.025 |   0.117 |   -0.006 | 
     | g16683/A           |  ^   | n_700           | INV_X1   | 0.000 |   0.117 |   -0.006 | 
     | g16683/ZN          |  v   | n_764           | INV_X1   | 0.008 |   0.125 |    0.003 | 
     | addr_wr_reg[51]/D  |  v   | n_764           | DFFR_X1  | 0.000 |   0.125 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[51]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin addr_wr_reg[33]/CK 
Endpoint:   addr_wr_reg[33]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[33]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[33]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[33]/Q  |  v   | addr_wr_out[33] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16729__6877/A2    |  v   | addr_wr_out[33] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16729__6877/ZN    |  ^   | n_718           | AOI22_X1 | 0.026 |   0.117 |   -0.005 | 
     | g16665/A           |  ^   | n_718           | INV_X1   | 0.000 |   0.117 |   -0.005 | 
     | g16665/ZN          |  v   | n_782           | INV_X1   | 0.008 |   0.125 |    0.003 | 
     | addr_wr_reg[33]/D  |  v   | n_782           | DFFR_X1  | 0.000 |   0.125 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[33]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin ModInv_v_reg[3]/CK 
Endpoint:   ModInv_v_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[4]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[4]/Q  |  v   | ModInv_v[4]    | DFF_X1   | 0.088 |   0.088 |   -0.035 | 
     | ModInv_g77793/A1   |  v   | ModInv_v[4]    | AOI22_X1 | 0.000 |   0.088 |   -0.035 | 
     | ModInv_g77793/ZN   |  ^   | ModInv_n_71633 | AOI22_X1 | 0.022 |   0.110 |   -0.013 | 
     | ModInv_g76240/A2   |  ^   | ModInv_n_71633 | NAND2_X1 | 0.000 |   0.110 |   -0.013 | 
     | ModInv_g76240/ZN   |  v   | ModInv_n_69385 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_v_reg[3]/D  |  v   | ModInv_n_69385 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[3]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +-----------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin ModInv_v_reg[79]/CK 
Endpoint:   ModInv_v_reg[79]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[79]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[79]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[79]/Q  |  v   | ModInv_v[79]   | DFF_X1   | 0.088 |   0.088 |   -0.035 | 
     | ModInv_g76306/A1    |  v   | ModInv_v[79]   | AOI22_X1 | 0.000 |   0.088 |   -0.035 | 
     | ModInv_g76306/ZN    |  ^   | ModInv_n_69581 | AOI22_X1 | 0.023 |   0.111 |   -0.012 | 
     | ModInv_g75934/A1    |  ^   | ModInv_n_69581 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g75934/ZN    |  v   | ModInv_n_69081 | NAND2_X1 | 0.013 |   0.125 |    0.002 | 
     | ModInv_v_reg[79]/D  |  v   | ModInv_n_69081 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[79]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin ModInv_v_reg[6]/CK 
Endpoint:   ModInv_v_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[6]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[6]/Q  |  v   | ModInv_v[6]    | DFF_X1   | 0.089 |   0.089 |   -0.034 | 
     | ModInv_g76763/A1   |  v   | ModInv_v[6]    | AOI22_X1 | 0.000 |   0.089 |   -0.034 | 
     | ModInv_g76763/ZN   |  ^   | ModInv_n_70360 | AOI22_X1 | 0.022 |   0.111 |   -0.012 | 
     | ModInv_g76244/A1   |  ^   | ModInv_n_70360 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g76244/ZN   |  v   | ModInv_n_69389 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_v_reg[6]/D  |  v   | ModInv_n_69389 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[6]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +-----------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin ModInv_u_reg[5]/CK 
Endpoint:   ModInv_u_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_u_reg[5]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_u_reg[5]/Q  |  v   | ModInv_u[5]    | DFF_X1   | 0.089 |   0.089 |   -0.034 | 
     | ModInv_g77263/A1   |  v   | ModInv_u[5]    | AOI22_X1 | 0.000 |   0.089 |   -0.034 | 
     | ModInv_g77263/ZN   |  ^   | ModInv_n_71080 | AOI22_X1 | 0.022 |   0.111 |   -0.012 | 
     | ModInv_g76770/A1   |  ^   | ModInv_n_71080 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g76770/ZN   |  v   | ModInv_n_70371 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_u_reg[5]/D  |  v   | ModInv_n_70371 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_u_reg[5]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +-----------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin ModInv_x_reg[4]/CK 
Endpoint:   ModInv_x_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_x_reg[4]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_x_reg[4]/Q  |  v   | ModInv_x[4]    | DFF_X1   | 0.089 |   0.089 |   -0.033 | 
     | ModInv_g76254/A1   |  v   | ModInv_x[4]    | AOI22_X1 | 0.000 |   0.089 |   -0.033 | 
     | ModInv_g76254/ZN   |  ^   | ModInv_n_69477 | AOI22_X1 | 0.022 |   0.112 |   -0.011 | 
     | ModInv_g75985/A1   |  ^   | ModInv_n_69477 | NAND2_X1 | 0.000 |   0.112 |   -0.011 | 
     | ModInv_g75985/ZN   |  v   | ModInv_n_69132 | NAND2_X1 | 0.013 |   0.125 |    0.002 | 
     | ModInv_x_reg[4]/D  |  v   | ModInv_n_69132 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_x_reg[4]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +-----------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin addr_wr_reg[45]/CK 
Endpoint:   addr_wr_reg[45]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[45]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[45]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[45]/Q  |  v   | addr_wr_out[45] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16741__6083/A2    |  v   | addr_wr_out[45] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16741__6083/ZN    |  ^   | n_706           | AOI22_X1 | 0.025 |   0.117 |   -0.005 | 
     | g16677/A           |  ^   | n_706           | INV_X1   | 0.000 |   0.117 |   -0.005 | 
     | g16677/ZN          |  v   | n_770           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[45]/D  |  v   | n_770           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[45]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin addr_wr_reg[42]/CK 
Endpoint:   addr_wr_reg[42]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[42]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[42]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[42]/Q  |  v   | addr_wr_out[42] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16738__7114/A2    |  v   | addr_wr_out[42] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16738__7114/ZN    |  ^   | n_709           | AOI22_X1 | 0.025 |   0.117 |   -0.006 | 
     | g16674/A           |  ^   | n_709           | INV_X1   | 0.000 |   0.117 |   -0.006 | 
     | g16674/ZN          |  v   | n_773           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[42]/D  |  v   | n_773           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[42]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin ModInv_v_reg[64]/CK 
Endpoint:   ModInv_v_reg[64]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[64]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[64]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[64]/Q  |  v   | ModInv_v[64]   | DFF_X1   | 0.088 |   0.088 |   -0.035 | 
     | ModInv_g76321/A1    |  v   | ModInv_v[64]   | AOI22_X1 | 0.000 |   0.088 |   -0.035 | 
     | ModInv_g76321/ZN    |  ^   | ModInv_n_69611 | AOI22_X1 | 0.023 |   0.111 |   -0.012 | 
     | ModInv_g75919/A1    |  ^   | ModInv_n_69611 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g75919/ZN    |  v   | ModInv_n_69066 | NAND2_X1 | 0.013 |   0.125 |    0.002 | 
     | ModInv_v_reg[64]/D  |  v   | ModInv_n_69066 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[64]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin ModInv_v_reg[57]/CK 
Endpoint:   ModInv_v_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[58]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[58]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[58]/Q  |  v   | ModInv_v[58]   | DFF_X1   | 0.088 |   0.088 |   -0.035 | 
     | ModInv_g77596/A1    |  v   | ModInv_v[58]   | AOI22_X1 | 0.000 |   0.088 |   -0.035 | 
     | ModInv_g77596/ZN    |  ^   | ModInv_n_71436 | AOI22_X1 | 0.023 |   0.111 |   -0.012 | 
     | ModInv_g75914/A2    |  ^   | ModInv_n_71436 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g75914/ZN    |  v   | ModInv_n_69061 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_v_reg[57]/D  |  v   | ModInv_n_69061 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[57]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 151: MET Hold Check with Pin addr_wr_reg[40]/CK 
Endpoint:   addr_wr_reg[40]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[40]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[40]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[40]/Q  |  v   | addr_wr_out[40] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16736__5953/A2    |  v   | addr_wr_out[40] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16736__5953/ZN    |  ^   | n_711           | AOI22_X1 | 0.026 |   0.117 |   -0.005 | 
     | g16672/A           |  ^   | n_711           | INV_X1   | 0.000 |   0.117 |   -0.005 | 
     | g16672/ZN          |  v   | n_775           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[40]/D  |  v   | n_775           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[40]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin ModInv_u_reg[13]/CK 
Endpoint:   ModInv_u_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_u_reg[14]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_u_reg[14]/Q  |  v   | ModInv_u[14]   | DFF_X1   | 0.088 |   0.088 |   -0.035 | 
     | ModInv_g77699/A1    |  v   | ModInv_u[14]   | AOI22_X1 | 0.000 |   0.088 |   -0.035 | 
     | ModInv_g77699/ZN    |  ^   | ModInv_n_71539 | AOI22_X1 | 0.022 |   0.111 |   -0.012 | 
     | ModInv_g76778/A2    |  ^   | ModInv_n_71539 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g76778/ZN    |  v   | ModInv_n_70379 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_u_reg[13]/D  |  v   | ModInv_n_70379 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_u_reg[13]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin ModInv_v_reg[37]/CK 
Endpoint:   ModInv_v_reg[37]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[37]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[37]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[37]/Q  |  v   | ModInv_v[37]   | DFF_X1   | 0.090 |   0.090 |   -0.033 | 
     | ModInv_g76348/A1    |  v   | ModInv_v[37]   | AOI22_X1 | 0.000 |   0.090 |   -0.033 | 
     | ModInv_g76348/ZN    |  ^   | ModInv_n_69665 | AOI22_X1 | 0.022 |   0.112 |   -0.011 | 
     | ModInv_g75892/A1    |  ^   | ModInv_n_69665 | NAND2_X1 | 0.000 |   0.112 |   -0.011 | 
     | ModInv_g75892/ZN    |  v   | ModInv_n_69039 | NAND2_X1 | 0.013 |   0.125 |    0.002 | 
     | ModInv_v_reg[37]/D  |  v   | ModInv_n_69039 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[37]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin addr_wr_reg[9]/CK 
Endpoint:   addr_wr_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[9]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[9]/Q  |  v   | addr_wr_out[9] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16641__7118/A2   |  v   | addr_wr_out[9] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16641__7118/ZN   |  ^   | n_806          | AOI22_X1 | 0.025 |   0.118 |   -0.005 | 
     | g16579/A          |  ^   | n_806          | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16579/ZN         |  v   | n_868          | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[9]/D  |  v   | n_868          | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[9]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +-----------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin addr_wr_reg[50]/CK 
Endpoint:   addr_wr_reg[50]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[50]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[50]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[50]/Q  |  v   | addr_wr_out[50] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16746__5019/A2    |  v   | addr_wr_out[50] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16746__5019/ZN    |  ^   | n_701           | AOI22_X1 | 0.025 |   0.117 |   -0.006 | 
     | g16682/A           |  ^   | n_701           | INV_X1   | 0.000 |   0.117 |   -0.006 | 
     | g16682/ZN          |  v   | n_765           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[50]/D  |  v   | n_765           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[50]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 156: MET Hold Check with Pin ModInv_x_reg[49]/CK 
Endpoint:   ModInv_x_reg[49]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[49]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_x_reg[49]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_x_reg[49]/Q  |  v   | ModInv_x[49]   | DFF_X1   | 0.089 |   0.089 |   -0.034 | 
     | ModInv_g76548/A1    |  v   | ModInv_x[49]   | AOI22_X1 | 0.000 |   0.089 |   -0.034 | 
     | ModInv_g76548/ZN    |  ^   | ModInv_n_69845 | AOI22_X1 | 0.022 |   0.111 |   -0.012 | 
     | ModInv_g76030/A1    |  ^   | ModInv_n_69845 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g76030/ZN    |  v   | ModInv_n_69177 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_x_reg[49]/D  |  v   | ModInv_n_69177 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_x_reg[49]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin addr_wr_reg[1]/CK 
Endpoint:   addr_wr_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[1]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[1]/Q  |  v   | addr_wr_out[1] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16633__4547/A2   |  v   | addr_wr_out[1] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16633__4547/ZN   |  ^   | n_814          | AOI22_X1 | 0.026 |   0.118 |   -0.005 | 
     | g16571/A          |  ^   | n_814          | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16571/ZN         |  v   | n_876          | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[1]/D  |  v   | n_876          | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[1]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +-----------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin addr_rd_reg[25]/CK 
Endpoint:   addr_rd_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_rd_reg[25]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_rd_reg[25]/Q  |  v   | addr_rd_out[25] | DFFR_X1  | 0.093 |   0.093 |   -0.030 | 
     | g16784__1309/A2    |  v   | addr_rd_out[25] | AOI22_X1 | 0.000 |   0.093 |   -0.030 | 
     | g16784__1309/ZN    |  ^   | n_663           | AOI22_X1 | 0.025 |   0.118 |   -0.005 | 
     | g16720/A           |  ^   | n_663           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16720/ZN          |  v   | n_727           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_rd_reg[25]/D  |  v   | n_727           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_rd_reg[25]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin ModInv_v_reg[92]/CK 
Endpoint:   ModInv_v_reg[92]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[92]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[92]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[92]/Q  |  v   | ModInv_v[92]   | DFF_X1   | 0.089 |   0.089 |   -0.034 | 
     | ModInv_g76293/A1    |  v   | ModInv_v[92]   | AOI22_X1 | 0.000 |   0.089 |   -0.034 | 
     | ModInv_g76293/ZN    |  ^   | ModInv_n_69555 | AOI22_X1 | 0.022 |   0.111 |   -0.012 | 
     | ModInv_g75947/A1    |  ^   | ModInv_n_69555 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g75947/ZN    |  v   | ModInv_n_69094 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_v_reg[92]/D  |  v   | ModInv_n_69094 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[92]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin addr_rd_reg[50]/CK 
Endpoint:   addr_rd_reg[50]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[50]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_rd_reg[50]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_rd_reg[50]/Q  |  v   | addr_rd_out[50] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16619__5266/A2    |  v   | addr_rd_out[50] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16619__5266/ZN    |  ^   | n_828           | AOI22_X1 | 0.026 |   0.118 |   -0.005 | 
     | g16557/A           |  ^   | n_828           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16557/ZN          |  v   | n_890           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_rd_reg[50]/D  |  v   | n_890           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_rd_reg[50]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin addr_wr_reg[11]/CK 
Endpoint:   addr_wr_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[11]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[11]/Q  |  v   | addr_wr_out[11] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16643__1786/A2    |  v   | addr_wr_out[11] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16643__1786/ZN    |  ^   | n_804           | AOI22_X1 | 0.026 |   0.118 |   -0.005 | 
     | g16581/A           |  ^   | n_804           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16581/ZN          |  v   | n_866           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[11]/D  |  v   | n_866           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[11]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin addr_rd_reg[54]/CK 
Endpoint:   addr_rd_reg[54]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[54]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_rd_reg[54]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_rd_reg[54]/Q  |  v   | addr_rd_out[54] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16623__5795/A2    |  v   | addr_rd_out[54] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16623__5795/ZN    |  ^   | n_824           | AOI22_X1 | 0.026 |   0.118 |   -0.005 | 
     | g16561/A           |  ^   | n_824           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16561/ZN          |  v   | n_886           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_rd_reg[54]/D  |  v   | n_886           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_rd_reg[54]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin addr_wr_reg[20]/CK 
Endpoint:   addr_wr_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[20]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[20]/Q  |  v   | addr_wr_out[20] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16652__7344/A2    |  v   | addr_wr_out[20] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16652__7344/ZN    |  ^   | n_795           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16590/A           |  ^   | n_795           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16590/ZN          |  v   | n_857           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[20]/D  |  v   | n_857           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[20]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin addr_wr_reg[19]/CK 
Endpoint:   addr_wr_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[19]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[19]/Q  |  v   | addr_wr_out[19] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16651__5795/A2    |  v   | addr_wr_out[19] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16651__5795/ZN    |  ^   | n_796           | AOI22_X1 | 0.025 |   0.117 |   -0.006 | 
     | g16589/A           |  ^   | n_796           | INV_X1   | 0.000 |   0.117 |   -0.006 | 
     | g16589/ZN          |  v   | n_858           | INV_X1   | 0.009 |   0.126 |    0.003 | 
     | addr_wr_reg[19]/D  |  v   | n_858           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[19]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin ModInv_v_reg[18]/CK 
Endpoint:   ModInv_v_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[19]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[19]/Q  |  v   | ModInv_v[19]   | DFF_X1   | 0.088 |   0.088 |   -0.035 | 
     | ModInv_g77555/A1    |  v   | ModInv_v[19]   | AOI22_X1 | 0.000 |   0.088 |   -0.035 | 
     | ModInv_g77555/ZN    |  ^   | ModInv_n_71394 | AOI22_X1 | 0.023 |   0.111 |   -0.013 | 
     | ModInv_g75873/A2    |  ^   | ModInv_n_71394 | NAND2_X1 | 0.000 |   0.111 |   -0.013 | 
     | ModInv_g75873/ZN    |  v   | ModInv_n_69020 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_v_reg[18]/D  |  v   | ModInv_n_69020 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[18]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin addr_wr_reg[38]/CK 
Endpoint:   addr_wr_reg[38]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[38]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[38]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[38]/Q  |  v   | addr_wr_out[38] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16734__8757/A2    |  v   | addr_wr_out[38] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16734__8757/ZN    |  ^   | n_713           | AOI22_X1 | 0.025 |   0.118 |   -0.005 | 
     | g16670/A           |  ^   | n_713           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16670/ZN          |  v   | n_777           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[38]/D  |  v   | n_777           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[38]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin addr_wr_reg[53]/CK 
Endpoint:   addr_wr_reg[53]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[53]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[53]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[53]/Q  |  v   | addr_wr_out[53] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16749__8780/A2    |  v   | addr_wr_out[53] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16749__8780/ZN    |  ^   | n_698           | AOI22_X1 | 0.025 |   0.118 |   -0.005 | 
     | g16685/A           |  ^   | n_698           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16685/ZN          |  v   | n_762           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[53]/D  |  v   | n_762           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[53]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin addr_wr_reg[36]/CK 
Endpoint:   addr_wr_reg[36]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[36]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[36]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[36]/Q  |  v   | addr_wr_out[36] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16732__7675/A2    |  v   | addr_wr_out[36] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16732__7675/ZN    |  ^   | n_715           | AOI22_X1 | 0.026 |   0.118 |   -0.005 | 
     | g16668/A           |  ^   | n_715           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16668/ZN          |  v   | n_779           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[36]/D  |  v   | n_779           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[36]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin addr_wr_reg[16]/CK 
Endpoint:   addr_wr_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[16]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[16]/Q  |  v   | addr_wr_out[16] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16647__5266/A2    |  v   | addr_wr_out[16] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16647__5266/ZN    |  ^   | n_800           | AOI22_X1 | 0.026 |   0.118 |   -0.005 | 
     | g16585/A           |  ^   | n_800           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16585/ZN          |  v   | n_862           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[16]/D  |  v   | n_862           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[16]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin ModInv_v_reg[2]/CK 
Endpoint:   ModInv_v_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.123 | 
     | ModInv_v_reg[3]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.123 | 
     | ModInv_v_reg[3]/Q  |  v   | ModInv_v[3]    | DFF_X1   | 0.088 |   0.088 |   -0.035 | 
     | ModInv_g77792/A1   |  v   | ModInv_v[3]    | AOI22_X1 | 0.000 |   0.088 |   -0.035 | 
     | ModInv_g77792/ZN   |  ^   | ModInv_n_71632 | AOI22_X1 | 0.023 |   0.111 |   -0.012 | 
     | ModInv_g76239/A2   |  ^   | ModInv_n_71632 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g76239/ZN   |  v   | ModInv_n_69384 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_v_reg[2]/D  |  v   | ModInv_n_69384 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.123 | 
     | ModInv_v_reg[2]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.123 | 
     +-----------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin addr_wr_reg[12]/CK 
Endpoint:   addr_wr_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[12]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[12]/Q  |  v   | addr_wr_out[12] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16644__5953/A2    |  v   | addr_wr_out[12] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16644__5953/ZN    |  ^   | n_803           | AOI22_X1 | 0.026 |   0.118 |   -0.005 | 
     | g16582/A           |  ^   | n_803           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16582/ZN          |  v   | n_865           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[12]/D  |  v   | n_865           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[12]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin addr_rd_reg[44]/CK 
Endpoint:   addr_rd_reg[44]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[44]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_rd_reg[44]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_rd_reg[44]/Q  |  v   | addr_rd_out[44] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16613__7118/A2    |  v   | addr_rd_out[44] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16613__7118/ZN    |  ^   | n_834           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16551/A           |  ^   | n_834           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16551/ZN          |  v   | n_896           | INV_X1   | 0.009 |   0.126 |    0.003 | 
     | addr_rd_reg[44]/D  |  v   | n_896           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_rd_reg[44]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin addr_wr_reg[44]/CK 
Endpoint:   addr_wr_reg[44]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[44]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.123 | 
     | addr_wr_reg[44]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.123 | 
     | addr_wr_reg[44]/Q  |  v   | addr_wr_out[44] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16740__2250/A2    |  v   | addr_wr_out[44] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16740__2250/ZN    |  ^   | n_707           | AOI22_X1 | 0.025 |   0.118 |   -0.005 | 
     | g16676/A           |  ^   | n_707           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16676/ZN          |  v   | n_771           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[44]/D  |  v   | n_771           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.123 | 
     | addr_wr_reg[44]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.123 | 
     +------------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin ModInv_u_reg[17]/CK 
Endpoint:   ModInv_u_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_u_reg[17]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_u_reg[17]/Q  |  v   | ModInv_u[17]   | DFF_X1   | 0.089 |   0.089 |   -0.035 | 
     | ModInv_g77293/A1    |  v   | ModInv_u[17]   | AOI22_X1 | 0.000 |   0.089 |   -0.035 | 
     | ModInv_g77293/ZN    |  ^   | ModInv_n_71111 | AOI22_X1 | 0.023 |   0.112 |   -0.011 | 
     | ModInv_g76782/A1    |  ^   | ModInv_n_71111 | NAND2_X1 | 0.000 |   0.112 |   -0.011 | 
     | ModInv_g76782/ZN    |  v   | ModInv_n_70383 | NAND2_X1 | 0.013 |   0.125 |    0.002 | 
     | ModInv_u_reg[17]/D  |  v   | ModInv_n_70383 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_u_reg[17]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin addr_rd_reg[40]/CK 
Endpoint:   addr_rd_reg[40]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[40]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[40]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[40]/Q  |  v   | addr_rd_out[40] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16609__6877/A2    |  v   | addr_rd_out[40] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16609__6877/ZN    |  ^   | n_838           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16547/A           |  ^   | n_838           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16547/ZN          |  v   | n_900           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_rd_reg[40]/D  |  v   | n_900           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[40]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin addr_rd_reg[33]/CK 
Endpoint:   addr_rd_reg[33]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[33]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[33]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[33]/Q  |  v   | addr_rd_out[33] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16602__4296/A2    |  v   | addr_rd_out[33] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16602__4296/ZN    |  ^   | n_845           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16540/A           |  ^   | n_845           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16540/ZN          |  v   | n_907           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_rd_reg[33]/D  |  v   | n_907           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[33]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin addr_wr_reg[61]/CK 
Endpoint:   addr_wr_reg[61]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[61]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[61]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[61]/Q  |  v   | addr_wr_out[61] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16757__6877/A2    |  v   | addr_wr_out[61] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16757__6877/ZN    |  ^   | n_690           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16693/A           |  ^   | n_690           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16693/ZN          |  v   | n_754           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[61]/D  |  v   | n_754           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[61]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin addr_wr_reg[13]/CK 
Endpoint:   addr_wr_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[13]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[13]/Q  |  v   | addr_wr_out[13] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16645__5703/A2    |  v   | addr_wr_out[13] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16645__5703/ZN    |  ^   | n_802           | AOI22_X1 | 0.025 |   0.118 |   -0.006 | 
     | g16583/A           |  ^   | n_802           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16583/ZN          |  v   | n_864           | INV_X1   | 0.009 |   0.126 |    0.003 | 
     | addr_wr_reg[13]/D  |  v   | n_864           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[13]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin ModInv_x_reg[45]/CK 
Endpoint:   ModInv_x_reg[45]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[45]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_x_reg[45]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_x_reg[45]/Q  |  v   | ModInv_x[45]   | DFF_X1   | 0.089 |   0.089 |   -0.035 | 
     | ModInv_g76544/A1    |  v   | ModInv_x[45]   | AOI22_X1 | 0.000 |   0.089 |   -0.035 | 
     | ModInv_g76544/ZN    |  ^   | ModInv_n_69833 | AOI22_X1 | 0.022 |   0.112 |   -0.012 | 
     | ModInv_g76026/A1    |  ^   | ModInv_n_69833 | NAND2_X1 | 0.000 |   0.112 |   -0.012 | 
     | ModInv_g76026/ZN    |  v   | ModInv_n_69173 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_x_reg[45]/D  |  v   | ModInv_n_69173 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_x_reg[45]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin addr_rd_reg[19]/CK 
Endpoint:   addr_rd_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[19]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[19]/Q  |  v   | addr_rd_out[19] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16778__4296/A2    |  v   | addr_rd_out[19] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16778__4296/ZN    |  ^   | n_669           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16714/A           |  ^   | n_669           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16714/ZN          |  v   | n_733           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_rd_reg[19]/D  |  v   | n_733           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[19]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin addr_wr_reg[54]/CK 
Endpoint:   addr_wr_reg[54]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[54]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[54]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[54]/Q  |  v   | addr_wr_out[54] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16750__4296/A2    |  v   | addr_wr_out[54] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16750__4296/ZN    |  ^   | n_697           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16686/A           |  ^   | n_697           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16686/ZN          |  v   | n_761           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[54]/D  |  v   | n_761           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[54]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin ModInv_x_reg[17]/CK 
Endpoint:   ModInv_x_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_x_reg[17]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_x_reg[17]/Q  |  v   | ModInv_x[17]   | DFF_X1   | 0.090 |   0.090 |   -0.033 | 
     | ModInv_g76516/A1    |  v   | ModInv_x[17]   | AOI22_X1 | 0.000 |   0.090 |   -0.033 | 
     | ModInv_g76516/ZN    |  ^   | ModInv_n_69749 | AOI22_X1 | 0.022 |   0.112 |   -0.011 | 
     | ModInv_g75998/A1    |  ^   | ModInv_n_69749 | NAND2_X1 | 0.000 |   0.112 |   -0.011 | 
     | ModInv_g75998/ZN    |  v   | ModInv_n_69145 | NAND2_X1 | 0.013 |   0.125 |    0.002 | 
     | ModInv_x_reg[17]/D  |  v   | ModInv_n_69145 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_x_reg[17]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin ModInv_v_reg[21]/CK 
Endpoint:   ModInv_v_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[22]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.125
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[22]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[22]/Q  |  v   | ModInv_v[22]   | DFF_X1   | 0.088 |   0.088 |   -0.036 | 
     | ModInv_g77558/A1    |  v   | ModInv_v[22]   | AOI22_X1 | 0.000 |   0.088 |   -0.036 | 
     | ModInv_g77558/ZN    |  ^   | ModInv_n_71397 | AOI22_X1 | 0.023 |   0.111 |   -0.012 | 
     | ModInv_g75876/A2    |  ^   | ModInv_n_71397 | NAND2_X1 | 0.000 |   0.111 |   -0.012 | 
     | ModInv_g75876/ZN    |  v   | ModInv_n_69023 | NAND2_X1 | 0.014 |   0.125 |    0.002 | 
     | ModInv_v_reg[21]/D  |  v   | ModInv_n_69023 | DFF_X1   | 0.000 |   0.125 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[21]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin addr_wr_reg[7]/CK 
Endpoint:   addr_wr_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[7]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[7]/Q  |  v   | addr_wr_out[7] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16639__2391/A2   |  v   | addr_wr_out[7] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16639__2391/ZN   |  ^   | n_808          | AOI22_X1 | 0.026 |   0.118 |   -0.005 | 
     | g16577/A          |  ^   | n_808          | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16577/ZN         |  v   | n_870          | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[7]/D  |  v   | n_870          | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[7]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +-----------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin addr_rd_reg[60]/CK 
Endpoint:   addr_rd_reg[60]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[60]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[60]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[60]/Q  |  v   | addr_rd_out[60] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16629__8780/A2    |  v   | addr_rd_out[60] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16629__8780/ZN    |  ^   | n_818           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16567/A           |  ^   | n_818           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16567/ZN          |  v   | n_880           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_rd_reg[60]/D  |  v   | n_880           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[60]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin addr_wr_reg[35]/CK 
Endpoint:   addr_wr_reg[35]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[35]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[35]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[35]/Q  |  v   | addr_wr_out[35] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16731__2391/A2    |  v   | addr_wr_out[35] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16731__2391/ZN    |  ^   | n_716           | AOI22_X1 | 0.025 |   0.118 |   -0.006 | 
     | g16667/A           |  ^   | n_716           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16667/ZN          |  v   | n_780           | INV_X1   | 0.009 |   0.126 |    0.003 | 
     | addr_wr_reg[35]/D  |  v   | n_780           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[35]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin addr_rd_reg[36]/CK 
Endpoint:   addr_rd_reg[36]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[36]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[36]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[36]/Q  |  v   | addr_rd_out[36] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16605__4547/A2    |  v   | addr_rd_out[36] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16605__4547/ZN    |  ^   | n_842           | AOI22_X1 | 0.026 |   0.118 |   -0.005 | 
     | g16543/A           |  ^   | n_842           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16543/ZN          |  v   | n_904           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_rd_reg[36]/D  |  v   | n_904           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[36]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin addr_wr_reg[15]/CK 
Endpoint:   addr_wr_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[15]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[15]/Q  |  v   | addr_wr_out[15] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16646__7114/A2    |  v   | addr_wr_out[15] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16646__7114/ZN    |  ^   | n_801           | AOI22_X1 | 0.025 |   0.118 |   -0.006 | 
     | g16584/A           |  ^   | n_801           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16584/ZN          |  v   | n_863           | INV_X1   | 0.008 |   0.126 |    0.003 | 
     | addr_wr_reg[15]/D  |  v   | n_863           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[15]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin addr_wr_reg[17]/CK 
Endpoint:   addr_wr_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[17]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[17]/Q  |  v   | addr_wr_out[17] | DFFR_X1  | 0.092 |   0.092 |   -0.031 | 
     | g16649__6083/A2    |  v   | addr_wr_out[17] | AOI22_X1 | 0.000 |   0.092 |   -0.031 | 
     | g16649__6083/ZN    |  ^   | n_798           | AOI22_X1 | 0.025 |   0.117 |   -0.006 | 
     | g16587/A           |  ^   | n_798           | INV_X1   | 0.000 |   0.117 |   -0.006 | 
     | g16587/ZN          |  v   | n_860           | INV_X1   | 0.009 |   0.126 |    0.003 | 
     | addr_wr_reg[17]/D  |  v   | n_860           | DFFR_X1  | 0.000 |   0.126 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[17]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin ModInv_u_reg[16]/CK 
Endpoint:   ModInv_u_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_u_reg[17]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_u_reg[17]/Q  |  v   | ModInv_u[17]   | DFF_X1   | 0.089 |   0.089 |   -0.035 | 
     | ModInv_g77701/A1    |  v   | ModInv_u[17]   | AOI22_X1 | 0.000 |   0.089 |   -0.035 | 
     | ModInv_g77701/ZN    |  ^   | ModInv_n_71541 | AOI22_X1 | 0.023 |   0.112 |   -0.012 | 
     | ModInv_g76781/A2    |  ^   | ModInv_n_71541 | NAND2_X1 | 0.000 |   0.112 |   -0.012 | 
     | ModInv_g76781/ZN    |  v   | ModInv_n_70382 | NAND2_X1 | 0.014 |   0.126 |    0.002 | 
     | ModInv_u_reg[16]/D  |  v   | ModInv_n_70382 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_u_reg[16]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin addr_wr_reg[14]/CK 
Endpoint:   addr_wr_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[14]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[14]/Q  |  v   | addr_wr_out[14] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16648__2250/A2    |  v   | addr_wr_out[14] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16648__2250/ZN    |  ^   | n_799           | AOI22_X1 | 0.026 |   0.118 |   -0.005 | 
     | g16586/A           |  ^   | n_799           | INV_X1   | 0.000 |   0.118 |   -0.005 | 
     | g16586/ZN          |  v   | n_861           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[14]/D  |  v   | n_861           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[14]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin ModInv_v_reg[25]/CK 
Endpoint:   ModInv_v_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[26]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[26]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[26]/Q  |  v   | ModInv_v[26]   | DFF_X1   | 0.089 |   0.089 |   -0.035 | 
     | ModInv_g77562/A1    |  v   | ModInv_v[26]   | AOI22_X1 | 0.000 |   0.089 |   -0.035 | 
     | ModInv_g77562/ZN    |  ^   | ModInv_n_71401 | AOI22_X1 | 0.023 |   0.112 |   -0.012 | 
     | ModInv_g75882/A2    |  ^   | ModInv_n_71401 | NAND2_X1 | 0.000 |   0.112 |   -0.012 | 
     | ModInv_g75882/ZN    |  v   | ModInv_n_69029 | NAND2_X1 | 0.014 |   0.126 |    0.002 | 
     | ModInv_v_reg[25]/D  |  v   | ModInv_n_69029 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[25]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin addr_rd_reg[48]/CK 
Endpoint:   addr_rd_reg[48]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[48]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[48]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[48]/Q  |  v   | addr_rd_out[48] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16617__5703/A2    |  v   | addr_rd_out[48] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16617__5703/ZN    |  ^   | n_830           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16555/A           |  ^   | n_830           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16555/ZN          |  v   | n_892           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[48]/D  |  v   | n_892           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[48]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin addr_rd_reg[39]/CK 
Endpoint:   addr_rd_reg[39]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[39]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[39]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[39]/Q  |  v   | addr_rd_out[39] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16608__1309/A2    |  v   | addr_rd_out[39] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16608__1309/ZN    |  ^   | n_839           | AOI22_X1 | 0.025 |   0.118 |   -0.006 | 
     | g16546/A           |  ^   | n_839           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16546/ZN          |  v   | n_901           | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_rd_reg[39]/D  |  v   | n_901           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[39]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin ModInv_v_reg[78]/CK 
Endpoint:   ModInv_v_reg[78]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[79]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[79]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[79]/Q  |  v   | ModInv_v[79]   | DFF_X1   | 0.088 |   0.088 |   -0.036 | 
     | ModInv_g77621/A1    |  v   | ModInv_v[79]   | AOI22_X1 | 0.000 |   0.088 |   -0.036 | 
     | ModInv_g77621/ZN    |  ^   | ModInv_n_71461 | AOI22_X1 | 0.024 |   0.112 |   -0.012 | 
     | ModInv_g75933/A2    |  ^   | ModInv_n_71461 | NAND2_X1 | 0.000 |   0.112 |   -0.012 | 
     | ModInv_g75933/ZN    |  v   | ModInv_n_69080 | NAND2_X1 | 0.014 |   0.126 |    0.002 | 
     | ModInv_v_reg[78]/D  |  v   | ModInv_n_69080 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[78]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin ModInv_v_reg[49]/CK 
Endpoint:   ModInv_v_reg[49]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[49]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[49]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[49]/Q  |  v   | ModInv_v[49]   | DFF_X1   | 0.090 |   0.090 |   -0.034 | 
     | ModInv_g76336/A1    |  v   | ModInv_v[49]   | AOI22_X1 | 0.000 |   0.090 |   -0.034 | 
     | ModInv_g76336/ZN    |  ^   | ModInv_n_69641 | AOI22_X1 | 0.023 |   0.113 |   -0.011 | 
     | ModInv_g75904/A1    |  ^   | ModInv_n_69641 | NAND2_X1 | 0.000 |   0.113 |   -0.011 | 
     | ModInv_g75904/ZN    |  v   | ModInv_n_69051 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_v_reg[49]/D  |  v   | ModInv_n_69051 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[49]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin ModInv_v_reg[20]/CK 
Endpoint:   ModInv_v_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[20]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[20]/Q  |  v   | ModInv_v[20]   | DFF_X1   | 0.089 |   0.089 |   -0.035 | 
     | ModInv_g76365/A1    |  v   | ModInv_v[20]   | AOI22_X1 | 0.000 |   0.089 |   -0.035 | 
     | ModInv_g76365/ZN    |  ^   | ModInv_n_69699 | AOI22_X1 | 0.023 |   0.112 |   -0.012 | 
     | ModInv_g75875/A1    |  ^   | ModInv_n_69699 | NAND2_X1 | 0.000 |   0.112 |   -0.012 | 
     | ModInv_g75875/ZN    |  v   | ModInv_n_69022 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_v_reg[20]/D  |  v   | ModInv_n_69022 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[20]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin ModInv_x_reg[76]/CK 
Endpoint:   ModInv_x_reg[76]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[76]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_x_reg[76]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_x_reg[76]/Q  |  v   | ModInv_x[76]   | DFF_X1   | 0.090 |   0.090 |   -0.034 | 
     | ModInv_g76575/A1    |  v   | ModInv_x[76]   | AOI22_X1 | 0.000 |   0.090 |   -0.034 | 
     | ModInv_g76575/ZN    |  ^   | ModInv_n_69926 | AOI22_X1 | 0.022 |   0.112 |   -0.011 | 
     | ModInv_g76058/A1    |  ^   | ModInv_n_69926 | NAND2_X1 | 0.000 |   0.112 |   -0.011 | 
     | ModInv_g76058/ZN    |  v   | ModInv_n_69203 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_x_reg[76]/D  |  v   | ModInv_n_69203 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_x_reg[76]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin ModInv_v_reg[7]/CK 
Endpoint:   ModInv_v_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[7]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[7]/Q  |  v   | ModInv_v[7]    | DFF_X1   | 0.089 |   0.089 |   -0.035 | 
     | ModInv_g76764/A1   |  v   | ModInv_v[7]    | AOI22_X1 | 0.000 |   0.089 |   -0.035 | 
     | ModInv_g76764/ZN   |  ^   | ModInv_n_70363 | AOI22_X1 | 0.023 |   0.113 |   -0.011 | 
     | ModInv_g76245/A1   |  ^   | ModInv_n_70363 | NAND2_X1 | 0.000 |   0.113 |   -0.011 | 
     | ModInv_g76245/ZN   |  v   | ModInv_n_69390 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_v_reg[7]/D  |  v   | ModInv_n_69390 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[7]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +-----------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin ModInv_x_reg[71]/CK 
Endpoint:   ModInv_x_reg[71]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[71]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_x_reg[71]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_x_reg[71]/Q  |  v   | ModInv_x[71]   | DFF_X1   | 0.090 |   0.090 |   -0.034 | 
     | ModInv_g76570/A1    |  v   | ModInv_x[71]   | AOI22_X1 | 0.000 |   0.090 |   -0.034 | 
     | ModInv_g76570/ZN    |  ^   | ModInv_n_69911 | AOI22_X1 | 0.023 |   0.112 |   -0.012 | 
     | ModInv_g75957/A1    |  ^   | ModInv_n_69911 | NAND2_X1 | 0.000 |   0.112 |   -0.012 | 
     | ModInv_g75957/ZN    |  v   | ModInv_n_69104 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_x_reg[71]/D  |  v   | ModInv_n_69104 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_x_reg[71]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 201: MET Hold Check with Pin ModInv_x_reg[5]/CK 
Endpoint:   ModInv_x_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_x_reg[5]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_x_reg[5]/Q  |  v   | ModInv_x[5]    | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g76253/A1   |  v   | ModInv_x[5]    | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g76253/ZN   |  ^   | ModInv_n_69475 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g75986/A1   |  ^   | ModInv_n_69475 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75986/ZN   |  v   | ModInv_n_69133 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_x_reg[5]/D  |  v   | ModInv_n_69133 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_x_reg[5]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +-----------------------------------------------------------------------+ 
Path 202: MET Hold Check with Pin addr_wr_reg[27]/CK 
Endpoint:   addr_wr_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[27]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[27]/Q  |  v   | addr_wr_out[27] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16597__1840/A2    |  v   | addr_wr_out[27] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16597__1840/ZN    |  ^   | n_850           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16535/A           |  ^   | n_850           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16535/ZN          |  v   | n_912           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[27]/D  |  v   | n_912           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[27]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 203: MET Hold Check with Pin addr_wr_reg[18]/CK 
Endpoint:   addr_wr_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[18]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[18]/Q  |  v   | addr_wr_out[18] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16650__2703/A2    |  v   | addr_wr_out[18] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16650__2703/ZN    |  ^   | n_797           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16588/A           |  ^   | n_797           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16588/ZN          |  v   | n_859           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[18]/D  |  v   | n_859           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[18]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 204: MET Hold Check with Pin addr_rd_reg[32]/CK 
Endpoint:   addr_rd_reg[32]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[32]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[32]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[32]/Q  |  v   | addr_rd_out[32] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16600__9906/A2    |  v   | addr_rd_out[32] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16600__9906/ZN    |  ^   | n_847           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16538/A           |  ^   | n_847           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16538/ZN          |  v   | n_909           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[32]/D  |  v   | n_909           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[32]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 205: MET Hold Check with Pin addr_rd_reg[51]/CK 
Endpoint:   addr_rd_reg[51]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[51]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[51]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[51]/Q  |  v   | addr_rd_out[51] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16620__2250/A2    |  v   | addr_rd_out[51] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16620__2250/ZN    |  ^   | n_827           | AOI22_X1 | 0.027 |   0.119 |   -0.006 | 
     | g16558/A           |  ^   | n_827           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16558/ZN          |  v   | n_889           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[51]/D  |  v   | n_889           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[51]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 206: MET Hold Check with Pin addr_wr_reg[32]/CK 
Endpoint:   addr_wr_reg[32]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[32]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[32]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[32]/Q  |  v   | addr_wr_out[32] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16728__1309/A2    |  v   | addr_wr_out[32] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16728__1309/ZN    |  ^   | n_719           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16664/A           |  ^   | n_719           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16664/ZN          |  v   | n_783           | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_wr_reg[32]/D  |  v   | n_783           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[32]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 207: MET Hold Check with Pin addr_wr_reg[5]/CK 
Endpoint:   addr_wr_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[5]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[5]/Q  |  v   | addr_wr_out[5] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16637__6877/A2   |  v   | addr_wr_out[5] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16637__6877/ZN   |  ^   | n_810          | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16575/A          |  ^   | n_810          | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16575/ZN         |  v   | n_872          | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_wr_reg[5]/D  |  v   | n_872          | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[5]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +-----------------------------------------------------------------------+ 
Path 208: MET Hold Check with Pin addr_wr_reg[62]/CK 
Endpoint:   addr_wr_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[62]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[62]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[62]/Q  |  v   | addr_wr_out[62] | DFFR_X1  | 0.091 |   0.091 |   -0.033 | 
     | g16758__2900/A2    |  v   | addr_wr_out[62] | AOI22_X1 | 0.000 |   0.091 |   -0.033 | 
     | g16758__2900/ZN    |  ^   | n_689           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16694/A           |  ^   | n_689           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16694/ZN          |  v   | n_753           | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_wr_reg[62]/D  |  v   | n_753           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[62]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 209: MET Hold Check with Pin addr_wr_reg[46]/CK 
Endpoint:   addr_wr_reg[46]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[46]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[46]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[46]/Q  |  v   | addr_wr_out[46] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16744__7344/A2    |  v   | addr_wr_out[46] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16744__7344/ZN    |  ^   | n_703           | AOI22_X1 | 0.026 |   0.118 |   -0.007 | 
     | g16680/A           |  ^   | n_703           | INV_X1   | 0.000 |   0.118 |   -0.007 | 
     | g16680/ZN          |  v   | n_767           | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_wr_reg[46]/D  |  v   | n_767           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[46]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 210: MET Hold Check with Pin addr_rd_reg[61]/CK 
Endpoint:   addr_rd_reg[61]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[61]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[61]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[61]/Q  |  v   | addr_rd_out[61] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16630__4296/A2    |  v   | addr_rd_out[61] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16630__4296/ZN    |  ^   | n_817           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16568/A           |  ^   | n_817           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16568/ZN          |  v   | n_879           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[61]/D  |  v   | n_879           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[61]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 211: MET Hold Check with Pin addr_rd_reg[5]/CK 
Endpoint:   addr_rd_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[5]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[5]/Q  |  v   | addr_rd_out[5] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16764__5953/A2   |  v   | addr_rd_out[5] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16764__5953/ZN   |  ^   | n_683          | AOI22_X1 | 0.027 |   0.119 |   -0.005 | 
     | g16700/A          |  ^   | n_683          | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16700/ZN         |  v   | n_747          | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[5]/D  |  v   | n_747          | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[5]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +-----------------------------------------------------------------------+ 
Path 212: MET Hold Check with Pin addr_wr_reg[57]/CK 
Endpoint:   addr_wr_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[57]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[57]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[57]/Q  |  v   | addr_wr_out[57] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16753__4547/A2    |  v   | addr_wr_out[57] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16753__4547/ZN    |  ^   | n_694           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16689/A           |  ^   | n_694           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16689/ZN          |  v   | n_758           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[57]/D  |  v   | n_758           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[57]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 213: MET Hold Check with Pin addr_rd_reg[46]/CK 
Endpoint:   addr_rd_reg[46]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[46]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[46]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[46]/Q  |  v   | addr_rd_out[46] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16614__8757/A2    |  v   | addr_rd_out[46] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16614__8757/ZN    |  ^   | n_833           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16552/A           |  ^   | n_833           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16552/ZN          |  v   | n_895           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[46]/D  |  v   | n_895           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[46]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 214: MET Hold Check with Pin addr_wr_reg[39]/CK 
Endpoint:   addr_wr_reg[39]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[39]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[39]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[39]/Q  |  v   | addr_wr_out[39] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16735__1786/A2    |  v   | addr_wr_out[39] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16735__1786/ZN    |  ^   | n_712           | AOI22_X1 | 0.027 |   0.119 |   -0.005 | 
     | g16671/A           |  ^   | n_712           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16671/ZN          |  v   | n_776           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[39]/D  |  v   | n_776           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[39]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 215: MET Hold Check with Pin addr_wr_reg[3]/CK 
Endpoint:   addr_wr_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[3]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[3]/Q  |  v   | addr_wr_out[3] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16635__2683/A2   |  v   | addr_wr_out[3] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16635__2683/ZN   |  ^   | n_812          | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16573/A          |  ^   | n_812          | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16573/ZN         |  v   | n_874          | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[3]/D  |  v   | n_874          | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[3]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +-----------------------------------------------------------------------+ 
Path 216: MET Hold Check with Pin addr_wr_reg[29]/CK 
Endpoint:   addr_wr_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[29]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[29]/Q  |  v   | addr_wr_out[29] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16725__4547/A2    |  v   | addr_wr_out[29] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16725__4547/ZN    |  ^   | n_722           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16661/A           |  ^   | n_722           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16661/ZN          |  v   | n_786           | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_wr_reg[29]/D  |  v   | n_786           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[29]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 217: MET Hold Check with Pin addr_wr_reg[47]/CK 
Endpoint:   addr_wr_reg[47]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[47]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[47]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[47]/Q  |  v   | addr_wr_out[47] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16742__2703/A2    |  v   | addr_wr_out[47] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16742__2703/ZN    |  ^   | n_705           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16678/A           |  ^   | n_705           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16678/ZN          |  v   | n_769           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[47]/D  |  v   | n_769           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[47]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 218: MET Hold Check with Pin addr_wr_reg[28]/CK 
Endpoint:   addr_wr_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[28]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[28]/Q  |  v   | addr_wr_out[28] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16756__1309/A2    |  v   | addr_wr_out[28] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16756__1309/ZN    |  ^   | n_691           | AOI22_X1 | 0.026 |   0.118 |   -0.006 | 
     | g16692/A           |  ^   | n_691           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16692/ZN          |  v   | n_755           | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_wr_reg[28]/D  |  v   | n_755           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[28]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 219: MET Hold Check with Pin ModInv_v_reg[23]/CK 
Endpoint:   ModInv_v_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[23]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[23]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[23]/Q  |  v   | ModInv_v[23]   | DFF_X1   | 0.089 |   0.089 |   -0.035 | 
     | ModInv_g76362/A1    |  v   | ModInv_v[23]   | AOI22_X1 | 0.000 |   0.089 |   -0.035 | 
     | ModInv_g76362/ZN    |  ^   | ModInv_n_69693 | AOI22_X1 | 0.024 |   0.113 |   -0.012 | 
     | ModInv_g75878/A1    |  ^   | ModInv_n_69693 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75878/ZN    |  v   | ModInv_n_69025 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_v_reg[23]/D  |  v   | ModInv_n_69025 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[23]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 220: MET Hold Check with Pin ModInv_u_reg[4]/CK 
Endpoint:   ModInv_u_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_u_reg[5]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_u_reg[5]/Q  |  v   | ModInv_u[5]    | DFF_X1   | 0.089 |   0.089 |   -0.036 | 
     | ModInv_g77694/A1   |  v   | ModInv_u[5]    | AOI22_X1 | 0.000 |   0.089 |   -0.036 | 
     | ModInv_g77694/ZN   |  ^   | ModInv_n_71534 | AOI22_X1 | 0.023 |   0.111 |   -0.013 | 
     | ModInv_g76769/A2   |  ^   | ModInv_n_71534 | NAND2_X1 | 0.000 |   0.111 |   -0.013 | 
     | ModInv_g76769/ZN   |  v   | ModInv_n_70370 | NAND2_X1 | 0.014 |   0.126 |    0.002 | 
     | ModInv_u_reg[4]/D  |  v   | ModInv_n_70370 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_u_reg[4]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +-----------------------------------------------------------------------+ 
Path 221: MET Hold Check with Pin ModInv_x_reg[24]/CK 
Endpoint:   ModInv_x_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[24]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_x_reg[24]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_x_reg[24]/Q  |  v   | ModInv_x[24]   | DFF_X1   | 0.090 |   0.090 |   -0.034 | 
     | ModInv_g76523/A1    |  v   | ModInv_x[24]   | AOI22_X1 | 0.000 |   0.090 |   -0.034 | 
     | ModInv_g76523/ZN    |  ^   | ModInv_n_69770 | AOI22_X1 | 0.023 |   0.113 |   -0.011 | 
     | ModInv_g76005/A1    |  ^   | ModInv_n_69770 | NAND2_X1 | 0.000 |   0.113 |   -0.011 | 
     | ModInv_g76005/ZN    |  v   | ModInv_n_69152 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_x_reg[24]/D  |  v   | ModInv_n_69152 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_x_reg[24]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 222: MET Hold Check with Pin addr_wr_reg[49]/CK 
Endpoint:   addr_wr_reg[49]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[49]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[49]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[49]/Q  |  v   | addr_wr_out[49] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16745__1840/A2    |  v   | addr_wr_out[49] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16745__1840/ZN    |  ^   | n_702           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16681/A           |  ^   | n_702           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16681/ZN          |  v   | n_766           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[49]/D  |  v   | n_766           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[49]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 223: MET Hold Check with Pin addr_wr_reg[52]/CK 
Endpoint:   addr_wr_reg[52]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[52]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[52]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[52]/Q  |  v   | addr_wr_out[52] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16748__9906/A2    |  v   | addr_wr_out[52] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16748__9906/ZN    |  ^   | n_699           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16684/A           |  ^   | n_699           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16684/ZN          |  v   | n_763           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[52]/D  |  v   | n_763           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[52]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 224: MET Hold Check with Pin addr_rd_reg[10]/CK 
Endpoint:   addr_rd_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[10]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[10]/Q  |  v   | addr_rd_out[10] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16769__6083/A2    |  v   | addr_rd_out[10] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16769__6083/ZN    |  ^   | n_678           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16705/A           |  ^   | n_678           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16705/ZN          |  v   | n_742           | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_rd_reg[10]/D  |  v   | n_742           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[10]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 225: MET Hold Check with Pin addr_wr_reg[60]/CK 
Endpoint:   addr_wr_reg[60]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[60]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[60]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[60]/Q  |  v   | addr_wr_out[60] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16724__1474/A2    |  v   | addr_wr_out[60] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16724__1474/ZN    |  ^   | n_723           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16660/A           |  ^   | n_723           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16660/ZN          |  v   | n_787           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[60]/D  |  v   | n_787           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[60]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 226: MET Hold Check with Pin ModInv_res_reg[28]/CK 
Endpoint:   ModInv_res_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_res_reg[28]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_res_reg[28]/Q  |  v   | u_out[28]      | DFF_X1   | 0.090 |   0.090 |   -0.034 | 
     | ModInv_g75701/A1      |  v   | u_out[28]      | AOI22_X1 | 0.000 |   0.090 |   -0.034 | 
     | ModInv_g75701/ZN      |  ^   | ModInv_n_68932 | AOI22_X1 | 0.028 |   0.118 |   -0.006 | 
     | ModInv_g75573/A       |  ^   | ModInv_n_68932 | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | ModInv_g75573/ZN      |  v   | ModInv_n_68703 | INV_X1   | 0.008 |   0.126 |    0.002 | 
     | ModInv_res_reg[28]/D  |  v   | ModInv_n_68703 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_res_reg[28]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +--------------------------------------------------------------------------+ 
Path 227: MET Hold Check with Pin ModInv_v_reg[41]/CK 
Endpoint:   ModInv_v_reg[41]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[41]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[41]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[41]/Q  |  v   | ModInv_v[41]   | DFF_X1   | 0.090 |   0.090 |   -0.034 | 
     | ModInv_g76344/A1    |  v   | ModInv_v[41]   | AOI22_X1 | 0.000 |   0.090 |   -0.034 | 
     | ModInv_g76344/ZN    |  ^   | ModInv_n_69657 | AOI22_X1 | 0.023 |   0.113 |   -0.011 | 
     | ModInv_g75896/A1    |  ^   | ModInv_n_69657 | NAND2_X1 | 0.000 |   0.113 |   -0.011 | 
     | ModInv_g75896/ZN    |  v   | ModInv_n_69043 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_v_reg[41]/D  |  v   | ModInv_n_69043 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[41]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 228: MET Hold Check with Pin ModInv_v_reg[63]/CK 
Endpoint:   ModInv_v_reg[63]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[64]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[64]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[64]/Q  |  v   | ModInv_v[64]   | DFF_X1   | 0.088 |   0.088 |   -0.036 | 
     | ModInv_g77604/A1    |  v   | ModInv_v[64]   | AOI22_X1 | 0.000 |   0.088 |   -0.036 | 
     | ModInv_g77604/ZN    |  ^   | ModInv_n_71444 | AOI22_X1 | 0.023 |   0.112 |   -0.013 | 
     | ModInv_g75918/A2    |  ^   | ModInv_n_71444 | NAND2_X1 | 0.000 |   0.112 |   -0.013 | 
     | ModInv_g75918/ZN    |  v   | ModInv_n_69065 | NAND2_X1 | 0.014 |   0.126 |    0.002 | 
     | ModInv_v_reg[63]/D  |  v   | ModInv_n_69065 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[63]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 229: MET Hold Check with Pin ModInv_v_reg[91]/CK 
Endpoint:   ModInv_v_reg[91]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[92]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[92]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[92]/Q  |  v   | ModInv_v[92]   | DFF_X1   | 0.089 |   0.089 |   -0.035 | 
     | ModInv_g77637/A1    |  v   | ModInv_v[92]   | AOI22_X1 | 0.000 |   0.089 |   -0.035 | 
     | ModInv_g77637/ZN    |  ^   | ModInv_n_71477 | AOI22_X1 | 0.023 |   0.112 |   -0.012 | 
     | ModInv_g75946/A2    |  ^   | ModInv_n_71477 | NAND2_X1 | 0.000 |   0.112 |   -0.012 | 
     | ModInv_g75946/ZN    |  v   | ModInv_n_69093 | NAND2_X1 | 0.014 |   0.126 |    0.002 | 
     | ModInv_v_reg[91]/D  |  v   | ModInv_n_69093 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[91]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 230: MET Hold Check with Pin addr_wr_reg[4]/CK 
Endpoint:   addr_wr_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[4]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[4]/Q  |  v   | addr_wr_out[4] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16636__1309/A2   |  v   | addr_wr_out[4] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16636__1309/ZN   |  ^   | n_811          | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16574/A          |  ^   | n_811          | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16574/ZN         |  v   | n_873          | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[4]/D  |  v   | n_873          | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[4]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +-----------------------------------------------------------------------+ 
Path 231: MET Hold Check with Pin addr_rd_reg[62]/CK 
Endpoint:   addr_rd_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[62]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[62]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[62]/Q  |  v   | addr_rd_out[62] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16632__1474/A2    |  v   | addr_rd_out[62] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16632__1474/ZN    |  ^   | n_815           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16570/A           |  ^   | n_815           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16570/ZN          |  v   | n_877           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[62]/D  |  v   | n_877           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[62]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 232: MET Hold Check with Pin addr_rd_reg[31]/CK 
Endpoint:   addr_rd_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[31]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[31]/Q  |  v   | addr_rd_out[31] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16599__1857/A2    |  v   | addr_rd_out[31] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16599__1857/ZN    |  ^   | n_848           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16537/A           |  ^   | n_848           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16537/ZN          |  v   | n_910           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[31]/D  |  v   | n_910           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[31]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 233: MET Hold Check with Pin addr_wr_reg[22]/CK 
Endpoint:   addr_wr_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[22]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[22]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[22]/Q  |  v   | addr_wr_out[22] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16654__5019/A2    |  v   | addr_wr_out[22] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16654__5019/ZN    |  ^   | n_793           | AOI22_X1 | 0.027 |   0.119 |   -0.006 | 
     | g16592/A           |  ^   | n_793           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16592/ZN          |  v   | n_855           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[22]/D  |  v   | n_855           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[22]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 234: MET Hold Check with Pin ModInv_v_reg[38]/CK 
Endpoint:   ModInv_v_reg[38]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[38]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.124 | 
     | ModInv_v_reg[38]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.124 | 
     | ModInv_v_reg[38]/Q  |  v   | ModInv_v[38]   | DFF_X1   | 0.089 |   0.089 |   -0.035 | 
     | ModInv_g76347/A1    |  v   | ModInv_v[38]   | AOI22_X1 | 0.000 |   0.089 |   -0.035 | 
     | ModInv_g76347/ZN    |  ^   | ModInv_n_69663 | AOI22_X1 | 0.023 |   0.112 |   -0.012 | 
     | ModInv_g75893/A1    |  ^   | ModInv_n_69663 | NAND2_X1 | 0.000 |   0.112 |   -0.012 | 
     | ModInv_g75893/ZN    |  v   | ModInv_n_69040 | NAND2_X1 | 0.014 |   0.126 |    0.002 | 
     | ModInv_v_reg[38]/D  |  v   | ModInv_n_69040 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.124 | 
     | ModInv_v_reg[38]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 235: MET Hold Check with Pin addr_wr_reg[56]/CK 
Endpoint:   addr_wr_reg[56]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[56]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_wr_reg[56]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_wr_reg[56]/Q  |  v   | addr_wr_out[56] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16752__1474/A2    |  v   | addr_wr_out[56] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16752__1474/ZN    |  ^   | n_695           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16688/A           |  ^   | n_695           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16688/ZN          |  v   | n_759           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[56]/D  |  v   | n_759           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_wr_reg[56]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 236: MET Hold Check with Pin addr_rd_reg[55]/CK 
Endpoint:   addr_rd_reg[55]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[55]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[55]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[55]/Q  |  v   | addr_rd_out[55] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16624__7344/A2    |  v   | addr_rd_out[55] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16624__7344/ZN    |  ^   | n_823           | AOI22_X1 | 0.027 |   0.119 |   -0.006 | 
     | g16562/A           |  ^   | n_823           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16562/ZN          |  v   | n_885           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[55]/D  |  v   | n_885           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[55]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 237: MET Hold Check with Pin addr_rd_reg[53]/CK 
Endpoint:   addr_rd_reg[53]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[53]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[53]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[53]/Q  |  v   | addr_rd_out[53] | DFFR_X1  | 0.092 |   0.092 |   -0.032 | 
     | g16622__2703/A2    |  v   | addr_rd_out[53] | AOI22_X1 | 0.000 |   0.092 |   -0.032 | 
     | g16622__2703/ZN    |  ^   | n_825           | AOI22_X1 | 0.027 |   0.119 |   -0.005 | 
     | g16560/A           |  ^   | n_825           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16560/ZN          |  v   | n_887           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[53]/D  |  v   | n_887           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[53]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 238: MET Hold Check with Pin addr_rd_reg[42]/CK 
Endpoint:   addr_rd_reg[42]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[42]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.124 | 
     | addr_rd_reg[42]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.124 | 
     | addr_rd_reg[42]/Q  |  v   | addr_rd_out[42] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16611__2391/A2    |  v   | addr_rd_out[42] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16611__2391/ZN    |  ^   | n_836           | AOI22_X1 | 0.025 |   0.118 |   -0.006 | 
     | g16549/A           |  ^   | n_836           | INV_X1   | 0.000 |   0.118 |   -0.006 | 
     | g16549/ZN          |  v   | n_898           | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_rd_reg[42]/D  |  v   | n_898           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.124 | 
     | addr_rd_reg[42]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.124 | 
     +------------------------------------------------------------------------+ 
Path 239: MET Hold Check with Pin ModInv_x_reg[46]/CK 
Endpoint:   ModInv_x_reg[46]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[46]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[46]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[46]/Q  |  v   | ModInv_x[46]   | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g76545/A1    |  v   | ModInv_x[46]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g76545/ZN    |  ^   | ModInv_n_69836 | AOI22_X1 | 0.022 |   0.112 |   -0.012 | 
     | ModInv_g76027/A1    |  ^   | ModInv_n_69836 | NAND2_X1 | 0.000 |   0.112 |   -0.012 | 
     | ModInv_g76027/ZN    |  v   | ModInv_n_69174 | NAND2_X1 | 0.014 |   0.126 |    0.002 | 
     | ModInv_x_reg[46]/D  |  v   | ModInv_n_69174 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[46]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 240: MET Hold Check with Pin ModInv_v_reg[5]/CK 
Endpoint:   ModInv_v_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_v_reg[6]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_v_reg[6]/Q  |  v   | ModInv_v[6]    | DFF_X1   | 0.089 |   0.089 |   -0.036 | 
     | ModInv_g77795/A1   |  v   | ModInv_v[6]    | AOI22_X1 | 0.000 |   0.089 |   -0.036 | 
     | ModInv_g77795/ZN   |  ^   | ModInv_n_71635 | AOI22_X1 | 0.023 |   0.112 |   -0.013 | 
     | ModInv_g76243/A2   |  ^   | ModInv_n_71635 | NAND2_X1 | 0.000 |   0.112 |   -0.013 | 
     | ModInv_g76243/ZN   |  v   | ModInv_n_69388 | NAND2_X1 | 0.015 |   0.126 |    0.002 | 
     | ModInv_v_reg[5]/D  |  v   | ModInv_n_69388 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_v_reg[5]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +-----------------------------------------------------------------------+ 
Path 241: MET Hold Check with Pin ModInv_x_reg[7]/CK 
Endpoint:   ModInv_x_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[7]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[7]/Q  |  v   | ModInv_x[7]    | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g76251/A1   |  v   | ModInv_x[7]    | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g76251/ZN   |  ^   | ModInv_n_69469 | AOI22_X1 | 0.023 |   0.113 |   -0.011 | 
     | ModInv_g75988/A1   |  ^   | ModInv_n_69469 | NAND2_X1 | 0.000 |   0.113 |   -0.011 | 
     | ModInv_g75988/ZN   |  v   | ModInv_n_69135 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_x_reg[7]/D  |  v   | ModInv_n_69135 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[7]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +-----------------------------------------------------------------------+ 
Path 242: MET Hold Check with Pin ModInv_x_reg[11]/CK 
Endpoint:   ModInv_x_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.126
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[11]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[11]/Q  |  v   | ModInv_x[11]   | DFF_X1   | 0.091 |   0.091 |   -0.034 | 
     | ModInv_g76510/A1    |  v   | ModInv_x[11]   | AOI22_X1 | 0.000 |   0.091 |   -0.034 | 
     | ModInv_g76510/ZN    |  ^   | ModInv_n_69731 | AOI22_X1 | 0.022 |   0.113 |   -0.012 | 
     | ModInv_g75992/A1    |  ^   | ModInv_n_69731 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75992/ZN    |  v   | ModInv_n_69139 | NAND2_X1 | 0.013 |   0.126 |    0.002 | 
     | ModInv_x_reg[11]/D  |  v   | ModInv_n_69139 | DFF_X1   | 0.000 |   0.126 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[11]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 243: MET Hold Check with Pin addr_rd_reg[59]/CK 
Endpoint:   addr_rd_reg[59]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[59]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[59]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[59]/Q  |  v   | addr_rd_out[59] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16628__9906/A2    |  v   | addr_rd_out[59] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16628__9906/ZN    |  ^   | n_819           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16566/A           |  ^   | n_819           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16566/ZN          |  v   | n_881           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[59]/D  |  v   | n_881           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[59]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 244: MET Hold Check with Pin addr_rd_reg[58]/CK 
Endpoint:   addr_rd_reg[58]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[58]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[58]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[58]/Q  |  v   | addr_rd_out[58] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16627__1857/A2    |  v   | addr_rd_out[58] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16627__1857/ZN    |  ^   | n_820           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16565/A           |  ^   | n_820           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16565/ZN          |  v   | n_882           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[58]/D  |  v   | n_882           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[58]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 245: MET Hold Check with Pin addr_rd_reg[16]/CK 
Endpoint:   addr_rd_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[16]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[16]/Q  |  v   | addr_rd_out[16] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16775__1857/A2    |  v   | addr_rd_out[16] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16775__1857/ZN    |  ^   | n_672           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16711/A           |  ^   | n_672           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16711/ZN          |  v   | n_736           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[16]/D  |  v   | n_736           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[16]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 246: MET Hold Check with Pin addr_wr_reg[43]/CK 
Endpoint:   addr_wr_reg[43]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[43]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[43]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[43]/Q  |  v   | addr_wr_out[43] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16739__5266/A2    |  v   | addr_wr_out[43] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16739__5266/ZN    |  ^   | n_708           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16675/A           |  ^   | n_708           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16675/ZN          |  v   | n_772           | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_wr_reg[43]/D  |  v   | n_772           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[43]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 247: MET Hold Check with Pin addr_wr_reg[21]/CK 
Endpoint:   addr_wr_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[21]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[21]/Q  |  v   | addr_wr_out[21] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16653__1840/A2    |  v   | addr_wr_out[21] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16653__1840/ZN    |  ^   | n_794           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16591/A           |  ^   | n_794           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16591/ZN          |  v   | n_856           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[21]/D  |  v   | n_856           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[21]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 248: MET Hold Check with Pin addr_wr_reg[34]/CK 
Endpoint:   addr_wr_reg[34]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[34]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[34]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[34]/Q  |  v   | addr_wr_out[34] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16730__2900/A2    |  v   | addr_wr_out[34] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16730__2900/ZN    |  ^   | n_717           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16666/A           |  ^   | n_717           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16666/ZN          |  v   | n_781           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[34]/D  |  v   | n_781           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[34]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 249: MET Hold Check with Pin addr_rd_reg[63]/CK 
Endpoint:   addr_rd_reg[63]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[63]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[63]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[63]/Q  |  v   | addr_rd_out[63] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16631__3772/A2    |  v   | addr_rd_out[63] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16631__3772/ZN    |  ^   | n_816           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16569/A           |  ^   | n_816           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16569/ZN          |  v   | n_878           | INV_X1   | 0.009 |   0.127 |    0.003 | 
     | addr_rd_reg[63]/D  |  v   | n_878           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[63]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 250: MET Hold Check with Pin addr_wr_reg[26]/CK 
Endpoint:   addr_wr_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[26]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[26]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[26]/Q  |  v   | addr_wr_out[26] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16658__4296/A2    |  v   | addr_wr_out[26] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16658__4296/ZN    |  ^   | n_789           | AOI22_X1 | 0.027 |   0.120 |   -0.005 | 
     | g16596/A           |  ^   | n_789           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16596/ZN          |  v   | n_851           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[26]/D  |  v   | n_851           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[26]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 251: MET Hold Check with Pin addr_rd_reg[52]/CK 
Endpoint:   addr_rd_reg[52]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[52]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[52]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[52]/Q  |  v   | addr_rd_out[52] | DFFR_X1  | 0.093 |   0.093 |   -0.031 | 
     | g16621__6083/A2    |  v   | addr_rd_out[52] | AOI22_X1 | 0.000 |   0.093 |   -0.031 | 
     | g16621__6083/ZN    |  ^   | n_826           | AOI22_X1 | 0.026 |   0.120 |   -0.005 | 
     | g16559/A           |  ^   | n_826           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16559/ZN          |  v   | n_888           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[52]/D  |  v   | n_888           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[52]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 252: MET Hold Check with Pin addr_rd_reg[38]/CK 
Endpoint:   addr_rd_reg[38]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[38]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[38]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[38]/Q  |  v   | addr_rd_out[38] | DFFR_X1  | 0.094 |   0.094 |   -0.031 | 
     | g16607__2683/A2    |  v   | addr_rd_out[38] | AOI22_X1 | 0.000 |   0.094 |   -0.031 | 
     | g16607__2683/ZN    |  ^   | n_840           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16545/A           |  ^   | n_840           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16545/ZN          |  v   | n_902           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[38]/D  |  v   | n_902           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[38]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 253: MET Hold Check with Pin addr_rd_reg[14]/CK 
Endpoint:   addr_rd_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[14]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[14]/Q  |  v   | addr_rd_out[14] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16772__7344/A2    |  v   | addr_rd_out[14] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16772__7344/ZN    |  ^   | n_675           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16708/A           |  ^   | n_675           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16708/ZN          |  v   | n_739           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_rd_reg[14]/D  |  v   | n_739           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[14]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 254: MET Hold Check with Pin ModInv_u_reg[18]/CK 
Endpoint:   ModInv_u_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_u_reg[18]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_u_reg[18]/Q  |  v   | ModInv_u[18]   | DFF_X1   | 0.089 |   0.089 |   -0.035 | 
     | ModInv_g77294/A1    |  v   | ModInv_u[18]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g77294/ZN    |  ^   | ModInv_n_71112 | AOI22_X1 | 0.024 |   0.113 |   -0.011 | 
     | ModInv_g76783/A1    |  ^   | ModInv_n_71112 | NAND2_X1 | 0.000 |   0.113 |   -0.011 | 
     | ModInv_g76783/ZN    |  v   | ModInv_n_70384 | NAND2_X1 | 0.013 |   0.127 |    0.002 | 
     | ModInv_u_reg[18]/D  |  v   | ModInv_n_70384 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_u_reg[18]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 255: MET Hold Check with Pin addr_wr_reg[31]/CK 
Endpoint:   addr_wr_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[31]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[31]/Q  |  v   | addr_wr_out[31] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16727__2683/A2    |  v   | addr_wr_out[31] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16727__2683/ZN    |  ^   | n_720           | AOI22_X1 | 0.026 |   0.119 |   -0.005 | 
     | g16663/A           |  ^   | n_720           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16663/ZN          |  v   | n_784           | INV_X1   | 0.008 |   0.127 |    0.003 | 
     | addr_wr_reg[31]/D  |  v   | n_784           | DFFR_X1  | 0.000 |   0.127 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[31]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 256: MET Hold Check with Pin ModInv_x_reg[67]/CK 
Endpoint:   ModInv_x_reg[67]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[67]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[67]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[67]/Q  |  v   | ModInv_x[67]   | DFF_X1   | 0.089 |   0.089 |   -0.036 | 
     | ModInv_g76566/A1    |  v   | ModInv_x[67]   | AOI22_X1 | 0.000 |   0.089 |   -0.036 | 
     | ModInv_g76566/ZN    |  ^   | ModInv_n_69899 | AOI22_X1 | 0.023 |   0.112 |   -0.012 | 
     | ModInv_g76048/A1    |  ^   | ModInv_n_69899 | NAND2_X1 | 0.000 |   0.112 |   -0.012 | 
     | ModInv_g76048/ZN    |  v   | ModInv_n_69195 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[67]/D  |  v   | ModInv_n_69195 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[67]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 257: MET Hold Check with Pin ModInv_x_reg[20]/CK 
Endpoint:   ModInv_x_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[20]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[20]/Q  |  v   | ModInv_x[20]   | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g76519/A1    |  v   | ModInv_x[20]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g76519/ZN    |  ^   | ModInv_n_69758 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g76001/A1    |  ^   | ModInv_n_69758 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g76001/ZN    |  v   | ModInv_n_69148 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[20]/D  |  v   | ModInv_n_69148 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[20]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 258: MET Hold Check with Pin addr_wr_reg[37]/CK 
Endpoint:   addr_wr_reg[37]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[37]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[37]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[37]/Q  |  v   | addr_wr_out[37] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16733__7118/A2    |  v   | addr_wr_out[37] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16733__7118/ZN    |  ^   | n_714           | AOI22_X1 | 0.027 |   0.119 |   -0.005 | 
     | g16669/A           |  ^   | n_714           | INV_X1   | 0.000 |   0.119 |   -0.005 | 
     | g16669/ZN          |  v   | n_778           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_wr_reg[37]/D  |  v   | n_778           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[37]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 259: MET Hold Check with Pin addr_wr_reg[2]/CK 
Endpoint:   addr_wr_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[2]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[2]/Q  |  v   | addr_wr_out[2] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16634__9682/A2   |  v   | addr_wr_out[2] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16634__9682/ZN   |  ^   | n_813          | AOI22_X1 | 0.027 |   0.120 |   -0.005 | 
     | g16572/A          |  ^   | n_813          | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16572/ZN         |  v   | n_875          | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_wr_reg[2]/D  |  v   | n_875          | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[2]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +-----------------------------------------------------------------------+ 
Path 260: MET Hold Check with Pin addr_wr_reg[25]/CK 
Endpoint:   addr_wr_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[25]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[25]/Q  |  v   | addr_wr_out[25] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16657__8780/A2    |  v   | addr_wr_out[25] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16657__8780/ZN    |  ^   | n_790           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16595/A           |  ^   | n_790           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16595/ZN          |  v   | n_852           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_wr_reg[25]/D  |  v   | n_852           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[25]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 261: MET Hold Check with Pin ModInv_x_reg[3]/CK 
Endpoint:   ModInv_x_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[4]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[4]/Q  |  v   | ModInv_x[4]    | DFF_X1   | 0.089 |   0.089 |   -0.036 | 
     | ModInv_g76979/A1   |  v   | ModInv_x[4]    | AOI22_X1 | 0.000 |   0.089 |   -0.036 | 
     | ModInv_g76979/ZN   |  ^   | ModInv_n_70852 | AOI22_X1 | 0.023 |   0.112 |   -0.013 | 
     | ModInv_g75984/A2   |  ^   | ModInv_n_70852 | NAND2_X1 | 0.000 |   0.112 |   -0.013 | 
     | ModInv_g75984/ZN   |  v   | ModInv_n_69131 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[3]/D  |  v   | ModInv_n_69131 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[3]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +-----------------------------------------------------------------------+ 
Path 262: MET Hold Check with Pin ModInv_x_reg[66]/CK 
Endpoint:   ModInv_x_reg[66]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[67]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[67]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[67]/Q  |  v   | ModInv_x[67]   | DFF_X1   | 0.089 |   0.089 |   -0.036 | 
     | ModInv_g77169/A1    |  v   | ModInv_x[67]   | AOI22_X1 | 0.000 |   0.089 |   -0.036 | 
     | ModInv_g77169/ZN    |  ^   | ModInv_n_70924 | AOI22_X1 | 0.024 |   0.113 |   -0.012 | 
     | ModInv_g76047/A2    |  ^   | ModInv_n_70924 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g76047/ZN    |  v   | ModInv_n_69194 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[66]/D  |  v   | ModInv_n_69194 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[66]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 263: MET Hold Check with Pin ModInv_v_reg[48]/CK 
Endpoint:   ModInv_v_reg[48]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[49]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_v_reg[49]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_v_reg[49]/Q  |  v   | ModInv_v[49]   | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g77587/A1    |  v   | ModInv_v[49]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g77587/ZN    |  ^   | ModInv_n_71427 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g75903/A2    |  ^   | ModInv_n_71427 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75903/ZN    |  v   | ModInv_n_69050 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_v_reg[48]/D  |  v   | ModInv_n_69050 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_v_reg[48]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 264: MET Hold Check with Pin addr_wr_reg[23]/CK 
Endpoint:   addr_wr_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[23]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[23]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[23]/Q  |  v   | addr_wr_out[23] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16655__1857/A2    |  v   | addr_wr_out[23] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16655__1857/ZN    |  ^   | n_792           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16593/A           |  ^   | n_792           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16593/ZN          |  v   | n_854           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_wr_reg[23]/D  |  v   | n_854           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[23]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 265: MET Hold Check with Pin ModInv_x_reg[35]/CK 
Endpoint:   ModInv_x_reg[35]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[35]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[35]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[35]/Q  |  v   | ModInv_x[35]   | DFF_X1   | 0.090 |   0.090 |   -0.034 | 
     | ModInv_g76534/A1    |  v   | ModInv_x[35]   | AOI22_X1 | 0.000 |   0.090 |   -0.034 | 
     | ModInv_g76534/ZN    |  ^   | ModInv_n_69803 | AOI22_X1 | 0.023 |   0.114 |   -0.011 | 
     | ModInv_g76016/A1    |  ^   | ModInv_n_69803 | NAND2_X1 | 0.000 |   0.114 |   -0.011 | 
     | ModInv_g76016/ZN    |  v   | ModInv_n_69163 | NAND2_X1 | 0.013 |   0.127 |    0.002 | 
     | ModInv_x_reg[35]/D  |  v   | ModInv_n_69163 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[35]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 266: MET Hold Check with Pin ModInv_x_reg[23]/CK 
Endpoint:   ModInv_x_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[24]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[24]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[24]/Q  |  v   | ModInv_x[24]   | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g76951/A1    |  v   | ModInv_x[24]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g76951/ZN    |  ^   | ModInv_n_70804 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g76004/A2    |  ^   | ModInv_n_70804 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g76004/ZN    |  v   | ModInv_n_69151 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[23]/D  |  v   | ModInv_n_69151 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[23]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 267: MET Hold Check with Pin ModInv_v_reg[106]/CK 
Endpoint:   ModInv_v_reg[106]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[106]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_v_reg[106]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_v_reg[106]/Q  |  v   | ModInv_v[106]  | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g76279/A1     |  v   | ModInv_v[106]  | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g76279/ZN     |  ^   | ModInv_n_69527 | AOI22_X1 | 0.022 |   0.113 |   -0.012 | 
     | ModInv_g75961/A1     |  ^   | ModInv_n_69527 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75961/ZN     |  v   | ModInv_n_69108 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_v_reg[106]/D  |  v   | ModInv_n_69108 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_v_reg[106]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +-------------------------------------------------------------------------+ 
Path 268: MET Hold Check with Pin ModInv_x_reg[48]/CK 
Endpoint:   ModInv_x_reg[48]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[49]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[49]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[49]/Q  |  v   | ModInv_x[49]   | DFF_X1   | 0.089 |   0.089 |   -0.036 | 
     | ModInv_g76915/A1    |  v   | ModInv_x[49]   | AOI22_X1 | 0.000 |   0.089 |   -0.036 | 
     | ModInv_g76915/ZN    |  ^   | ModInv_n_70741 | AOI22_X1 | 0.023 |   0.112 |   -0.013 | 
     | ModInv_g76029/A2    |  ^   | ModInv_n_70741 | NAND2_X1 | 0.000 |   0.112 |   -0.013 | 
     | ModInv_g76029/ZN    |  v   | ModInv_n_69176 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[48]/D  |  v   | ModInv_n_69176 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[48]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 269: MET Hold Check with Pin addr_rd_reg[28]/CK 
Endpoint:   addr_rd_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[28]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[28]/Q  |  v   | addr_rd_out[28] | DFFR_X1  | 0.094 |   0.094 |   -0.031 | 
     | g16787__2391/A2    |  v   | addr_rd_out[28] | AOI22_X1 | 0.000 |   0.094 |   -0.031 | 
     | g16787__2391/ZN    |  ^   | n_660           | AOI22_X1 | 0.026 |   0.120 |   -0.005 | 
     | g16723/A           |  ^   | n_660           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16723/ZN          |  v   | n_724           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[28]/D  |  v   | n_724           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[28]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 270: MET Hold Check with Pin addr_rd_reg[24]/CK 
Endpoint:   addr_rd_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[24]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[24]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[24]/Q  |  v   | addr_rd_out[24] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16783__2683/A2    |  v   | addr_rd_out[24] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16783__2683/ZN    |  ^   | n_664           | AOI22_X1 | 0.027 |   0.119 |   -0.006 | 
     | g16719/A           |  ^   | n_664           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16719/ZN          |  v   | n_728           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_rd_reg[24]/D  |  v   | n_728           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[24]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 271: MET Hold Check with Pin addr_rd_reg[6]/CK 
Endpoint:   addr_rd_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[6]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[6]/Q  |  v   | addr_rd_out[6] | DFFR_X1  | 0.094 |   0.094 |   -0.031 | 
     | g16765__5703/A2   |  v   | addr_rd_out[6] | AOI22_X1 | 0.000 |   0.094 |   -0.031 | 
     | g16765__5703/ZN   |  ^   | n_682          | AOI22_X1 | 0.026 |   0.120 |   -0.005 | 
     | g16701/A          |  ^   | n_682          | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16701/ZN         |  v   | n_746          | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[6]/D  |  v   | n_746          | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[6]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +-----------------------------------------------------------------------+ 
Path 272: MET Hold Check with Pin ModInv_x_reg[70]/CK 
Endpoint:   ModInv_x_reg[70]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[71]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[71]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[71]/Q  |  v   | ModInv_x[71]   | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g77173/A1    |  v   | ModInv_x[71]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g77173/ZN    |  ^   | ModInv_n_70932 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g76051/A2    |  ^   | ModInv_n_70932 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g76051/ZN    |  v   | ModInv_n_69198 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[70]/D  |  v   | ModInv_n_69198 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[70]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 273: MET Hold Check with Pin ModInv_v_reg[35]/CK 
Endpoint:   ModInv_v_reg[35]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[36]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_v_reg[36]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_v_reg[36]/Q  |  v   | ModInv_v[36]   | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g77573/A1    |  v   | ModInv_v[36]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g77573/ZN    |  ^   | ModInv_n_71413 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g75890/A2    |  ^   | ModInv_n_71413 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75890/ZN    |  v   | ModInv_n_69037 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_v_reg[35]/D  |  v   | ModInv_n_69037 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_v_reg[35]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 274: MET Hold Check with Pin addr_rd_reg[23]/CK 
Endpoint:   addr_rd_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[23]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[23]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[23]/Q  |  v   | addr_rd_out[23] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16782__9682/A2    |  v   | addr_rd_out[23] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16782__9682/ZN    |  ^   | n_665           | AOI22_X1 | 0.027 |   0.120 |   -0.005 | 
     | g16718/A           |  ^   | n_665           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16718/ZN          |  v   | n_729           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[23]/D  |  v   | n_729           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[23]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 275: MET Hold Check with Pin addr_wr_reg[24]/CK 
Endpoint:   addr_wr_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[24]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[24]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[24]/Q  |  v   | addr_wr_out[24] | DFFR_X1  | 0.093 |   0.093 |   -0.033 | 
     | g16656__9906/A2    |  v   | addr_wr_out[24] | AOI22_X1 | 0.000 |   0.093 |   -0.033 | 
     | g16656__9906/ZN    |  ^   | n_791           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16594/A           |  ^   | n_791           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16594/ZN          |  v   | n_853           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_wr_reg[24]/D  |  v   | n_853           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[24]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 276: MET Hold Check with Pin ModInv_v_reg[109]/CK 
Endpoint:   ModInv_v_reg[109]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[110]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_v_reg[110]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_v_reg[110]/Q  |  v   | ModInv_v[110]  | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g77655/A1     |  v   | ModInv_v[110]  | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g77655/ZN     |  ^   | ModInv_n_71495 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g75964/A2     |  ^   | ModInv_n_71495 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75964/ZN     |  v   | ModInv_n_69111 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_v_reg[109]/D  |  v   | ModInv_n_69111 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_v_reg[109]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +-------------------------------------------------------------------------+ 
Path 277: MET Hold Check with Pin addr_rd_reg[15]/CK 
Endpoint:   addr_rd_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[15]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[15]/Q  |  v   | addr_rd_out[15] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16773__1840/A2    |  v   | addr_rd_out[15] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16773__1840/ZN    |  ^   | n_674           | AOI22_X1 | 0.026 |   0.120 |   -0.006 | 
     | g16709/A           |  ^   | n_674           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16709/ZN          |  v   | n_738           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[15]/D  |  v   | n_738           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[15]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 278: MET Hold Check with Pin ModInv_v_reg[50]/CK 
Endpoint:   ModInv_v_reg[50]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[50]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_v_reg[50]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_v_reg[50]/Q  |  v   | ModInv_v[50]   | DFF_X1   | 0.091 |   0.091 |   -0.034 | 
     | ModInv_g76335/A1    |  v   | ModInv_v[50]   | AOI22_X1 | 0.000 |   0.091 |   -0.034 | 
     | ModInv_g76335/ZN    |  ^   | ModInv_n_69639 | AOI22_X1 | 0.023 |   0.114 |   -0.011 | 
     | ModInv_g75905/A1    |  ^   | ModInv_n_69639 | NAND2_X1 | 0.000 |   0.114 |   -0.011 | 
     | ModInv_g75905/ZN    |  v   | ModInv_n_69052 | NAND2_X1 | 0.013 |   0.127 |    0.002 | 
     | ModInv_v_reg[50]/D  |  v   | ModInv_n_69052 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_v_reg[50]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 279: MET Hold Check with Pin addr_rd_reg[22]/CK 
Endpoint:   addr_rd_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[22]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[22]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[22]/Q  |  v   | addr_rd_out[22] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16781__4547/A2    |  v   | addr_rd_out[22] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16781__4547/ZN    |  ^   | n_666           | AOI22_X1 | 0.027 |   0.120 |   -0.005 | 
     | g16717/A           |  ^   | n_666           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16717/ZN          |  v   | n_730           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[22]/D  |  v   | n_730           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[22]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 280: MET Hold Check with Pin addr_rd_reg[35]/CK 
Endpoint:   addr_rd_reg[35]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[35]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[35]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[35]/Q  |  v   | addr_rd_out[35] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16604__1474/A2    |  v   | addr_rd_out[35] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16604__1474/ZN    |  ^   | n_843           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16542/A           |  ^   | n_843           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16542/ZN          |  v   | n_905           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[35]/D  |  v   | n_905           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[35]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 281: MET Hold Check with Pin addr_wr_reg[10]/CK 
Endpoint:   addr_wr_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[10]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[10]/Q  |  v   | addr_wr_out[10] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16642__8757/A2    |  v   | addr_wr_out[10] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16642__8757/ZN    |  ^   | n_805           | AOI22_X1 | 0.027 |   0.119 |   -0.006 | 
     | g16580/A           |  ^   | n_805           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16580/ZN          |  v   | n_867           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_wr_reg[10]/D  |  v   | n_867           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[10]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 282: MET Hold Check with Pin ModInv_x_reg[117]/CK 
Endpoint:   ModInv_x_reg[117]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[117]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[117]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[117]/Q  |  v   | ModInv_x[117]  | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g76616/A1     |  v   | ModInv_x[117]  | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g76616/ZN     |  ^   | ModInv_n_70049 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g76099/A1     |  ^   | ModInv_n_70049 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g76099/ZN     |  v   | ModInv_n_69244 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[117]/D  |  v   | ModInv_n_69244 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[117]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +-------------------------------------------------------------------------+ 
Path 283: MET Hold Check with Pin ModInv_v_reg[75]/CK 
Endpoint:   ModInv_v_reg[75]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[75]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_v_reg[75]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_v_reg[75]/Q  |  v   | ModInv_v[75]   | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g76310/A1    |  v   | ModInv_v[75]   | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g76310/ZN    |  ^   | ModInv_n_69589 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g75930/A1    |  ^   | ModInv_n_69589 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75930/ZN    |  v   | ModInv_n_69077 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_v_reg[75]/D  |  v   | ModInv_n_69077 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_v_reg[75]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 284: MET Hold Check with Pin addr_rd_reg[49]/CK 
Endpoint:   addr_rd_reg[49]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[49]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[49]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[49]/Q  |  v   | addr_rd_out[49] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16618__7114/A2    |  v   | addr_rd_out[49] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16618__7114/ZN    |  ^   | n_829           | AOI22_X1 | 0.026 |   0.120 |   -0.005 | 
     | g16556/A           |  ^   | n_829           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16556/ZN          |  v   | n_891           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[49]/D  |  v   | n_891           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[49]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 285: MET Hold Check with Pin addr_rd_reg[56]/CK 
Endpoint:   addr_rd_reg[56]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[56]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[56]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[56]/Q  |  v   | addr_rd_out[56] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16625__1840/A2    |  v   | addr_rd_out[56] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16625__1840/ZN    |  ^   | n_822           | AOI22_X1 | 0.026 |   0.120 |   -0.006 | 
     | g16563/A           |  ^   | n_822           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16563/ZN          |  v   | n_884           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_rd_reg[56]/D  |  v   | n_884           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[56]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 286: MET Hold Check with Pin addr_wr_reg[48]/CK 
Endpoint:   addr_wr_reg[48]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[48]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[48]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[48]/Q  |  v   | addr_wr_out[48] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16743__5795/A2    |  v   | addr_wr_out[48] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16743__5795/ZN    |  ^   | n_704           | AOI22_X1 | 0.027 |   0.120 |   -0.006 | 
     | g16679/A           |  ^   | n_704           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16679/ZN          |  v   | n_768           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_wr_reg[48]/D  |  v   | n_768           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[48]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 287: MET Hold Check with Pin addr_wr_reg[59]/CK 
Endpoint:   addr_wr_reg[59]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[59]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[59]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[59]/Q  |  v   | addr_wr_out[59] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16755__2683/A2    |  v   | addr_wr_out[59] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16755__2683/ZN    |  ^   | n_692           | AOI22_X1 | 0.026 |   0.119 |   -0.006 | 
     | g16691/A           |  ^   | n_692           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16691/ZN          |  v   | n_756           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_wr_reg[59]/D  |  v   | n_756           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[59]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 288: MET Hold Check with Pin addr_wr_reg[41]/CK 
Endpoint:   addr_wr_reg[41]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[41]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_wr_reg[41]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_wr_reg[41]/Q  |  v   | addr_wr_out[41] | DFFR_X1  | 0.092 |   0.092 |   -0.033 | 
     | g16737__5703/A2    |  v   | addr_wr_out[41] | AOI22_X1 | 0.000 |   0.092 |   -0.033 | 
     | g16737__5703/ZN    |  ^   | n_710           | AOI22_X1 | 0.027 |   0.119 |   -0.006 | 
     | g16673/A           |  ^   | n_710           | INV_X1   | 0.000 |   0.119 |   -0.006 | 
     | g16673/ZN          |  v   | n_774           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_wr_reg[41]/D  |  v   | n_774           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_wr_reg[41]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 289: MET Hold Check with Pin ModInv_v_reg[10]/CK 
Endpoint:   ModInv_v_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_v_reg[10]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_v_reg[10]/Q  |  v   | ModInv_v[10]   | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g76375/A1    |  v   | ModInv_v[10]   | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g76375/ZN    |  ^   | ModInv_n_69719 | AOI22_X1 | 0.023 |   0.114 |   -0.012 | 
     | ModInv_g75865/A1    |  ^   | ModInv_n_69719 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g75865/ZN    |  v   | ModInv_n_69012 | NAND2_X1 | 0.013 |   0.127 |    0.002 | 
     | ModInv_v_reg[10]/D  |  v   | ModInv_n_69012 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_v_reg[10]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 290: MET Hold Check with Pin ModInv_v_reg[42]/CK 
Endpoint:   ModInv_v_reg[42]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[42]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_v_reg[42]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_v_reg[42]/Q  |  v   | ModInv_v[42]   | DFF_X1   | 0.089 |   0.089 |   -0.036 | 
     | ModInv_g76343/A1    |  v   | ModInv_v[42]   | AOI22_X1 | 0.000 |   0.089 |   -0.036 | 
     | ModInv_g76343/ZN    |  ^   | ModInv_n_69655 | AOI22_X1 | 0.024 |   0.114 |   -0.012 | 
     | ModInv_g75898/A1    |  ^   | ModInv_n_69655 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g75898/ZN    |  v   | ModInv_n_69045 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_v_reg[42]/D  |  v   | ModInv_n_69045 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_v_reg[42]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 291: MET Hold Check with Pin ModInv_x_reg[75]/CK 
Endpoint:   ModInv_x_reg[75]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[76]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[76]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[76]/Q  |  v   | ModInv_x[76]   | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g77181/A1    |  v   | ModInv_x[76]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g77181/ZN    |  ^   | ModInv_n_70945 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g76057/A2    |  ^   | ModInv_n_70945 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g76057/ZN    |  v   | ModInv_n_69202 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[75]/D  |  v   | ModInv_n_69202 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[75]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 292: MET Hold Check with Pin ModInv_x_reg[16]/CK 
Endpoint:   ModInv_x_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[17]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[17]/Q  |  v   | ModInv_x[17]   | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g76960/A1    |  v   | ModInv_x[17]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g76960/ZN    |  ^   | ModInv_n_70820 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g75997/A2    |  ^   | ModInv_n_70820 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75997/ZN    |  v   | ModInv_n_69144 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[16]/D  |  v   | ModInv_n_69144 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[16]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 293: MET Hold Check with Pin ModInv_x_reg[21]/CK 
Endpoint:   ModInv_x_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[21]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[21]/Q  |  v   | ModInv_x[21]   | DFF_X1   | 0.091 |   0.091 |   -0.034 | 
     | ModInv_g76520/A1    |  v   | ModInv_x[21]   | AOI22_X1 | 0.000 |   0.091 |   -0.034 | 
     | ModInv_g76520/ZN    |  ^   | ModInv_n_69761 | AOI22_X1 | 0.023 |   0.114 |   -0.011 | 
     | ModInv_g76002/A1    |  ^   | ModInv_n_69761 | NAND2_X1 | 0.000 |   0.114 |   -0.011 | 
     | ModInv_g76002/ZN    |  v   | ModInv_n_69149 | NAND2_X1 | 0.013 |   0.127 |    0.002 | 
     | ModInv_x_reg[21]/D  |  v   | ModInv_n_69149 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[21]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 294: MET Hold Check with Pin ModInv_x_reg[125]/CK 
Endpoint:   ModInv_x_reg[125]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[125]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[125]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[125]/Q  |  v   | ModInv_x[125]  | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g76624/A1     |  v   | ModInv_x[125]  | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g76624/ZN     |  ^   | ModInv_n_70073 | AOI22_X1 | 0.024 |   0.114 |   -0.012 | 
     | ModInv_g76107/A1     |  ^   | ModInv_n_70073 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g76107/ZN     |  v   | ModInv_n_69252 | NAND2_X1 | 0.013 |   0.127 |    0.002 | 
     | ModInv_x_reg[125]/D  |  v   | ModInv_n_69252 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[125]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +-------------------------------------------------------------------------+ 
Path 295: MET Hold Check with Pin addr_rd_reg[26]/CK 
Endpoint:   addr_rd_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[26]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.125 | 
     | addr_rd_reg[26]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.125 | 
     | addr_rd_reg[26]/Q  |  v   | addr_rd_out[26] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16785__6877/A2    |  v   | addr_rd_out[26] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16785__6877/ZN    |  ^   | n_662           | AOI22_X1 | 0.027 |   0.120 |   -0.005 | 
     | g16721/A           |  ^   | n_662           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16721/ZN          |  v   | n_726           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[26]/D  |  v   | n_726           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.125 | 
     | addr_rd_reg[26]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 296: MET Hold Check with Pin ModInv_x_reg[19]/CK 
Endpoint:   ModInv_x_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.125 | 
     | ModInv_x_reg[20]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.125 | 
     | ModInv_x_reg[20]/Q  |  v   | ModInv_x[20]   | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g76957/A1    |  v   | ModInv_x[20]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g76957/ZN    |  ^   | ModInv_n_70814 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g76000/A2    |  ^   | ModInv_n_70814 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g76000/ZN    |  v   | ModInv_n_69147 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[19]/D  |  v   | ModInv_n_69147 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.125 | 
     | ModInv_x_reg[19]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.125 | 
     +------------------------------------------------------------------------+ 
Path 297: MET Hold Check with Pin ModInv_x_reg[124]/CK 
Endpoint:   ModInv_x_reg[124]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[125]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_x_reg[125]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_x_reg[125]/Q  |  v   | ModInv_x[125]  | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g77256/A1     |  v   | ModInv_x[125]  | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g77256/ZN     |  ^   | ModInv_n_71069 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g76106/A2     |  ^   | ModInv_n_71069 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g76106/ZN     |  v   | ModInv_n_69251 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[124]/D  |  v   | ModInv_n_69251 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_x_reg[124]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +-------------------------------------------------------------------------+ 
Path 298: MET Hold Check with Pin ModInv_v_reg[56]/CK 
Endpoint:   ModInv_v_reg[56]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[57]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[57]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[57]/Q  |  v   | ModInv_v[57]   | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g77595/A1    |  v   | ModInv_v[57]   | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g77595/ZN    |  ^   | ModInv_n_71435 | AOI22_X1 | 0.023 |   0.113 |   -0.012 | 
     | ModInv_g75911/A2    |  ^   | ModInv_n_71435 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75911/ZN    |  v   | ModInv_n_69058 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_v_reg[56]/D  |  v   | ModInv_n_69058 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[56]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 299: MET Hold Check with Pin ModInv_x_reg[22]/CK 
Endpoint:   ModInv_x_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[22]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_x_reg[22]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_x_reg[22]/Q  |  v   | ModInv_x[22]   | DFF_X1   | 0.091 |   0.091 |   -0.034 | 
     | ModInv_g76521/A1    |  v   | ModInv_x[22]   | AOI22_X1 | 0.000 |   0.091 |   -0.034 | 
     | ModInv_g76521/ZN    |  ^   | ModInv_n_69764 | AOI22_X1 | 0.023 |   0.114 |   -0.012 | 
     | ModInv_g76003/A1    |  ^   | ModInv_n_69764 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g76003/ZN    |  v   | ModInv_n_69150 | NAND2_X1 | 0.013 |   0.127 |    0.002 | 
     | ModInv_x_reg[22]/D  |  v   | ModInv_n_69150 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_x_reg[22]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 300: MET Hold Check with Pin addr_rd_reg[47]/CK 
Endpoint:   addr_rd_reg[47]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[47]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[47]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[47]/Q  |  v   | addr_rd_out[47] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16615__1786/A2    |  v   | addr_rd_out[47] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16615__1786/ZN    |  ^   | n_832           | AOI22_X1 | 0.026 |   0.120 |   -0.006 | 
     | g16553/A           |  ^   | n_832           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16553/ZN          |  v   | n_894           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_rd_reg[47]/D  |  v   | n_894           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[47]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 301: MET Hold Check with Pin addr_rd_reg[1]/CK 
Endpoint:   addr_rd_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[1]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[1]/Q  |  v   | addr_rd_out[1] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16760__7675/A2   |  v   | addr_rd_out[1] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16760__7675/ZN   |  ^   | n_687          | AOI22_X1 | 0.026 |   0.120 |   -0.006 | 
     | g16696/A          |  ^   | n_687          | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16696/ZN         |  v   | n_751          | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[1]/D  |  v   | n_751          | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[1]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +-----------------------------------------------------------------------+ 
Path 302: MET Hold Check with Pin addr_rd_reg[43]/CK 
Endpoint:   addr_rd_reg[43]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[43]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[43]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[43]/Q  |  v   | addr_rd_out[43] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16612__7675/A2    |  v   | addr_rd_out[43] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16612__7675/ZN    |  ^   | n_835           | AOI22_X1 | 0.027 |   0.120 |   -0.005 | 
     | g16550/A           |  ^   | n_835           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16550/ZN          |  v   | n_897           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[43]/D  |  v   | n_897           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[43]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 303: MET Hold Check with Pin ModInv_x_reg[6]/CK 
Endpoint:   ModInv_x_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_x_reg[7]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_x_reg[7]/Q  |  v   | ModInv_x[7]    | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g76975/A1   |  v   | ModInv_x[7]    | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g76975/ZN   |  ^   | ModInv_n_70845 | AOI22_X1 | 0.024 |   0.113 |   -0.012 | 
     | ModInv_g75987/A2   |  ^   | ModInv_n_70845 | NAND2_X1 | 0.000 |   0.113 |   -0.012 | 
     | ModInv_g75987/ZN   |  v   | ModInv_n_69134 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[6]/D  |  v   | ModInv_n_69134 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_x_reg[6]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +-----------------------------------------------------------------------+ 
Path 304: MET Hold Check with Pin addr_rd_reg[27]/CK 
Endpoint:   addr_rd_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[27]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[27]/Q  |  v   | addr_rd_out[27] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16786__2900/A2    |  v   | addr_rd_out[27] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16786__2900/ZN    |  ^   | n_661           | AOI22_X1 | 0.027 |   0.120 |   -0.005 | 
     | g16722/A           |  ^   | n_661           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16722/ZN          |  v   | n_725           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[27]/D  |  v   | n_725           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[27]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 305: MET Hold Check with Pin addr_rd_reg[41]/CK 
Endpoint:   addr_rd_reg[41]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[41]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[41]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[41]/Q  |  v   | addr_rd_out[41] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16610__2900/A2    |  v   | addr_rd_out[41] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16610__2900/ZN    |  ^   | n_837           | AOI22_X1 | 0.027 |   0.120 |   -0.005 | 
     | g16548/A           |  ^   | n_837           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16548/ZN          |  v   | n_899           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[41]/D  |  v   | n_899           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[41]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 306: MET Hold Check with Pin addr_rd_reg[13]/CK 
Endpoint:   addr_rd_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[13]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[13]/Q  |  v   | addr_rd_out[13] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16774__5019/A2    |  v   | addr_rd_out[13] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16774__5019/ZN    |  ^   | n_673           | AOI22_X1 | 0.027 |   0.120 |   -0.005 | 
     | g16710/A           |  ^   | n_673           | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16710/ZN          |  v   | n_737           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[13]/D  |  v   | n_737           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[13]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 307: MET Hold Check with Pin addr_rd_reg[7]/CK 
Endpoint:   addr_rd_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[7]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[7]/Q  |  v   | addr_rd_out[7] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16766__7114/A2   |  v   | addr_rd_out[7] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16766__7114/ZN   |  ^   | n_681          | AOI22_X1 | 0.027 |   0.120 |   -0.005 | 
     | g16702/A          |  ^   | n_681          | INV_X1   | 0.000 |   0.120 |   -0.005 | 
     | g16702/ZN         |  v   | n_745          | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_rd_reg[7]/D  |  v   | n_745          | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[7]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +-----------------------------------------------------------------------+ 
Path 308: MET Hold Check with Pin addr_wr_reg[55]/CK 
Endpoint:   addr_wr_reg[55]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_wr_reg[55]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_wr_reg[55]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_wr_reg[55]/Q  |  v   | addr_wr_out[55] | DFFR_X1  | 0.093 |   0.093 |   -0.033 | 
     | g16751__3772/A2    |  v   | addr_wr_out[55] | AOI22_X1 | 0.000 |   0.093 |   -0.033 | 
     | g16751__3772/ZN    |  ^   | n_696           | AOI22_X1 | 0.027 |   0.120 |   -0.006 | 
     | g16687/A           |  ^   | n_696           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16687/ZN          |  v   | n_760           | INV_X1   | 0.008 |   0.128 |    0.003 | 
     | addr_wr_reg[55]/D  |  v   | n_760           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_wr_reg[55]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 309: MET Hold Check with Pin addr_rd_reg[29]/CK 
Endpoint:   addr_rd_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[29]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[29]/Q  |  v   | addr_rd_out[29] | DFFR_X1  | 0.093 |   0.093 |   -0.033 | 
     | g16601__8780/A2    |  v   | addr_rd_out[29] | AOI22_X1 | 0.000 |   0.093 |   -0.033 | 
     | g16601__8780/ZN    |  ^   | n_846           | AOI22_X1 | 0.027 |   0.120 |   -0.006 | 
     | g16539/A           |  ^   | n_846           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16539/ZN          |  v   | n_908           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_rd_reg[29]/D  |  v   | n_908           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[29]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 310: MET Hold Check with Pin ModInv_v_reg[110]/CK 
Endpoint:   ModInv_v_reg[110]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[110]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[110]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[110]/Q  |  v   | ModInv_v[110]  | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g76275/A1     |  v   | ModInv_v[110]  | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g76275/ZN     |  ^   | ModInv_n_69519 | AOI22_X1 | 0.024 |   0.114 |   -0.012 | 
     | ModInv_g75965/A1     |  ^   | ModInv_n_69519 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g75965/ZN     |  v   | ModInv_n_69112 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_v_reg[110]/D  |  v   | ModInv_n_69112 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[110]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +-------------------------------------------------------------------------+ 
Path 311: MET Hold Check with Pin ModInv_x_reg[44]/CK 
Endpoint:   ModInv_x_reg[44]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[45]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_x_reg[45]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_x_reg[45]/Q  |  v   | ModInv_x[45]   | DFF_X1   | 0.089 |   0.089 |   -0.037 | 
     | ModInv_g76922/A1    |  v   | ModInv_x[45]   | AOI22_X1 | 0.000 |   0.089 |   -0.037 | 
     | ModInv_g76922/ZN    |  ^   | ModInv_n_70754 | AOI22_X1 | 0.024 |   0.113 |   -0.013 | 
     | ModInv_g76025/A2    |  ^   | ModInv_n_70754 | NAND2_X1 | 0.000 |   0.113 |   -0.013 | 
     | ModInv_g76025/ZN    |  v   | ModInv_n_69172 | NAND2_X1 | 0.014 |   0.127 |    0.002 | 
     | ModInv_x_reg[44]/D  |  v   | ModInv_n_69172 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_x_reg[44]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 312: MET Hold Check with Pin ModInv_x_reg[64]/CK 
Endpoint:   ModInv_x_reg[64]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[64]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_x_reg[64]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_x_reg[64]/Q  |  v   | ModInv_x[64]   | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g76563/A1    |  v   | ModInv_x[64]   | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g76563/ZN    |  ^   | ModInv_n_69890 | AOI22_X1 | 0.024 |   0.114 |   -0.011 | 
     | ModInv_g76045/A1    |  ^   | ModInv_n_69890 | NAND2_X1 | 0.000 |   0.114 |   -0.011 | 
     | ModInv_g76045/ZN    |  v   | ModInv_n_69192 | NAND2_X1 | 0.013 |   0.127 |    0.002 | 
     | ModInv_x_reg[64]/D  |  v   | ModInv_n_69192 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_x_reg[64]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 313: MET Hold Check with Pin ModInv_v_reg[16]/CK 
Endpoint:   ModInv_v_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.127
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[16]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[16]/Q  |  v   | ModInv_v[16]   | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g76369/A1    |  v   | ModInv_v[16]   | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g76369/ZN    |  ^   | ModInv_n_69707 | AOI22_X1 | 0.023 |   0.114 |   -0.011 | 
     | ModInv_g75871/A1    |  ^   | ModInv_n_69707 | NAND2_X1 | 0.000 |   0.114 |   -0.011 | 
     | ModInv_g75871/ZN    |  v   | ModInv_n_69018 | NAND2_X1 | 0.013 |   0.127 |    0.002 | 
     | ModInv_v_reg[16]/D  |  v   | ModInv_n_69018 | DFF_X1   | 0.000 |   0.127 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[16]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 314: MET Hold Check with Pin addr_rd_reg[37]/CK 
Endpoint:   addr_rd_reg[37]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[37]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[37]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[37]/Q  |  v   | addr_rd_out[37] | DFFR_X1  | 0.093 |   0.093 |   -0.032 | 
     | g16606__9682/A2    |  v   | addr_rd_out[37] | AOI22_X1 | 0.000 |   0.093 |   -0.032 | 
     | g16606__9682/ZN    |  ^   | n_841           | AOI22_X1 | 0.026 |   0.120 |   -0.006 | 
     | g16544/A           |  ^   | n_841           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16544/ZN          |  v   | n_903           | INV_X1   | 0.009 |   0.128 |    0.003 | 
     | addr_rd_reg[37]/D  |  v   | n_903           | DFFR_X1  | 0.000 |   0.128 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[37]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 315: MET Hold Check with Pin addr_rd_reg[11]/CK 
Endpoint:   addr_rd_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.129
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[11]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[11]/Q  |  v   | addr_rd_out[11] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16770__2703/A2    |  v   | addr_rd_out[11] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16770__2703/ZN    |  ^   | n_677           | AOI22_X1 | 0.027 |   0.121 |   -0.005 | 
     | g16706/A           |  ^   | n_677           | INV_X1   | 0.000 |   0.121 |   -0.005 | 
     | g16706/ZN          |  v   | n_741           | INV_X1   | 0.008 |   0.129 |    0.003 | 
     | addr_rd_reg[11]/D  |  v   | n_741           | DFFR_X1  | 0.000 |   0.129 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[11]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 316: MET Hold Check with Pin addr_rd_reg[4]/CK 
Endpoint:   addr_rd_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.129
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[4]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[4]/Q  |  v   | addr_rd_out[4] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16763__1786/A2   |  v   | addr_rd_out[4] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16763__1786/ZN   |  ^   | n_684          | AOI22_X1 | 0.026 |   0.120 |   -0.006 | 
     | g16699/A          |  ^   | n_684          | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16699/ZN         |  v   | n_748          | INV_X1   | 0.008 |   0.129 |    0.003 | 
     | addr_rd_reg[4]/D  |  v   | n_748          | DFFR_X1  | 0.000 |   0.129 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[4]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +-----------------------------------------------------------------------+ 
Path 317: MET Hold Check with Pin addr_rd_reg[20]/CK 
Endpoint:   addr_rd_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.129
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[20]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[20]/Q  |  v   | addr_rd_out[20] | DFFR_X1  | 0.093 |   0.093 |   -0.033 | 
     | g16779__3772/A2    |  v   | addr_rd_out[20] | AOI22_X1 | 0.000 |   0.093 |   -0.033 | 
     | g16779__3772/ZN    |  ^   | n_668           | AOI22_X1 | 0.027 |   0.120 |   -0.006 | 
     | g16715/A           |  ^   | n_668           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16715/ZN          |  v   | n_732           | INV_X1   | 0.008 |   0.129 |    0.003 | 
     | addr_rd_reg[20]/D  |  v   | n_732           | DFFR_X1  | 0.000 |   0.129 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[20]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 318: MET Hold Check with Pin ModInv_v_reg[1]/CK 
Endpoint:   ModInv_v_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[2]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[2]/Q  |  v   | ModInv_v[2]    | DFF_X1   | 0.090 |   0.090 |   -0.035 | 
     | ModInv_g77791/A1   |  v   | ModInv_v[2]    | AOI22_X1 | 0.000 |   0.090 |   -0.035 | 
     | ModInv_g77791/ZN   |  ^   | ModInv_n_71631 | AOI22_X1 | 0.023 |   0.114 |   -0.012 | 
     | ModInv_g76238/A2   |  ^   | ModInv_n_71631 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g76238/ZN   |  v   | ModInv_n_69383 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_v_reg[1]/D  |  v   | ModInv_n_69383 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[1]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +-----------------------------------------------------------------------+ 
Path 319: MET Hold Check with Pin ModInv_u_reg[8]/CK 
Endpoint:   ModInv_u_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_u_reg[8]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_u_reg[8]/Q  |  v   | ModInv_u[8]    | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g76991/A1   |  v   | ModInv_u[8]    | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g76991/ZN   |  ^   | ModInv_n_70869 | AOI22_X1 | 0.023 |   0.114 |   -0.012 | 
     | ModInv_g76773/A1   |  ^   | ModInv_n_70869 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g76773/ZN   |  v   | ModInv_n_70374 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_u_reg[8]/D  |  v   | ModInv_n_70374 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_u_reg[8]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +-----------------------------------------------------------------------+ 
Path 320: MET Hold Check with Pin ModInv_v_reg[55]/CK 
Endpoint:   ModInv_v_reg[55]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[56]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[56]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[56]/Q  |  v   | ModInv_v[56]   | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g77594/A1    |  v   | ModInv_v[56]   | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g77594/ZN    |  ^   | ModInv_n_71434 | AOI22_X1 | 0.023 |   0.114 |   -0.012 | 
     | ModInv_g75910/A2    |  ^   | ModInv_n_71434 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g75910/ZN    |  v   | ModInv_n_69057 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_v_reg[55]/D  |  v   | ModInv_n_69057 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[55]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 321: MET Hold Check with Pin addr_rd_reg[45]/CK 
Endpoint:   addr_rd_reg[45]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[45]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.129
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[45]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[45]/Q  |  v   | addr_rd_out[45] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16616__5953/A2    |  v   | addr_rd_out[45] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16616__5953/ZN    |  ^   | n_831           | AOI22_X1 | 0.027 |   0.120 |   -0.006 | 
     | g16554/A           |  ^   | n_831           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16554/ZN          |  v   | n_893           | INV_X1   | 0.008 |   0.129 |    0.003 | 
     | addr_rd_reg[45]/D  |  v   | n_893           | DFFR_X1  | 0.000 |   0.129 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[45]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 322: MET Hold Check with Pin ModInv_x_reg[34]/CK 
Endpoint:   ModInv_x_reg[34]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[35]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_x_reg[35]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_x_reg[35]/Q  |  v   | ModInv_x[35]   | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g76935/A1    |  v   | ModInv_x[35]   | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g76935/ZN    |  ^   | ModInv_n_70777 | AOI22_X1 | 0.023 |   0.114 |   -0.012 | 
     | ModInv_g76015/A2    |  ^   | ModInv_n_70777 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g76015/ZN    |  v   | ModInv_n_69162 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_x_reg[34]/D  |  v   | ModInv_n_69162 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_x_reg[34]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 323: MET Hold Check with Pin ModInv_v_reg[9]/CK 
Endpoint:   ModInv_v_reg[9]/D  (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[10]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[10]/Q  |  v   | ModInv_v[10]   | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g77545/A1    |  v   | ModInv_v[10]   | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g77545/ZN    |  ^   | ModInv_n_71383 | AOI22_X1 | 0.023 |   0.114 |   -0.012 | 
     | ModInv_g75864/A2    |  ^   | ModInv_n_71383 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g75864/ZN    |  v   | ModInv_n_69011 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_v_reg[9]/D   |  v   | ModInv_n_69011 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[9]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +-----------------------------------------------------------------------+ 
Path 324: MET Hold Check with Pin addr_rd_reg[21]/CK 
Endpoint:   addr_rd_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.129
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[21]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[21]/Q  |  v   | addr_rd_out[21] | DFFR_X1  | 0.093 |   0.093 |   -0.033 | 
     | g16780__1474/A2    |  v   | addr_rd_out[21] | AOI22_X1 | 0.000 |   0.093 |   -0.033 | 
     | g16780__1474/ZN    |  ^   | n_667           | AOI22_X1 | 0.027 |   0.120 |   -0.006 | 
     | g16716/A           |  ^   | n_667           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16716/ZN          |  v   | n_731           | INV_X1   | 0.008 |   0.129 |    0.003 | 
     | addr_rd_reg[21]/D  |  v   | n_731           | DFFR_X1  | 0.000 |   0.129 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[21]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 325: MET Hold Check with Pin ModInv_x_reg[63]/CK 
Endpoint:   ModInv_x_reg[63]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[64]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_x_reg[64]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_x_reg[64]/Q  |  v   | ModInv_x[64]   | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g77164/A1    |  v   | ModInv_x[64]   | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g77164/ZN    |  ^   | ModInv_n_70916 | AOI22_X1 | 0.023 |   0.114 |   -0.012 | 
     | ModInv_g76044/A2    |  ^   | ModInv_n_70916 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g76044/ZN    |  v   | ModInv_n_69191 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_x_reg[63]/D  |  v   | ModInv_n_69191 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_x_reg[63]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 326: MET Hold Check with Pin ModInv_res_reg[9]/CK 
Endpoint:   ModInv_res_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_res_reg[9]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_res_reg[9]/Q  |  v   | u_out[9]       | DFF_X1   | 0.089 |   0.089 |   -0.038 | 
     | ModInv_g75718/A1     |  v   | u_out[9]       | AOI22_X1 | 0.000 |   0.089 |   -0.037 | 
     | ModInv_g75718/ZN     |  ^   | ModInv_n_68966 | AOI22_X1 | 0.031 |   0.120 |   -0.006 | 
     | ModInv_g75590/A      |  ^   | ModInv_n_68966 | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | ModInv_g75590/ZN     |  v   | ModInv_n_68720 | INV_X1   | 0.008 |   0.128 |    0.002 | 
     | ModInv_res_reg[9]/D  |  v   | ModInv_n_68720 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_res_reg[9]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +-------------------------------------------------------------------------+ 
Path 327: MET Hold Check with Pin ModInv_v_reg[76]/CK 
Endpoint:   ModInv_v_reg[76]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[76]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[76]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[76]/Q  |  v   | ModInv_v[76]   | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g76309/A1    |  v   | ModInv_v[76]   | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g76309/ZN    |  ^   | ModInv_n_69587 | AOI22_X1 | 0.024 |   0.114 |   -0.012 | 
     | ModInv_g75931/A1    |  ^   | ModInv_n_69587 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g75931/ZN    |  v   | ModInv_n_69078 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_v_reg[76]/D  |  v   | ModInv_n_69078 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[76]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 328: MET Hold Check with Pin addr_rd_reg[57]/CK 
Endpoint:   addr_rd_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[57]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.129
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[57]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[57]/Q  |  v   | addr_rd_out[57] | DFFR_X1  | 0.094 |   0.094 |   -0.032 | 
     | g16626__5019/A2    |  v   | addr_rd_out[57] | AOI22_X1 | 0.000 |   0.094 |   -0.032 | 
     | g16626__5019/ZN    |  ^   | n_821           | AOI22_X1 | 0.026 |   0.120 |   -0.006 | 
     | g16564/A           |  ^   | n_821           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16564/ZN          |  v   | n_883           | INV_X1   | 0.009 |   0.129 |    0.003 | 
     | addr_rd_reg[57]/D  |  v   | n_883           | DFFR_X1  | 0.000 |   0.129 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[57]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 329: MET Hold Check with Pin ModInv_v_reg[24]/CK 
Endpoint:   ModInv_v_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[25]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[25]/Q  |  v   | ModInv_v[25]   | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g77561/A1    |  v   | ModInv_v[25]   | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g77561/ZN    |  ^   | ModInv_n_71400 | AOI22_X1 | 0.023 |   0.113 |   -0.013 | 
     | ModInv_g75879/A2    |  ^   | ModInv_n_71400 | NAND2_X1 | 0.000 |   0.113 |   -0.013 | 
     | ModInv_g75879/ZN    |  v   | ModInv_n_69026 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_v_reg[24]/D  |  v   | ModInv_n_69026 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[24]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 330: MET Hold Check with Pin ModInv_v_reg[39]/CK 
Endpoint:   ModInv_v_reg[39]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[39]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[39]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[39]/Q  |  v   | ModInv_v[39]   | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g76346/A1    |  v   | ModInv_v[39]   | AOI22_X1 | 0.000 |   0.091 |   -0.036 | 
     | ModInv_g76346/ZN    |  ^   | ModInv_n_69661 | AOI22_X1 | 0.024 |   0.114 |   -0.012 | 
     | ModInv_g75894/A1    |  ^   | ModInv_n_69661 | NAND2_X1 | 0.000 |   0.114 |   -0.012 | 
     | ModInv_g75894/ZN    |  v   | ModInv_n_69041 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_v_reg[39]/D  |  v   | ModInv_n_69041 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[39]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 331: MET Hold Check with Pin ModInv_v_reg[90]/CK 
Endpoint:   ModInv_v_reg[90]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[91]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[91]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[91]/Q  |  v   | ModInv_v[91]   | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g77635/A1    |  v   | ModInv_v[91]   | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g77635/ZN    |  ^   | ModInv_n_71475 | AOI22_X1 | 0.023 |   0.113 |   -0.013 | 
     | ModInv_g75945/A2    |  ^   | ModInv_n_71475 | NAND2_X1 | 0.000 |   0.113 |   -0.013 | 
     | ModInv_g75945/ZN    |  v   | ModInv_n_69092 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_v_reg[90]/D  |  v   | ModInv_n_69092 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[90]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 332: MET Hold Check with Pin ModInv_v_reg[67]/CK 
Endpoint:   ModInv_v_reg[67]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[67]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[67]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[67]/Q  |  v   | ModInv_v[67]   | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g76318/A1    |  v   | ModInv_v[67]   | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g76318/ZN    |  ^   | ModInv_n_69605 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g75922/A1    |  ^   | ModInv_n_69605 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g75922/ZN    |  v   | ModInv_n_69069 | NAND2_X1 | 0.013 |   0.128 |    0.002 | 
     | ModInv_v_reg[67]/D  |  v   | ModInv_n_69069 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[67]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 333: MET Hold Check with Pin ModInv_v_reg[40]/CK 
Endpoint:   ModInv_v_reg[40]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[41]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[41]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[41]/Q  |  v   | ModInv_v[41]   | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g77579/A1    |  v   | ModInv_v[41]   | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g77579/ZN    |  ^   | ModInv_n_71419 | AOI22_X1 | 0.024 |   0.114 |   -0.013 | 
     | ModInv_g75895/A2    |  ^   | ModInv_n_71419 | NAND2_X1 | 0.000 |   0.114 |   -0.013 | 
     | ModInv_g75895/ZN    |  v   | ModInv_n_69042 | NAND2_X1 | 0.015 |   0.128 |    0.002 | 
     | ModInv_v_reg[40]/D  |  v   | ModInv_n_69042 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[40]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 334: MET Hold Check with Pin ModInv_v_reg[80]/CK 
Endpoint:   ModInv_v_reg[80]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[80]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | ModInv_v_reg[80]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.126 | 
     | ModInv_v_reg[80]/Q  |  v   | ModInv_v[80]   | DFF_X1   | 0.090 |   0.090 |   -0.036 | 
     | ModInv_g76305/A1    |  v   | ModInv_v[80]   | AOI22_X1 | 0.000 |   0.090 |   -0.036 | 
     | ModInv_g76305/ZN    |  ^   | ModInv_n_69579 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g75935/A1    |  ^   | ModInv_n_69579 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g75935/ZN    |  v   | ModInv_n_69082 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_v_reg[80]/D  |  v   | ModInv_n_69082 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.126 | 
     | ModInv_v_reg[80]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.126 | 
     +------------------------------------------------------------------------+ 
Path 335: MET Hold Check with Pin addr_rd_reg[8]/CK 
Endpoint:   addr_rd_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.129
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.126 | 
     | addr_rd_reg[8]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.126 | 
     | addr_rd_reg[8]/Q  |  v   | addr_rd_out[8] | DFFR_X1  | 0.095 |   0.095 |   -0.032 | 
     | g16767__5266/A2   |  v   | addr_rd_out[8] | AOI22_X1 | 0.000 |   0.095 |   -0.032 | 
     | g16767__5266/ZN   |  ^   | n_680          | AOI22_X1 | 0.026 |   0.121 |   -0.005 | 
     | g16703/A          |  ^   | n_680          | INV_X1   | 0.000 |   0.121 |   -0.005 | 
     | g16703/ZN         |  v   | n_744          | INV_X1   | 0.008 |   0.129 |    0.003 | 
     | addr_rd_reg[8]/D  |  v   | n_744          | DFFR_X1  | 0.000 |   0.129 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.126 | 
     | addr_rd_reg[8]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.126 | 
     +-----------------------------------------------------------------------+ 
Path 336: MET Hold Check with Pin ModInv_v_reg[13]/CK 
Endpoint:   ModInv_v_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[13]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[13]/Q  |  v   | ModInv_v[13]   | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g76372/A1    |  v   | ModInv_v[13]   | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g76372/ZN    |  ^   | ModInv_n_69713 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g75868/A1    |  ^   | ModInv_n_69713 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g75868/ZN    |  v   | ModInv_n_69015 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_v_reg[13]/D  |  v   | ModInv_n_69015 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[13]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 337: MET Hold Check with Pin ModInv_v_reg[120]/CK 
Endpoint:   ModInv_v_reg[120]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[120]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[120]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[120]/Q  |  v   | ModInv_v[120]  | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g76265/A1     |  v   | ModInv_v[120]  | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76265/ZN     |  ^   | ModInv_n_69499 | AOI22_X1 | 0.023 |   0.115 |   -0.011 | 
     | ModInv_g75975/A1     |  ^   | ModInv_n_69499 | NAND2_X1 | 0.000 |   0.115 |   -0.011 | 
     | ModInv_g75975/ZN     |  v   | ModInv_n_69122 | NAND2_X1 | 0.013 |   0.128 |    0.002 | 
     | ModInv_v_reg[120]/D  |  v   | ModInv_n_69122 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[120]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------+ 
Path 338: MET Hold Check with Pin ModInv_v_reg[116]/CK 
Endpoint:   ModInv_v_reg[116]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[116]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[116]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[116]/Q  |  v   | ModInv_v[116]  | DFF_X1   | 0.092 |   0.092 |   -0.035 | 
     | ModInv_g76269/A1     |  v   | ModInv_v[116]  | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76269/ZN     |  ^   | ModInv_n_69507 | AOI22_X1 | 0.023 |   0.115 |   -0.012 | 
     | ModInv_g75971/A1     |  ^   | ModInv_n_69507 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g75971/ZN     |  v   | ModInv_n_69118 | NAND2_X1 | 0.013 |   0.128 |    0.002 | 
     | ModInv_v_reg[116]/D  |  v   | ModInv_n_69118 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[116]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------+ 
Path 339: MET Hold Check with Pin ModInv_v_reg[17]/CK 
Endpoint:   ModInv_v_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[17]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[17]/Q  |  v   | ModInv_v[17]   | DFF_X1   | 0.092 |   0.092 |   -0.034 | 
     | ModInv_g76368/A1    |  v   | ModInv_v[17]   | AOI22_X1 | 0.000 |   0.092 |   -0.034 | 
     | ModInv_g76368/ZN    |  ^   | ModInv_n_69705 | AOI22_X1 | 0.023 |   0.115 |   -0.011 | 
     | ModInv_g75872/A1    |  ^   | ModInv_n_69705 | NAND2_X1 | 0.000 |   0.115 |   -0.011 | 
     | ModInv_g75872/ZN    |  v   | ModInv_n_69019 | NAND2_X1 | 0.013 |   0.128 |    0.002 | 
     | ModInv_v_reg[17]/D  |  v   | ModInv_n_69019 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[17]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 340: MET Hold Check with Pin addr_rd_reg[3]/CK 
Endpoint:   addr_rd_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | addr_rd_reg[3]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.127 | 
     | addr_rd_reg[3]/Q  |  v   | addr_rd_out[3] | DFFR_X1  | 0.094 |   0.094 |   -0.033 | 
     | g16762__8757/A2   |  v   | addr_rd_out[3] | AOI22_X1 | 0.000 |   0.094 |   -0.033 | 
     | g16762__8757/ZN   |  ^   | n_685          | AOI22_X1 | 0.027 |   0.121 |   -0.005 | 
     | g16698/A          |  ^   | n_685          | INV_X1   | 0.000 |   0.121 |   -0.005 | 
     | g16698/ZN         |  v   | n_749          | INV_X1   | 0.008 |   0.129 |    0.003 | 
     | addr_rd_reg[3]/D  |  v   | n_749          | DFFR_X1  | 0.000 |   0.129 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.127 | 
     | addr_rd_reg[3]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.127 | 
     +-----------------------------------------------------------------------+ 
Path 341: MET Hold Check with Pin addr_rd_reg[18]/CK 
Endpoint:   addr_rd_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.127 | 
     | addr_rd_reg[18]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.127 | 
     | addr_rd_reg[18]/Q  |  v   | addr_rd_out[18] | DFFR_X1  | 0.094 |   0.094 |   -0.033 | 
     | g16777__8780/A2    |  v   | addr_rd_out[18] | AOI22_X1 | 0.000 |   0.094 |   -0.033 | 
     | g16777__8780/ZN    |  ^   | n_670           | AOI22_X1 | 0.027 |   0.121 |   -0.005 | 
     | g16713/A           |  ^   | n_670           | INV_X1   | 0.000 |   0.121 |   -0.005 | 
     | g16713/ZN          |  v   | n_734           | INV_X1   | 0.008 |   0.129 |    0.003 | 
     | addr_rd_reg[18]/D  |  v   | n_734           | DFFR_X1  | 0.000 |   0.129 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.127 | 
     | addr_rd_reg[18]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 342: MET Hold Check with Pin ModInv_x_reg[61]/CK 
Endpoint:   ModInv_x_reg[61]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[61]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[61]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[61]/Q  |  v   | ModInv_x[61]   | DFF_X1   | 0.092 |   0.092 |   -0.035 | 
     | ModInv_g76560/A1    |  v   | ModInv_x[61]   | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76560/ZN    |  ^   | ModInv_n_69881 | AOI22_X1 | 0.024 |   0.115 |   -0.011 | 
     | ModInv_g76042/A1    |  ^   | ModInv_n_69881 | NAND2_X1 | 0.000 |   0.115 |   -0.011 | 
     | ModInv_g76042/ZN    |  v   | ModInv_n_69189 | NAND2_X1 | 0.013 |   0.128 |    0.002 | 
     | ModInv_x_reg[61]/D  |  v   | ModInv_n_69189 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[61]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 343: MET Hold Check with Pin ModInv_res_reg[14]/CK 
Endpoint:   ModInv_res_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                       |      |                |          |       |  Time   |   Time   | 
     |-----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                   |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_res_reg[14]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_res_reg[14]/Q  |  v   | u_out[14]      | DFF_X1   | 0.089 |   0.089 |   -0.037 | 
     | ModInv_g75715/A1      |  v   | u_out[14]      | AOI22_X1 | 0.000 |   0.090 |   -0.037 | 
     | ModInv_g75715/ZN      |  ^   | ModInv_n_68960 | AOI22_X1 | 0.030 |   0.120 |   -0.007 | 
     | ModInv_g75587/A       |  ^   | ModInv_n_68960 | INV_X1   | 0.000 |   0.120 |   -0.007 | 
     | ModInv_g75587/ZN      |  v   | ModInv_n_68717 | INV_X1   | 0.009 |   0.128 |    0.002 | 
     | ModInv_res_reg[14]/D  |  v   | ModInv_n_68717 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                       |      |     |        |       |  Time   |   Time   | 
     |-----------------------+------+-----+--------+-------+---------+----------| 
     | clk                   |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_res_reg[14]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +--------------------------------------------------------------------------+ 
Path 344: MET Hold Check with Pin ModInv_x_reg[69]/CK 
Endpoint:   ModInv_x_reg[69]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[69]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[69]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[69]/Q  |  v   | ModInv_x[69]   | DFF_X1   | 0.092 |   0.092 |   -0.035 | 
     | ModInv_g76568/A1    |  v   | ModInv_x[69]   | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76568/ZN    |  ^   | ModInv_n_69905 | AOI22_X1 | 0.023 |   0.115 |   -0.011 | 
     | ModInv_g76050/A1    |  ^   | ModInv_n_69905 | NAND2_X1 | 0.000 |   0.115 |   -0.011 | 
     | ModInv_g76050/ZN    |  v   | ModInv_n_69197 | NAND2_X1 | 0.013 |   0.128 |    0.002 | 
     | ModInv_x_reg[69]/D  |  v   | ModInv_n_69197 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[69]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 345: MET Hold Check with Pin ModInv_v_reg[74]/CK 
Endpoint:   ModInv_v_reg[74]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[75]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[75]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[75]/Q  |  v   | ModInv_v[75]   | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g77616/A1    |  v   | ModInv_v[75]   | AOI22_X1 | 0.000 |   0.091 |   -0.036 | 
     | ModInv_g77616/ZN    |  ^   | ModInv_n_71456 | AOI22_X1 | 0.023 |   0.113 |   -0.013 | 
     | ModInv_g75929/A2    |  ^   | ModInv_n_71456 | NAND2_X1 | 0.000 |   0.113 |   -0.013 | 
     | ModInv_g75929/ZN    |  v   | ModInv_n_69076 | NAND2_X1 | 0.015 |   0.128 |    0.002 | 
     | ModInv_v_reg[74]/D  |  v   | ModInv_n_69076 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[74]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 346: MET Hold Check with Pin ModInv_x_reg[10]/CK 
Endpoint:   ModInv_x_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[11]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[11]/Q  |  v   | ModInv_x[11]   | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g76970/A1    |  v   | ModInv_x[11]   | AOI22_X1 | 0.000 |   0.091 |   -0.036 | 
     | ModInv_g76970/ZN    |  ^   | ModInv_n_70836 | AOI22_X1 | 0.023 |   0.114 |   -0.013 | 
     | ModInv_g75991/A2    |  ^   | ModInv_n_70836 | NAND2_X1 | 0.000 |   0.114 |   -0.013 | 
     | ModInv_g75991/ZN    |  v   | ModInv_n_69138 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_x_reg[10]/D  |  v   | ModInv_n_69138 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[10]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 347: MET Hold Check with Pin ModInv_v_reg[105]/CK 
Endpoint:   ModInv_v_reg[105]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[106]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.128
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[106]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[106]/Q  |  v   | ModInv_v[106]  | DFF_X1   | 0.090 |   0.090 |   -0.037 | 
     | ModInv_g77651/A1     |  v   | ModInv_v[106]  | AOI22_X1 | 0.001 |   0.091 |   -0.036 | 
     | ModInv_g77651/ZN     |  ^   | ModInv_n_71491 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g75960/A2     |  ^   | ModInv_n_71491 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g75960/ZN     |  v   | ModInv_n_69107 | NAND2_X1 | 0.014 |   0.128 |    0.002 | 
     | ModInv_v_reg[105]/D  |  v   | ModInv_n_69107 | DFF_X1   | 0.000 |   0.128 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[105]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------+ 
Path 348: MET Hold Check with Pin addr_rd_reg[30]/CK 
Endpoint:   addr_rd_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.130
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.127 | 
     | addr_rd_reg[30]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.127 | 
     | addr_rd_reg[30]/Q  |  v   | addr_rd_out[30] | DFFR_X1  | 0.093 |   0.093 |   -0.034 | 
     | g16598__5019/A2    |  v   | addr_rd_out[30] | AOI22_X1 | 0.000 |   0.093 |   -0.034 | 
     | g16598__5019/ZN    |  ^   | n_849           | AOI22_X1 | 0.027 |   0.120 |   -0.006 | 
     | g16536/A           |  ^   | n_849           | INV_X1   | 0.000 |   0.120 |   -0.006 | 
     | g16536/ZN          |  v   | n_911           | INV_X1   | 0.009 |   0.130 |    0.003 | 
     | addr_rd_reg[30]/D  |  v   | n_911           | DFFR_X1  | 0.000 |   0.130 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.127 | 
     | addr_rd_reg[30]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 349: MET Hold Check with Pin ModInv_x_reg[37]/CK 
Endpoint:   ModInv_x_reg[37]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[37]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[37]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[37]/Q  |  v   | ModInv_x[37]   | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g76536/A1    |  v   | ModInv_x[37]   | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g76536/ZN    |  ^   | ModInv_n_69809 | AOI22_X1 | 0.023 |   0.115 |   -0.012 | 
     | ModInv_g76018/A1    |  ^   | ModInv_n_69809 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g76018/ZN    |  v   | ModInv_n_69165 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_x_reg[37]/D  |  v   | ModInv_n_69165 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[37]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 350: MET Hold Check with Pin ModInv_v_reg[68]/CK 
Endpoint:   ModInv_v_reg[68]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[68]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[68]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[68]/Q  |  v   | ModInv_v[68]   | DFF_X1   | 0.092 |   0.092 |   -0.035 | 
     | ModInv_g76317/A1    |  v   | ModInv_v[68]   | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76317/ZN    |  ^   | ModInv_n_69603 | AOI22_X1 | 0.023 |   0.115 |   -0.012 | 
     | ModInv_g75923/A1    |  ^   | ModInv_n_69603 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g75923/ZN    |  v   | ModInv_n_69070 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_v_reg[68]/D  |  v   | ModInv_n_69070 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[68]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 351: MET Hold Check with Pin ModInv_u_reg[21]/CK 
Endpoint:   ModInv_u_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_u_reg[21]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_u_reg[21]/Q  |  v   | ModInv_u[21]   | DFF_X1   | 0.092 |   0.092 |   -0.035 | 
     | ModInv_g77301/A1    |  v   | ModInv_u[21]   | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g77301/ZN    |  ^   | ModInv_n_71120 | AOI22_X1 | 0.023 |   0.115 |   -0.011 | 
     | ModInv_g76786/A1    |  ^   | ModInv_n_71120 | NAND2_X1 | 0.000 |   0.115 |   -0.011 | 
     | ModInv_g76786/ZN    |  v   | ModInv_n_70387 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_u_reg[21]/D  |  v   | ModInv_n_70387 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_u_reg[21]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 352: MET Hold Check with Pin ModInv_x_reg[36]/CK 
Endpoint:   ModInv_x_reg[36]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[37]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[37]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[37]/Q  |  v   | ModInv_x[37]   | DFF_X1   | 0.091 |   0.091 |   -0.035 | 
     | ModInv_g76933/A1    |  v   | ModInv_x[37]   | AOI22_X1 | 0.000 |   0.091 |   -0.035 | 
     | ModInv_g76933/ZN    |  ^   | ModInv_n_70773 | AOI22_X1 | 0.023 |   0.115 |   -0.012 | 
     | ModInv_g76017/A2    |  ^   | ModInv_n_70773 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g76017/ZN    |  v   | ModInv_n_69164 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_x_reg[36]/D  |  v   | ModInv_n_69164 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[36]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 353: MET Hold Check with Pin ModInv_res_reg[4]/CK 
Endpoint:   ModInv_res_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_res_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_res_reg[4]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_res_reg[4]/Q  |  v   | u_out[4]       | DFF_X1   | 0.090 |   0.090 |   -0.037 | 
     | ModInv_g75734/A1     |  v   | u_out[4]       | AOI22_X1 | 0.000 |   0.090 |   -0.037 | 
     | ModInv_g75734/ZN     |  ^   | ModInv_n_69005 | AOI22_X1 | 0.030 |   0.120 |   -0.007 | 
     | ModInv_g75601/A      |  ^   | ModInv_n_69005 | INV_X1   | 0.000 |   0.120 |   -0.007 | 
     | ModInv_g75601/ZN     |  v   | ModInv_n_68731 | INV_X1   | 0.008 |   0.129 |    0.002 | 
     | ModInv_res_reg[4]/D  |  v   | ModInv_n_68731 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_res_reg[4]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------+ 
Path 354: MET Hold Check with Pin ModInv_v_reg[87]/CK 
Endpoint:   ModInv_v_reg[87]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[88]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[88]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[88]/Q  |  v   | ModInv_v[88]   | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g77632/A1    |  v   | ModInv_v[88]   | AOI22_X1 | 0.000 |   0.091 |   -0.036 | 
     | ModInv_g77632/ZN    |  ^   | ModInv_n_71472 | AOI22_X1 | 0.024 |   0.114 |   -0.013 | 
     | ModInv_g75942/A2    |  ^   | ModInv_n_71472 | NAND2_X1 | 0.000 |   0.114 |   -0.013 | 
     | ModInv_g75942/ZN    |  v   | ModInv_n_69089 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_v_reg[87]/D  |  v   | ModInv_n_69089 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[87]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 355: MET Hold Check with Pin ModInv_x_reg[56]/CK 
Endpoint:   ModInv_x_reg[56]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[56]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[56]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[56]/Q  |  v   | ModInv_x[56]   | DFF_X1   | 0.092 |   0.092 |   -0.035 | 
     | ModInv_g76555/A1    |  v   | ModInv_x[56]   | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76555/ZN    |  ^   | ModInv_n_69866 | AOI22_X1 | 0.024 |   0.116 |   -0.011 | 
     | ModInv_g76037/A1    |  ^   | ModInv_n_69866 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g76037/ZN    |  v   | ModInv_n_69184 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_x_reg[56]/D  |  v   | ModInv_n_69184 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[56]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 356: MET Hold Check with Pin ModInv_x_reg[95]/CK 
Endpoint:   ModInv_x_reg[95]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[95]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[95]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[95]/Q  |  v   | ModInv_x[95]   | DFF_X1   | 0.092 |   0.092 |   -0.035 | 
     | ModInv_g76594/A1    |  v   | ModInv_x[95]   | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76594/ZN    |  ^   | ModInv_n_69983 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g76077/A1    |  ^   | ModInv_n_69983 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g76077/ZN    |  v   | ModInv_n_69222 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_x_reg[95]/D  |  v   | ModInv_n_69222 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[95]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 357: MET Hold Check with Pin addr_rd_reg[12]/CK 
Endpoint:   addr_rd_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.130
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.127 | 
     | addr_rd_reg[12]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.127 | 
     | addr_rd_reg[12]/Q  |  v   | addr_rd_out[12] | DFFR_X1  | 0.095 |   0.095 |   -0.032 | 
     | g16771__5795/A2    |  v   | addr_rd_out[12] | AOI22_X1 | 0.000 |   0.095 |   -0.032 | 
     | g16771__5795/ZN    |  ^   | n_676           | AOI22_X1 | 0.027 |   0.122 |   -0.005 | 
     | g16707/A           |  ^   | n_676           | INV_X1   | 0.000 |   0.122 |   -0.005 | 
     | g16707/ZN          |  v   | n_740           | INV_X1   | 0.008 |   0.130 |    0.003 | 
     | addr_rd_reg[12]/D  |  v   | n_740           | DFFR_X1  | 0.000 |   0.130 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.127 | 
     | addr_rd_reg[12]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 358: MET Hold Check with Pin addr_rd_reg[17]/CK 
Endpoint:   addr_rd_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.130
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.127 | 
     | addr_rd_reg[17]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.127 | 
     | addr_rd_reg[17]/Q  |  v   | addr_rd_out[17] | DFFR_X1  | 0.094 |   0.094 |   -0.033 | 
     | g16776__9906/A2    |  v   | addr_rd_out[17] | AOI22_X1 | 0.000 |   0.094 |   -0.033 | 
     | g16776__9906/ZN    |  ^   | n_671           | AOI22_X1 | 0.028 |   0.121 |   -0.006 | 
     | g16712/A           |  ^   | n_671           | INV_X1   | 0.000 |   0.121 |   -0.006 | 
     | g16712/ZN          |  v   | n_735           | INV_X1   | 0.008 |   0.130 |    0.003 | 
     | addr_rd_reg[17]/D  |  v   | n_735           | DFFR_X1  | 0.000 |   0.130 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.127 | 
     | addr_rd_reg[17]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 359: MET Hold Check with Pin ModInv_x_reg[114]/CK 
Endpoint:   ModInv_x_reg[114]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[114]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[114]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[114]/Q  |  v   | ModInv_x[114]  | DFF_X1   | 0.092 |   0.092 |   -0.035 | 
     | ModInv_g76613/A1     |  v   | ModInv_x[114]  | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76613/ZN     |  ^   | ModInv_n_70040 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g76096/A1     |  ^   | ModInv_n_70040 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g76096/ZN     |  v   | ModInv_n_69241 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_x_reg[114]/D  |  v   | ModInv_n_69241 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[114]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------+ 
Path 360: MET Hold Check with Pin ModInv_u_reg[2]/CK 
Endpoint:   ModInv_u_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_u_reg[2]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_u_reg[2]/Q  |  v   | ModInv_u[2]    | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g77255/A1   |  v   | ModInv_u[2]    | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g77255/ZN   |  ^   | ModInv_n_71068 | AOI22_X1 | 0.023 |   0.115 |   -0.012 | 
     | ModInv_g76768/A1   |  ^   | ModInv_n_71068 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g76768/ZN   |  v   | ModInv_n_70369 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_u_reg[2]/D  |  v   | ModInv_n_70369 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_u_reg[2]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-----------------------------------------------------------------------+ 
Path 361: MET Hold Check with Pin ModInv_x_reg[108]/CK 
Endpoint:   ModInv_x_reg[108]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[108]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[108]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[108]/Q  |  v   | ModInv_x[108]  | DFF_X1   | 0.093 |   0.093 |   -0.034 | 
     | ModInv_g76607/A1     |  v   | ModInv_x[108]  | AOI22_X1 | 0.000 |   0.093 |   -0.034 | 
     | ModInv_g76607/ZN     |  ^   | ModInv_n_70022 | AOI22_X1 | 0.023 |   0.116 |   -0.011 | 
     | ModInv_g76090/A1     |  ^   | ModInv_n_70022 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g76090/ZN     |  v   | ModInv_n_69235 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_x_reg[108]/D  |  v   | ModInv_n_69235 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[108]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------+ 
Path 362: MET Hold Check with Pin ModInv_v_reg[95]/CK 
Endpoint:   ModInv_v_reg[95]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[95]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[95]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[95]/Q  |  v   | ModInv_v[95]   | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g76290/A1    |  v   | ModInv_v[95]   | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76290/ZN    |  ^   | ModInv_n_69549 | AOI22_X1 | 0.024 |   0.116 |   -0.011 | 
     | ModInv_g75950/A1    |  ^   | ModInv_n_69549 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g75950/ZN    |  v   | ModInv_n_69097 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_v_reg[95]/D  |  v   | ModInv_n_69097 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[95]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 363: MET Hold Check with Pin addr_rd_reg[34]/CK 
Endpoint:   addr_rd_reg[34]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[34]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.130
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                 |          |       |  Time   |   Time   | 
     |--------------------+------+-----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk             |          |       |   0.000 |   -0.127 | 
     | addr_rd_reg[34]/CK |  ^   | clk             | DFFR_X1  | 0.000 |   0.000 |   -0.127 | 
     | addr_rd_reg[34]/Q  |  v   | addr_rd_out[34] | DFFR_X1  | 0.094 |   0.094 |   -0.033 | 
     | g16603__3772/A2    |  v   | addr_rd_out[34] | AOI22_X1 | 0.000 |   0.094 |   -0.033 | 
     | g16603__3772/ZN    |  ^   | n_844           | AOI22_X1 | 0.027 |   0.122 |   -0.005 | 
     | g16541/A           |  ^   | n_844           | INV_X1   | 0.000 |   0.122 |   -0.005 | 
     | g16541/ZN          |  v   | n_906           | INV_X1   | 0.008 |   0.130 |    0.003 | 
     | addr_rd_reg[34]/D  |  v   | n_906           | DFFR_X1  | 0.000 |   0.130 |    0.003 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | clk                |  ^   | clk |         |       |   0.000 |    0.127 | 
     | addr_rd_reg[34]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 364: MET Hold Check with Pin ModInv_x_reg[2]/CK 
Endpoint:   ModInv_x_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[2]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[2]/Q  |  v   | ModInv_x[2]    | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g76256/A1   |  v   | ModInv_x[2]    | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g76256/ZN   |  ^   | ModInv_n_69481 | AOI22_X1 | 0.023 |   0.115 |   -0.012 | 
     | ModInv_g75983/A1   |  ^   | ModInv_n_69481 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g75983/ZN   |  v   | ModInv_n_69130 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_x_reg[2]/D  |  v   | ModInv_n_69130 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[2]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-----------------------------------------------------------------------+ 
Path 365: MET Hold Check with Pin ModInv_x_reg[97]/CK 
Endpoint:   ModInv_x_reg[97]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[97]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[97]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[97]/Q  |  v   | ModInv_x[97]   | DFF_X1   | 0.092 |   0.092 |   -0.035 | 
     | ModInv_g76596/A1    |  v   | ModInv_x[97]   | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76596/ZN    |  ^   | ModInv_n_69989 | AOI22_X1 | 0.024 |   0.116 |   -0.011 | 
     | ModInv_g76079/A1    |  ^   | ModInv_n_69989 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g76079/ZN    |  v   | ModInv_n_69224 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_x_reg[97]/D  |  v   | ModInv_n_69224 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[97]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 366: MET Hold Check with Pin ModInv_v_reg[31]/CK 
Endpoint:   ModInv_v_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[31]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[31]/Q  |  v   | ModInv_v[31]   | DFF_X1   | 0.093 |   0.093 |   -0.034 | 
     | ModInv_g76354/A1    |  v   | ModInv_v[31]   | AOI22_X1 | 0.000 |   0.093 |   -0.034 | 
     | ModInv_g76354/ZN    |  ^   | ModInv_n_69677 | AOI22_X1 | 0.023 |   0.116 |   -0.011 | 
     | ModInv_g75886/A1    |  ^   | ModInv_n_69677 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g75886/ZN    |  v   | ModInv_n_69033 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_v_reg[31]/D  |  v   | ModInv_n_69033 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[31]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 367: MET Hold Check with Pin addr_rd_reg[2]/CK 
Endpoint:   addr_rd_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: addr_rd_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.130
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Pin        | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                   |      |                |          |       |  Time   |   Time   | 
     |-------------------+------+----------------+----------+-------+---------+----------| 
     | clk               |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | addr_rd_reg[2]/CK |  ^   | clk            | DFFR_X1  | 0.000 |   0.000 |   -0.127 | 
     | addr_rd_reg[2]/Q  |  v   | addr_rd_out[2] | DFFR_X1  | 0.094 |   0.094 |   -0.033 | 
     | g16761__7118/A2   |  v   | addr_rd_out[2] | AOI22_X1 | 0.000 |   0.094 |   -0.033 | 
     | g16761__7118/ZN   |  ^   | n_686          | AOI22_X1 | 0.027 |   0.122 |   -0.006 | 
     | g16697/A          |  ^   | n_686          | INV_X1   | 0.000 |   0.122 |   -0.006 | 
     | g16697/ZN         |  v   | n_750          | INV_X1   | 0.008 |   0.130 |    0.003 | 
     | addr_rd_reg[2]/D  |  v   | n_750          | DFFR_X1  | 0.000 |   0.130 |    0.003 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | clk               |  ^   | clk |         |       |   0.000 |    0.127 | 
     | addr_rd_reg[2]/CK |  ^   | clk | DFFR_X1 | 0.000 |   0.000 |    0.127 | 
     +-----------------------------------------------------------------------+ 
Path 368: MET Hold Check with Pin ModInv_u_reg[15]/CK 
Endpoint:   ModInv_u_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_u_reg[15]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_u_reg[15]/Q  |  v   | ModInv_u[15]   | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g77287/A1    |  v   | ModInv_u[15]   | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g77287/ZN    |  ^   | ModInv_n_71105 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g76780/A1    |  ^   | ModInv_n_71105 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g76780/ZN    |  v   | ModInv_n_70381 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_u_reg[15]/D  |  v   | ModInv_n_70381 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_u_reg[15]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 369: MET Hold Check with Pin ModInv_v_reg[125]/CK 
Endpoint:   ModInv_v_reg[125]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[125]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[125]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[125]/Q  |  v   | ModInv_v[125]  | DFF_X1   | 0.091 |   0.091 |   -0.037 | 
     | ModInv_g76260/A1     |  v   | ModInv_v[125]  | AOI22_X1 | 0.000 |   0.091 |   -0.036 | 
     | ModInv_g76260/ZN     |  ^   | ModInv_n_69489 | AOI22_X1 | 0.024 |   0.115 |   -0.013 | 
     | ModInv_g75980/A1     |  ^   | ModInv_n_69489 | NAND2_X1 | 0.000 |   0.115 |   -0.013 | 
     | ModInv_g75980/ZN     |  v   | ModInv_n_69127 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_v_reg[125]/D  |  v   | ModInv_n_69127 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[125]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------+ 
Path 370: MET Hold Check with Pin ModInv_v_reg[126]/CK 
Endpoint:   ModInv_v_reg[126]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[126]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[126]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[126]/Q  |  v   | ModInv_v[126]  | DFF_X1   | 0.090 |   0.090 |   -0.037 | 
     | ModInv_g76259/A1     |  v   | ModInv_v[126]  | AOI22_X1 | 0.000 |   0.090 |   -0.037 | 
     | ModInv_g76259/ZN     |  ^   | ModInv_n_69487 | AOI22_X1 | 0.023 |   0.114 |   -0.014 | 
     | ModInv_g75981/A1     |  ^   | ModInv_n_69487 | NAND2_X1 | 0.000 |   0.114 |   -0.014 | 
     | ModInv_g75981/ZN     |  v   | ModInv_n_69128 | NAND2_X1 | 0.016 |   0.129 |    0.002 | 
     | ModInv_v_reg[126]/D  |  v   | ModInv_n_69128 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[126]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------+ 
Path 371: MET Hold Check with Pin ModInv_v_reg[51]/CK 
Endpoint:   ModInv_v_reg[51]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[51]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[51]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[51]/Q  |  v   | ModInv_v[51]   | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g76334/A1    |  v   | ModInv_v[51]   | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76334/ZN    |  ^   | ModInv_n_69637 | AOI22_X1 | 0.024 |   0.116 |   -0.011 | 
     | ModInv_g75906/A1    |  ^   | ModInv_n_69637 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g75906/ZN    |  v   | ModInv_n_69053 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_v_reg[51]/D  |  v   | ModInv_n_69053 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[51]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 372: MET Hold Check with Pin ModInv_u_reg[1]/CK 
Endpoint:   ModInv_u_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_u_reg[2]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_u_reg[2]/Q  |  v   | ModInv_u[2]    | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g77692/A1   |  v   | ModInv_u[2]    | AOI22_X1 | 0.000 |   0.091 |   -0.036 | 
     | ModInv_g77692/ZN   |  ^   | ModInv_n_71532 | AOI22_X1 | 0.023 |   0.115 |   -0.013 | 
     | ModInv_g76767/A2   |  ^   | ModInv_n_71532 | NAND2_X1 | 0.000 |   0.115 |   -0.013 | 
     | ModInv_g76767/ZN   |  v   | ModInv_n_70368 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_u_reg[1]/D  |  v   | ModInv_n_70368 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_u_reg[1]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-----------------------------------------------------------------------+ 
Path 373: MET Hold Check with Pin ModInv_x_reg[72]/CK 
Endpoint:   ModInv_x_reg[72]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[72]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[72]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[72]/Q  |  v   | ModInv_x[72]   | DFF_X1   | 0.092 |   0.092 |   -0.035 | 
     | ModInv_g76571/A1    |  v   | ModInv_x[72]   | AOI22_X1 | 0.000 |   0.092 |   -0.035 | 
     | ModInv_g76571/ZN    |  ^   | ModInv_n_69914 | AOI22_X1 | 0.023 |   0.116 |   -0.012 | 
     | ModInv_g75862/A1    |  ^   | ModInv_n_69914 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g75862/ZN    |  v   | ModInv_n_69008 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_x_reg[72]/D  |  v   | ModInv_n_69008 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[72]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 374: MET Hold Check with Pin ModInv_v_reg[103]/CK 
Endpoint:   ModInv_v_reg[103]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[103]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[103]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[103]/Q  |  v   | ModInv_v[103]  | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g76282/A1     |  v   | ModInv_v[103]  | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g76282/ZN     |  ^   | ModInv_n_69533 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g75958/A1     |  ^   | ModInv_n_69533 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g75958/ZN     |  v   | ModInv_n_69105 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_v_reg[103]/D  |  v   | ModInv_n_69105 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[103]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------+ 
Path 375: MET Hold Check with Pin ModInv_v_reg[14]/CK 
Endpoint:   ModInv_v_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[14]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[14]/Q  |  v   | ModInv_v[14]   | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g76371/A1    |  v   | ModInv_v[14]   | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g76371/ZN    |  ^   | ModInv_n_69711 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g75869/A1    |  ^   | ModInv_n_69711 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g75869/ZN    |  v   | ModInv_n_69016 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_v_reg[14]/D  |  v   | ModInv_n_69016 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[14]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 376: MET Hold Check with Pin ModInv_x_reg[32]/CK 
Endpoint:   ModInv_x_reg[32]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[32]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_x_reg[32]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_x_reg[32]/Q  |  v   | ModInv_x[32]   | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g76531/A1    |  v   | ModInv_x[32]   | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g76531/ZN    |  ^   | ModInv_n_69794 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g76013/A1    |  ^   | ModInv_n_69794 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g76013/ZN    |  v   | ModInv_n_69160 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_x_reg[32]/D  |  v   | ModInv_n_69160 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_x_reg[32]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 377: MET Hold Check with Pin ModInv_v_reg[11]/CK 
Endpoint:   ModInv_v_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.127 | 
     | ModInv_v_reg[11]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.127 | 
     | ModInv_v_reg[11]/Q  |  v   | ModInv_v[11]   | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g76374/A1    |  v   | ModInv_v[11]   | AOI22_X1 | 0.001 |   0.092 |   -0.036 | 
     | ModInv_g76374/ZN    |  ^   | ModInv_n_69717 | AOI22_X1 | 0.024 |   0.116 |   -0.011 | 
     | ModInv_g75866/A1    |  ^   | ModInv_n_69717 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g75866/ZN    |  v   | ModInv_n_69013 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_v_reg[11]/D  |  v   | ModInv_n_69013 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.127 | 
     | ModInv_v_reg[11]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.127 | 
     +------------------------------------------------------------------------+ 
Path 378: MET Hold Check with Pin ModInv_v_reg[102]/CK 
Endpoint:   ModInv_v_reg[102]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[102]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_v_reg[102]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_v_reg[102]/Q  |  v   | ModInv_v[102]  | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g76283/A1     |  v   | ModInv_v[102]  | AOI22_X1 | 0.000 |   0.091 |   -0.036 | 
     | ModInv_g76283/ZN     |  ^   | ModInv_n_69535 | AOI22_X1 | 0.024 |   0.115 |   -0.013 | 
     | ModInv_g75861/A1     |  ^   | ModInv_n_69535 | NAND2_X1 | 0.000 |   0.115 |   -0.013 | 
     | ModInv_g75861/ZN     |  v   | ModInv_n_69007 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_v_reg[102]/D  |  v   | ModInv_n_69007 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_v_reg[102]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +-------------------------------------------------------------------------+ 
Path 379: MET Hold Check with Pin ModInv_u_reg[7]/CK 
Endpoint:   ModInv_u_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_u_reg[8]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_u_reg[8]/Q  |  v   | ModInv_u[8]    | DFF_X1   | 0.091 |   0.091 |   -0.037 | 
     | ModInv_g77675/A1   |  v   | ModInv_u[8]    | AOI22_X1 | 0.000 |   0.091 |   -0.036 | 
     | ModInv_g77675/ZN   |  ^   | ModInv_n_71515 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g76772/A2   |  ^   | ModInv_n_71515 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g76772/ZN   |  v   | ModInv_n_70373 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_u_reg[7]/D  |  v   | ModInv_n_70373 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_u_reg[7]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +-----------------------------------------------------------------------+ 
Path 380: MET Hold Check with Pin ModInv_v_reg[88]/CK 
Endpoint:   ModInv_v_reg[88]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[88]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_v_reg[88]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_v_reg[88]/Q  |  v   | ModInv_v[88]   | DFF_X1   | 0.091 |   0.091 |   -0.037 | 
     | ModInv_g76297/A1    |  v   | ModInv_v[88]   | AOI22_X1 | 0.000 |   0.091 |   -0.037 | 
     | ModInv_g76297/ZN    |  ^   | ModInv_n_69563 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g75943/A1    |  ^   | ModInv_n_69563 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g75943/ZN    |  v   | ModInv_n_69090 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_v_reg[88]/D  |  v   | ModInv_n_69090 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_v_reg[88]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 381: MET Hold Check with Pin ModInv_x_reg[31]/CK 
Endpoint:   ModInv_x_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[32]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_x_reg[32]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_x_reg[32]/Q  |  v   | ModInv_x[32]   | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g76940/A1    |  v   | ModInv_x[32]   | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g76940/ZN    |  ^   | ModInv_n_70785 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g76012/A2    |  ^   | ModInv_n_70785 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g76012/ZN    |  v   | ModInv_n_69159 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_x_reg[31]/D  |  v   | ModInv_n_69159 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_x_reg[31]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 382: MET Hold Check with Pin ModInv_v_reg[101]/CK 
Endpoint:   ModInv_v_reg[101]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[102]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_v_reg[102]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_v_reg[102]/Q  |  v   | ModInv_v[102]  | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g77647/A1     |  v   | ModInv_v[102]  | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g77647/ZN     |  ^   | ModInv_n_71487 | AOI22_X1 | 0.024 |   0.115 |   -0.012 | 
     | ModInv_g75956/A2     |  ^   | ModInv_n_71487 | NAND2_X1 | 0.000 |   0.115 |   -0.012 | 
     | ModInv_g75956/ZN     |  v   | ModInv_n_69103 | NAND2_X1 | 0.014 |   0.129 |    0.002 | 
     | ModInv_v_reg[101]/D  |  v   | ModInv_n_69103 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_v_reg[101]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +-------------------------------------------------------------------------+ 
Path 383: MET Hold Check with Pin ModInv_v_reg[81]/CK 
Endpoint:   ModInv_v_reg[81]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[81]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.129
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_v_reg[81]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_v_reg[81]/Q  |  v   | ModInv_v[81]   | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g76304/A1    |  v   | ModInv_v[81]   | AOI22_X1 | 0.001 |   0.092 |   -0.035 | 
     | ModInv_g76304/ZN    |  ^   | ModInv_n_69577 | AOI22_X1 | 0.024 |   0.116 |   -0.011 | 
     | ModInv_g75936/A1    |  ^   | ModInv_n_69577 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g75936/ZN    |  v   | ModInv_n_69083 | NAND2_X1 | 0.013 |   0.129 |    0.002 | 
     | ModInv_v_reg[81]/D  |  v   | ModInv_n_69083 | DFF_X1   | 0.000 |   0.129 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_v_reg[81]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 384: MET Hold Check with Pin ModInv_x_reg[57]/CK 
Endpoint:   ModInv_x_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[57]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_x_reg[57]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_x_reg[57]/Q  |  v   | ModInv_x[57]   | DFF_X1   | 0.093 |   0.093 |   -0.035 | 
     | ModInv_g76556/A1    |  v   | ModInv_x[57]   | AOI22_X1 | 0.000 |   0.093 |   -0.035 | 
     | ModInv_g76556/ZN    |  ^   | ModInv_n_69869 | AOI22_X1 | 0.023 |   0.116 |   -0.011 | 
     | ModInv_g76038/A1    |  ^   | ModInv_n_69869 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g76038/ZN    |  v   | ModInv_n_69185 | NAND2_X1 | 0.013 |   0.130 |    0.002 | 
     | ModInv_x_reg[57]/D  |  v   | ModInv_n_69185 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_x_reg[57]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 385: MET Hold Check with Pin ModInv_v_reg[36]/CK 
Endpoint:   ModInv_v_reg[36]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[37]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_v_reg[37]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_v_reg[37]/Q  |  v   | ModInv_v[37]   | DFF_X1   | 0.090 |   0.090 |   -0.038 | 
     | ModInv_g77574/A1    |  v   | ModInv_v[37]   | AOI22_X1 | 0.000 |   0.090 |   -0.038 | 
     | ModInv_g77574/ZN    |  ^   | ModInv_n_71414 | AOI22_X1 | 0.025 |   0.114 |   -0.013 | 
     | ModInv_g75891/A2    |  ^   | ModInv_n_71414 | NAND2_X1 | 0.000 |   0.114 |   -0.013 | 
     | ModInv_g75891/ZN    |  v   | ModInv_n_69038 | NAND2_X1 | 0.015 |   0.130 |    0.002 | 
     | ModInv_v_reg[36]/D  |  v   | ModInv_n_69038 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_v_reg[36]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 386: MET Hold Check with Pin ModInv_u_reg[78]/CK 
Endpoint:   ModInv_u_reg[78]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[78]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_u_reg[78]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_u_reg[78]/Q  |  v   | ModInv_u[78]   | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g77365/A1    |  v   | ModInv_u[78]   | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g77365/ZN    |  ^   | ModInv_n_71188 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g76844/A1    |  ^   | ModInv_n_71188 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g76844/ZN    |  v   | ModInv_n_70445 | NAND2_X1 | 0.014 |   0.130 |    0.002 | 
     | ModInv_u_reg[78]/D  |  v   | ModInv_n_70445 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_u_reg[78]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 387: MET Hold Check with Pin ModInv_u_reg[22]/CK 
Endpoint:   ModInv_u_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[22]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_u_reg[22]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_u_reg[22]/Q  |  v   | ModInv_u[22]   | DFF_X1   | 0.093 |   0.093 |   -0.035 | 
     | ModInv_g77005/A1    |  v   | ModInv_u[22]   | AOI22_X1 | 0.000 |   0.093 |   -0.035 | 
     | ModInv_g77005/ZN    |  ^   | ModInv_n_70885 | AOI22_X1 | 0.024 |   0.116 |   -0.011 | 
     | ModInv_g76787/A1    |  ^   | ModInv_n_70885 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g76787/ZN    |  v   | ModInv_n_70388 | NAND2_X1 | 0.013 |   0.130 |    0.002 | 
     | ModInv_u_reg[22]/D  |  v   | ModInv_n_70388 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_u_reg[22]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 388: MET Hold Check with Pin ModInv_x_reg[62]/CK 
Endpoint:   ModInv_x_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[62]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_x_reg[62]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_x_reg[62]/Q  |  v   | ModInv_x[62]   | DFF_X1   | 0.093 |   0.093 |   -0.035 | 
     | ModInv_g76561/A1    |  v   | ModInv_x[62]   | AOI22_X1 | 0.000 |   0.093 |   -0.035 | 
     | ModInv_g76561/ZN    |  ^   | ModInv_n_69884 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g76043/A1    |  ^   | ModInv_n_69884 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g76043/ZN    |  v   | ModInv_n_69190 | NAND2_X1 | 0.013 |   0.130 |    0.002 | 
     | ModInv_x_reg[62]/D  |  v   | ModInv_n_69190 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_x_reg[62]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 389: MET Hold Check with Pin ModInv_u_reg[62]/CK 
Endpoint:   ModInv_u_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[62]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_u_reg[62]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_u_reg[62]/Q  |  v   | ModInv_u[62]   | DFF_X1   | 0.093 |   0.093 |   -0.035 | 
     | ModInv_g76994/A1    |  v   | ModInv_u[62]   | AOI22_X1 | 0.000 |   0.093 |   -0.035 | 
     | ModInv_g76994/ZN    |  ^   | ModInv_n_70872 | AOI22_X1 | 0.024 |   0.116 |   -0.011 | 
     | ModInv_g76827/A1    |  ^   | ModInv_n_70872 | NAND2_X1 | 0.000 |   0.116 |   -0.011 | 
     | ModInv_g76827/ZN    |  v   | ModInv_n_70428 | NAND2_X1 | 0.013 |   0.130 |    0.002 | 
     | ModInv_u_reg[62]/D  |  v   | ModInv_n_70428 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_u_reg[62]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 390: MET Hold Check with Pin ModInv_x_reg[55]/CK 
Endpoint:   ModInv_x_reg[55]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[56]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_x_reg[56]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_x_reg[56]/Q  |  v   | ModInv_x[56]   | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g76907/A1    |  v   | ModInv_x[56]   | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g76907/ZN    |  ^   | ModInv_n_70726 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g76036/A2    |  ^   | ModInv_n_70726 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g76036/ZN    |  v   | ModInv_n_69183 | NAND2_X1 | 0.014 |   0.130 |    0.002 | 
     | ModInv_x_reg[55]/D  |  v   | ModInv_n_69183 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_x_reg[55]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 391: MET Hold Check with Pin ModInv_v_reg[108]/CK 
Endpoint:   ModInv_v_reg[108]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[109]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_v_reg[109]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_v_reg[109]/Q  |  v   | ModInv_v[109]  | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g77654/A1     |  v   | ModInv_v[109]  | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g77654/ZN     |  ^   | ModInv_n_71494 | AOI22_X1 | 0.023 |   0.116 |   -0.012 | 
     | ModInv_g75963/A2     |  ^   | ModInv_n_71494 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g75963/ZN     |  v   | ModInv_n_69110 | NAND2_X1 | 0.014 |   0.130 |    0.002 | 
     | ModInv_v_reg[108]/D  |  v   | ModInv_n_69110 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_v_reg[108]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +-------------------------------------------------------------------------+ 
Path 392: MET Hold Check with Pin ModInv_x_reg[128]/CK 
Endpoint:   ModInv_x_reg[128]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[128]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_x_reg[128]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_x_reg[128]/Q  |  v   | ModInv_x[128]  | DFF_X1   | 0.097 |   0.097 |   -0.031 | 
     | ModInv_g76627/A1     |  v   | ModInv_x[128]  | AOI22_X1 | 0.000 |   0.097 |   -0.031 | 
     | ModInv_g76627/ZN     |  ^   | ModInv_n_70082 | AOI22_X1 | 0.025 |   0.122 |   -0.006 | 
     | ModInv_g76506/A      |  ^   | ModInv_n_70082 | INV_X1   | 0.000 |   0.122 |   -0.006 | 
     | ModInv_g76506/ZN     |  v   | ModInv_n_69724 | INV_X1   | 0.008 |   0.130 |    0.002 | 
     | ModInv_x_reg[128]/D  |  v   | ModInv_n_69724 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_x_reg[128]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +-------------------------------------------------------------------------+ 
Path 393: MET Hold Check with Pin ModInv_u_reg[23]/CK 
Endpoint:   ModInv_u_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[23]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_u_reg[23]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_u_reg[23]/Q  |  v   | ModInv_u[23]   | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g77307/A1    |  v   | ModInv_u[23]   | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g77307/ZN    |  ^   | ModInv_n_71126 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g76788/A1    |  ^   | ModInv_n_71126 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g76788/ZN    |  v   | ModInv_n_70389 | NAND2_X1 | 0.014 |   0.130 |    0.002 | 
     | ModInv_u_reg[23]/D  |  v   | ModInv_n_70389 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_u_reg[23]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 394: MET Hold Check with Pin ModInv_x_reg[113]/CK 
Endpoint:   ModInv_x_reg[113]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[114]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                      |      |                |          |       |  Time   |   Time   | 
     |----------------------+------+----------------+----------+-------+---------+----------| 
     | clk                  |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_x_reg[114]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_x_reg[114]/Q  |  v   | ModInv_x[114]  | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g77242/A1     |  v   | ModInv_x[114]  | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g77242/ZN     |  ^   | ModInv_n_71045 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g76095/A2     |  ^   | ModInv_n_71045 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g76095/ZN     |  v   | ModInv_n_69240 | NAND2_X1 | 0.014 |   0.130 |    0.002 | 
     | ModInv_x_reg[113]/D  |  v   | ModInv_n_69240 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                      |      |     |        |       |  Time   |   Time   | 
     |----------------------+------+-----+--------+-------+---------+----------| 
     | clk                  |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_x_reg[113]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +-------------------------------------------------------------------------+ 
Path 395: MET Hold Check with Pin ModInv_x_reg[68]/CK 
Endpoint:   ModInv_x_reg[68]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[69]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_x_reg[69]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_x_reg[69]/Q  |  v   | ModInv_x[69]   | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g77171/A1    |  v   | ModInv_x[69]   | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g77171/ZN    |  ^   | ModInv_n_70928 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g76049/A2    |  ^   | ModInv_n_70928 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g76049/ZN    |  v   | ModInv_n_69196 | NAND2_X1 | 0.014 |   0.130 |    0.002 | 
     | ModInv_x_reg[68]/D  |  v   | ModInv_n_69196 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_x_reg[68]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 396: MET Hold Check with Pin ModInv_v_reg[94]/CK 
Endpoint:   ModInv_v_reg[94]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_v_reg[95]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_v_reg[95]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_v_reg[95]/Q  |  v   | ModInv_v[95]   | DFF_X1   | 0.091 |   0.091 |   -0.036 | 
     | ModInv_g77641/A1    |  v   | ModInv_v[95]   | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g77641/ZN    |  ^   | ModInv_n_71481 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g75949/A2    |  ^   | ModInv_n_71481 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g75949/ZN    |  v   | ModInv_n_69096 | NAND2_X1 | 0.014 |   0.130 |    0.002 | 
     | ModInv_v_reg[94]/D  |  v   | ModInv_n_69096 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_v_reg[94]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 397: MET Hold Check with Pin ModInv_x_reg[12]/CK 
Endpoint:   ModInv_x_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_x_reg[12]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_x_reg[12]/Q  |  v   | ModInv_x[12]   | DFF_X1   | 0.093 |   0.093 |   -0.035 | 
     | ModInv_g76511/A1    |  v   | ModInv_x[12]   | AOI22_X1 | 0.000 |   0.093 |   -0.035 | 
     | ModInv_g76511/ZN    |  ^   | ModInv_n_69734 | AOI22_X1 | 0.023 |   0.116 |   -0.012 | 
     | ModInv_g75993/A1    |  ^   | ModInv_n_69734 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g75993/ZN    |  v   | ModInv_n_69140 | NAND2_X1 | 0.014 |   0.130 |    0.002 | 
     | ModInv_x_reg[12]/D  |  v   | ModInv_n_69140 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_x_reg[12]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 398: MET Hold Check with Pin ModInv_x_reg[99]/CK 
Endpoint:   ModInv_x_reg[99]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[99]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_x_reg[99]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_x_reg[99]/Q  |  v   | ModInv_x[99]   | DFF_X1   | 0.093 |   0.093 |   -0.035 | 
     | ModInv_g76598/A1    |  v   | ModInv_x[99]   | AOI22_X1 | 0.000 |   0.093 |   -0.035 | 
     | ModInv_g76598/ZN    |  ^   | ModInv_n_69995 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g76081/A1    |  ^   | ModInv_n_69995 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g76081/ZN    |  v   | ModInv_n_69226 | NAND2_X1 | 0.013 |   0.130 |    0.002 | 
     | ModInv_x_reg[99]/D  |  v   | ModInv_n_69226 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_x_reg[99]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 
Path 399: MET Hold Check with Pin ModInv_x_reg[1]/CK 
Endpoint:   ModInv_x_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_x_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                    |      |                |          |       |  Time   |   Time   | 
     |--------------------+------+----------------+----------+-------+---------+----------| 
     | clk                |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_x_reg[2]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_x_reg[2]/Q  |  v   | ModInv_x[2]    | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g76981/A1   |  v   | ModInv_x[2]    | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g76981/ZN   |  ^   | ModInv_n_70856 | AOI22_X1 | 0.024 |   0.115 |   -0.013 | 
     | ModInv_g75982/A2   |  ^   | ModInv_n_70856 | NAND2_X1 | 0.000 |   0.115 |   -0.013 | 
     | ModInv_g75982/ZN   |  v   | ModInv_n_69129 | NAND2_X1 | 0.014 |   0.130 |    0.002 | 
     | ModInv_x_reg[1]/D  |  v   | ModInv_n_69129 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                    |      |     |        |       |  Time   |   Time   | 
     |--------------------+------+-----+--------+-------+---------+----------| 
     | clk                |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_x_reg[1]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +-----------------------------------------------------------------------+ 
Path 400: MET Hold Check with Pin ModInv_u_reg[77]/CK 
Endpoint:   ModInv_u_reg[77]/D (v) checked with  leading edge of 'clk'
Beginpoint: ModInv_u_reg[77]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.130
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |      Net       |   Cell   | Delay | Arrival | Required | 
     |                     |      |                |          |       |  Time   |   Time   | 
     |---------------------+------+----------------+----------+-------+---------+----------| 
     | clk                 |  ^   | clk            |          |       |   0.000 |   -0.128 | 
     | ModInv_u_reg[77]/CK |  ^   | clk            | DFF_X1   | 0.000 |   0.000 |   -0.128 | 
     | ModInv_u_reg[77]/Q  |  v   | ModInv_u[77]   | DFF_X1   | 0.092 |   0.092 |   -0.036 | 
     | ModInv_g77364/A1    |  v   | ModInv_u[77]   | AOI22_X1 | 0.000 |   0.092 |   -0.036 | 
     | ModInv_g77364/ZN    |  ^   | ModInv_n_71187 | AOI22_X1 | 0.024 |   0.116 |   -0.012 | 
     | ModInv_g76843/A1    |  ^   | ModInv_n_71187 | NAND2_X1 | 0.000 |   0.116 |   -0.012 | 
     | ModInv_g76843/ZN    |  v   | ModInv_n_70444 | NAND2_X1 | 0.014 |   0.130 |    0.002 | 
     | ModInv_u_reg[77]/D  |  v   | ModInv_n_70444 | DFF_X1   | 0.000 |   0.130 |    0.002 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                     |      |     |        |       |  Time   |   Time   | 
     |---------------------+------+-----+--------+-------+---------+----------| 
     | clk                 |  ^   | clk |        |       |   0.000 |    0.128 | 
     | ModInv_u_reg[77]/CK |  ^   | clk | DFF_X1 | 0.000 |   0.000 |    0.128 | 
     +------------------------------------------------------------------------+ 

