-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "09/05/2019 03:25:04"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	fpgabrain IS
    PORT (
	CLK : IN std_logic;
	VGA_HS : BUFFER std_logic;
	VGA_VS : BUFFER std_logic;
	VGA_R : BUFFER std_logic;
	VGA_G : BUFFER std_logic;
	VGA_B : BUFFER std_logic;
	CLK_OUT : BUFFER std_logic;
	CKE : BUFFER std_logic;
	RA : BUFFER std_logic_vector(12 DOWNTO 0);
	DQ : BUFFER std_logic_vector(15 DOWNTO 0);
	UMQM : BUFFER std_logic;
	LDQM : BUFFER std_logic;
	CS : BUFFER std_logic;
	RAS : BUFFER std_logic;
	CAS : BUFFER std_logic;
	WE : BUFFER std_logic;
	BA : BUFFER std_logic_vector(1 DOWNTO 0);
	o_scl : BUFFER std_logic;
	io_sda : BUFFER std_logic
	);
END fpgabrain;

-- Design Ports Information
-- VGA_HS	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK_OUT	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CKE	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[0]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[1]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[2]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[3]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[4]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[5]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[6]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[7]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[8]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[9]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[10]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[11]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RA[12]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- UMQM	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LDQM	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAS	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CAS	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WE	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BA[0]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BA[1]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_scl	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[0]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[1]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[2]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[3]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[4]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[5]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[6]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[7]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[8]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[9]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[10]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[11]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[12]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[13]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[14]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DQ[15]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- io_sda	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF fpgabrain IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_R : std_logic;
SIGNAL ww_VGA_G : std_logic;
SIGNAL ww_VGA_B : std_logic;
SIGNAL ww_CLK_OUT : std_logic;
SIGNAL ww_CKE : std_logic;
SIGNAL ww_RA : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DQ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_UMQM : std_logic;
SIGNAL ww_LDQM : std_logic;
SIGNAL ww_CS : std_logic;
SIGNAL ww_RAS : std_logic;
SIGNAL ww_CAS : std_logic;
SIGNAL ww_WE : std_logic;
SIGNAL ww_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_o_scl : std_logic;
SIGNAL ww_io_sda : std_logic;
SIGNAL \c1|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c1|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \DQ[0]~input_o\ : std_logic;
SIGNAL \DQ[1]~input_o\ : std_logic;
SIGNAL \DQ[2]~input_o\ : std_logic;
SIGNAL \DQ[3]~input_o\ : std_logic;
SIGNAL \DQ[4]~input_o\ : std_logic;
SIGNAL \DQ[5]~input_o\ : std_logic;
SIGNAL \DQ[6]~input_o\ : std_logic;
SIGNAL \DQ[7]~input_o\ : std_logic;
SIGNAL \DQ[8]~input_o\ : std_logic;
SIGNAL \DQ[9]~input_o\ : std_logic;
SIGNAL \DQ[10]~input_o\ : std_logic;
SIGNAL \DQ[11]~input_o\ : std_logic;
SIGNAL \DQ[12]~input_o\ : std_logic;
SIGNAL \DQ[13]~input_o\ : std_logic;
SIGNAL \DQ[14]~input_o\ : std_logic;
SIGNAL \DQ[15]~input_o\ : std_logic;
SIGNAL \io_sda~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \c1|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \c3|adjMatField~0_combout\ : std_logic;
SIGNAL \c3|adjMatField~q\ : std_logic;
SIGNAL \c3|CMD[0]~0_combout\ : std_logic;
SIGNAL \c3|currLinksArrayId~4_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight~44_combout\ : std_logic;
SIGNAL \c3|currAdjNeuronData[0]~2_combout\ : std_logic;
SIGNAL \c3|currAdjNeuronData[2]~3_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight~45_combout\ : std_logic;
SIGNAL \c3|currWord~2_combout\ : std_logic;
SIGNAL \c3|currWord~q\ : std_logic;
SIGNAL \c3|ram_data_save~11_combout\ : std_logic;
SIGNAL \c3|currAdjNeuronData[0]~0_combout\ : std_logic;
SIGNAL \c3|currAdjNeuronData[1]~1_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight~43_combout\ : std_logic;
SIGNAL \c3|currLinksArrayId[4]~1_combout\ : std_logic;
SIGNAL \c3|currLinksArrayId[4]~0_combout\ : std_logic;
SIGNAL \c3|currLinksArrayId[4]~2_combout\ : std_logic;
SIGNAL \c3|currLinksArrayId~3_combout\ : std_logic;
SIGNAL \c3|currLinksArrayId~5_combout\ : std_logic;
SIGNAL \c3|Add2~0_combout\ : std_logic;
SIGNAL \c3|linksWeightArray~256_combout\ : std_logic;
SIGNAL \c3|adjNeuronParentId1D~0_combout\ : std_logic;
SIGNAL \c3|ram_data_save[0]~12_combout\ : std_logic;
SIGNAL \c3|ram_data_save[0]~13_combout\ : std_logic;
SIGNAL \c3|ram_data_save[0]~14_combout\ : std_logic;
SIGNAL \c3|ram_data_save[0]~22_combout\ : std_logic;
SIGNAL \c2|DQ[0]~reg0feeder_combout\ : std_logic;
SIGNAL \c2|n_s[0]~24_combout\ : std_logic;
SIGNAL \c2|Equal13~0_combout\ : std_logic;
SIGNAL \c2|LDQM~7_combout\ : std_logic;
SIGNAL \c2|CMD~9_combout\ : std_logic;
SIGNAL \c2|CMD~10_combout\ : std_logic;
SIGNAL \c2|CMD~11_combout\ : std_logic;
SIGNAL \c2|Equal6~0_combout\ : std_logic;
SIGNAL \c2|CMD~12_combout\ : std_logic;
SIGNAL \c2|CMD~13_combout\ : std_logic;
SIGNAL \c2|CMD~14_combout\ : std_logic;
SIGNAL \c3|ram_data_save_do~0_combout\ : std_logic;
SIGNAL \c3|ram_data_save_do~q\ : std_logic;
SIGNAL \c2|CMD[0]~23_combout\ : std_logic;
SIGNAL \c2|CMD[1]~35_combout\ : std_logic;
SIGNAL \c2|CMD[1]~36_combout\ : std_logic;
SIGNAL \c2|n_s[3]~22_combout\ : std_logic;
SIGNAL \c2|CMD~15_combout\ : std_logic;
SIGNAL \c2|CMD~16_combout\ : std_logic;
SIGNAL \c2|CMD~17_combout\ : std_logic;
SIGNAL \c2|Equal7~0_combout\ : std_logic;
SIGNAL \c2|Equal7~1_combout\ : std_logic;
SIGNAL \c2|n_s[3]~28_combout\ : std_logic;
SIGNAL \c2|n_s[3]~29_combout\ : std_logic;
SIGNAL \c2|n_s[3]~30_combout\ : std_logic;
SIGNAL \c2|n_s[3]~31_combout\ : std_logic;
SIGNAL \c2|n_s[3]~57\ : std_logic;
SIGNAL \c2|n_s[4]~58_combout\ : std_logic;
SIGNAL \c2|n_s[3]~21_combout\ : std_logic;
SIGNAL \c2|n_s[3]~81_combout\ : std_logic;
SIGNAL \c2|n_s[3]~52_combout\ : std_logic;
SIGNAL \c2|n_s[3]~80_combout\ : std_logic;
SIGNAL \c2|Equal1~4_combout\ : std_logic;
SIGNAL \c2|n_s[3]~23_combout\ : std_logic;
SIGNAL \c2|n_s[3]~43_combout\ : std_logic;
SIGNAL \c2|n_s[3]~44_combout\ : std_logic;
SIGNAL \c2|n_s[3]~47_combout\ : std_logic;
SIGNAL \c2|n_s[3]~48_combout\ : std_logic;
SIGNAL \c2|n_s[3]~49_combout\ : std_logic;
SIGNAL \c2|n_s[3]~50_combout\ : std_logic;
SIGNAL \c2|n_s[3]~45_combout\ : std_logic;
SIGNAL \c2|n_s[3]~46_combout\ : std_logic;
SIGNAL \c2|n_s[3]~51_combout\ : std_logic;
SIGNAL \c2|n_s[3]~53_combout\ : std_logic;
SIGNAL \c2|n_s[4]~59\ : std_logic;
SIGNAL \c2|n_s[5]~60_combout\ : std_logic;
SIGNAL \c2|n_s[5]~61\ : std_logic;
SIGNAL \c2|n_s[6]~62_combout\ : std_logic;
SIGNAL \c2|n_s[6]~63\ : std_logic;
SIGNAL \c2|n_s[7]~64_combout\ : std_logic;
SIGNAL \c2|n_s[7]~65\ : std_logic;
SIGNAL \c2|n_s[8]~66_combout\ : std_logic;
SIGNAL \c2|n_s[8]~67\ : std_logic;
SIGNAL \c2|n_s[9]~68_combout\ : std_logic;
SIGNAL \c2|n_s[9]~69\ : std_logic;
SIGNAL \c2|n_s[10]~70_combout\ : std_logic;
SIGNAL \c2|n_s[10]~71\ : std_logic;
SIGNAL \c2|n_s[11]~72_combout\ : std_logic;
SIGNAL \c2|n_s[11]~73\ : std_logic;
SIGNAL \c2|n_s[12]~74_combout\ : std_logic;
SIGNAL \c2|n_s[12]~75\ : std_logic;
SIGNAL \c2|n_s[13]~76_combout\ : std_logic;
SIGNAL \c2|n_s[13]~77\ : std_logic;
SIGNAL \c2|n_s[14]~78_combout\ : std_logic;
SIGNAL \c2|Equal1~2_combout\ : std_logic;
SIGNAL \c2|Equal1~1_combout\ : std_logic;
SIGNAL \c2|Equal1~0_combout\ : std_logic;
SIGNAL \c2|Equal1~3_combout\ : std_logic;
SIGNAL \c2|LessThan3~0_combout\ : std_logic;
SIGNAL \c2|n_s[3]~32_combout\ : std_logic;
SIGNAL \c2|n_s[3]~33_combout\ : std_logic;
SIGNAL \c2|n_s[3]~34_combout\ : std_logic;
SIGNAL \c2|n_s[3]~35_combout\ : std_logic;
SIGNAL \c2|n_s[3]~36_combout\ : std_logic;
SIGNAL \c2|n_s[3]~37_combout\ : std_logic;
SIGNAL \c2|n_s[3]~38_combout\ : std_logic;
SIGNAL \c2|n_s[3]~39_combout\ : std_logic;
SIGNAL \c2|n_s[3]~82_combout\ : std_logic;
SIGNAL \c2|n_s[3]~83_combout\ : std_logic;
SIGNAL \c2|n_s[3]~40_combout\ : std_logic;
SIGNAL \c2|n_s[3]~41_combout\ : std_logic;
SIGNAL \c2|n_s[3]~42_combout\ : std_logic;
SIGNAL \c2|n_s[0]~25\ : std_logic;
SIGNAL \c2|n_s[1]~26_combout\ : std_logic;
SIGNAL \c2|n_s[1]~27\ : std_logic;
SIGNAL \c2|n_s[2]~54_combout\ : std_logic;
SIGNAL \c2|n_s[2]~55\ : std_logic;
SIGNAL \c2|n_s[3]~56_combout\ : std_logic;
SIGNAL \c2|LessThan4~2_combout\ : std_logic;
SIGNAL \c2|WE~2_combout\ : std_logic;
SIGNAL \c2|n_sb[3]~0_combout\ : std_logic;
SIGNAL \c2|Equal3~4_combout\ : std_logic;
SIGNAL \c2|Equal3~5_combout\ : std_logic;
SIGNAL \c2|n_sb[0]~1_combout\ : std_logic;
SIGNAL \c2|n_sb[3]~2_combout\ : std_logic;
SIGNAL \c2|n_sb[1]~3_combout\ : std_logic;
SIGNAL \c2|n_sb[2]~4_combout\ : std_logic;
SIGNAL \c2|LessThan2~0_combout\ : std_logic;
SIGNAL \c2|RA~9_combout\ : std_logic;
SIGNAL \c2|CMD[1]~29_combout\ : std_logic;
SIGNAL \c2|WE~3_combout\ : std_logic;
SIGNAL \c2|CMD[1]~25_combout\ : std_logic;
SIGNAL \c2|RAS~13_combout\ : std_logic;
SIGNAL \c2|CMD[1]~40_combout\ : std_logic;
SIGNAL \c2|CMD[1]~8_combout\ : std_logic;
SIGNAL \c2|Equal8~0_combout\ : std_logic;
SIGNAL \c2|CMD[1]~26_combout\ : std_logic;
SIGNAL \c2|CMD[1]~27_combout\ : std_logic;
SIGNAL \c2|CMD[1]~30_combout\ : std_logic;
SIGNAL \c2|CMD[1]~31_combout\ : std_logic;
SIGNAL \c2|CMD[1]~32_combout\ : std_logic;
SIGNAL \c2|CMD[1]~24_combout\ : std_logic;
SIGNAL \c2|CMD[1]~28_combout\ : std_logic;
SIGNAL \c2|CMD[1]~33_combout\ : std_logic;
SIGNAL \c2|CMD[0]~22_combout\ : std_logic;
SIGNAL \c2|CMD[0]~34_combout\ : std_logic;
SIGNAL \c2|CMD~18_combout\ : std_logic;
SIGNAL \c2|CMD~37_combout\ : std_logic;
SIGNAL \c2|CMD~41_combout\ : std_logic;
SIGNAL \c2|CMD~42_combout\ : std_logic;
SIGNAL \c2|CMD~19_combout\ : std_logic;
SIGNAL \c2|CMD~38_combout\ : std_logic;
SIGNAL \c2|CMD~39_combout\ : std_logic;
SIGNAL \c2|CMD~20_combout\ : std_logic;
SIGNAL \c2|CMD~21_combout\ : std_logic;
SIGNAL \c2|Equal9~0_combout\ : std_logic;
SIGNAL \c2|Equal15~0_combout\ : std_logic;
SIGNAL \c2|Equal15~1_combout\ : std_logic;
SIGNAL \c2|Equal11~0_combout\ : std_logic;
SIGNAL \c2|DQ[15]~33_combout\ : std_logic;
SIGNAL \c2|DQ[15]~34_combout\ : std_logic;
SIGNAL \c2|DQ[15]~35_combout\ : std_logic;
SIGNAL \c2|DQ[15]~36_combout\ : std_logic;
SIGNAL \c2|DQ[0]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[0]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[0]~en_q\ : std_logic;
SIGNAL \c3|ram_data_save[1]~15_combout\ : std_logic;
SIGNAL \c3|linksWeightArray~257_combout\ : std_logic;
SIGNAL \c3|Add2~1_combout\ : std_logic;
SIGNAL \c3|ram_data_save[1]~16_combout\ : std_logic;
SIGNAL \c3|ram_data_save[1]~23_combout\ : std_logic;
SIGNAL \c2|DQ[1]~reg0feeder_combout\ : std_logic;
SIGNAL \c2|DQ[1]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[1]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[1]~en_q\ : std_logic;
SIGNAL \c3|ram_data_save[2]~17_combout\ : std_logic;
SIGNAL \c3|ram_data_save[2]~10_combout\ : std_logic;
SIGNAL \c3|ram_data_save[2]~18_combout\ : std_logic;
SIGNAL \c2|DQ[2]~reg0feeder_combout\ : std_logic;
SIGNAL \c2|DQ[2]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[2]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[2]~en_q\ : std_logic;
SIGNAL \c2|DQ[3]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[3]~en_q\ : std_logic;
SIGNAL \c3|ram_data_save~19_combout\ : std_logic;
SIGNAL \c3|ram_data_save~24_combout\ : std_logic;
SIGNAL \c2|DQ[4]~reg0feeder_combout\ : std_logic;
SIGNAL \c2|DQ[4]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[4]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[4]~en_q\ : std_logic;
SIGNAL \c3|ram_data_save~25_combout\ : std_logic;
SIGNAL \c2|DQ[5]~reg0feeder_combout\ : std_logic;
SIGNAL \c2|DQ[5]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[5]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[5]~en_q\ : std_logic;
SIGNAL \c2|DQ[6]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[6]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[6]~en_q\ : std_logic;
SIGNAL \c2|DQ[7]~en_q\ : std_logic;
SIGNAL \c2|DQ[8]~reg0feeder_combout\ : std_logic;
SIGNAL \c2|DQ[8]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[8]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[8]~en_q\ : std_logic;
SIGNAL \c2|DQ[9]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[9]~en_q\ : std_logic;
SIGNAL \c2|DQ[10]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[10]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[10]~en_q\ : std_logic;
SIGNAL \c3|ram_data_save[11]~feeder_combout\ : std_logic;
SIGNAL \c2|DQ[11]~reg0feeder_combout\ : std_logic;
SIGNAL \c2|DQ[11]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[11]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[11]~en_q\ : std_logic;
SIGNAL \c3|linksWeightArray~258_combout\ : std_logic;
SIGNAL \c3|ram_data_save~20_combout\ : std_logic;
SIGNAL \c2|DQ[12]~reg0feeder_combout\ : std_logic;
SIGNAL \c2|DQ[12]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[12]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[12]~en_q\ : std_logic;
SIGNAL \c2|DQ[13]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[13]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[13]~en_q\ : std_logic;
SIGNAL \c2|DQ[14]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[14]~en_q\ : std_logic;
SIGNAL \c3|ram_data_save~21_combout\ : std_logic;
SIGNAL \c2|DQ[15]~reg0feeder_combout\ : std_logic;
SIGNAL \c2|DQ[15]~reg0_q\ : std_logic;
SIGNAL \c2|DQ[15]~enfeeder_combout\ : std_logic;
SIGNAL \c2|DQ[15]~en_q\ : std_logic;
SIGNAL \c3|Add25~0_combout\ : std_logic;
SIGNAL \c3|Add25~23_combout\ : std_logic;
SIGNAL \c3|Add25~1\ : std_logic;
SIGNAL \c3|Add25~2_combout\ : std_logic;
SIGNAL \c3|Add25~21_combout\ : std_logic;
SIGNAL \c3|Add25~3\ : std_logic;
SIGNAL \c3|Add25~4_combout\ : std_logic;
SIGNAL \c3|Add25~20_combout\ : std_logic;
SIGNAL \c3|Add25~5\ : std_logic;
SIGNAL \c3|Add25~6_combout\ : std_logic;
SIGNAL \c3|Add25~22_combout\ : std_logic;
SIGNAL \c3|Add25~7\ : std_logic;
SIGNAL \c3|Add25~8_combout\ : std_logic;
SIGNAL \c3|i2CburstCounter[4]~7_combout\ : std_logic;
SIGNAL \c3|LessThan10~0_combout\ : std_logic;
SIGNAL \c3|Add25~9\ : std_logic;
SIGNAL \c3|Add25~10_combout\ : std_logic;
SIGNAL \c3|i2CburstCounter[5]~9_combout\ : std_logic;
SIGNAL \c3|LessThan9~3_combout\ : std_logic;
SIGNAL \c3|Add25~11\ : std_logic;
SIGNAL \c3|Add25~13\ : std_logic;
SIGNAL \c3|Add25~14_combout\ : std_logic;
SIGNAL \c3|i2CburstCounter[7]~6_combout\ : std_logic;
SIGNAL \c3|Add25~15\ : std_logic;
SIGNAL \c3|Add25~16_combout\ : std_logic;
SIGNAL \c3|i2CburstCounter[8]~5_combout\ : std_logic;
SIGNAL \c3|Add25~17\ : std_logic;
SIGNAL \c3|Add25~18_combout\ : std_logic;
SIGNAL \c3|i2CburstCounter[9]~4_combout\ : std_logic;
SIGNAL \c3|LessThan9~2_combout\ : std_logic;
SIGNAL \c3|LessThan10~1_combout\ : std_logic;
SIGNAL \c3|Add21~0_combout\ : std_logic;
SIGNAL \c3|Add21~7\ : std_logic;
SIGNAL \c3|Add21~8_combout\ : std_logic;
SIGNAL \c3|Add21~9\ : std_logic;
SIGNAL \c3|Add21~10_combout\ : std_logic;
SIGNAL \c3|Add21~11\ : std_logic;
SIGNAL \c3|Add21~12_combout\ : std_logic;
SIGNAL \c3|i2CclockCounter~4_combout\ : std_logic;
SIGNAL \c3|Equal16~2_combout\ : std_logic;
SIGNAL \c3|Add21~13\ : std_logic;
SIGNAL \c3|Add21~14_combout\ : std_logic;
SIGNAL \c3|Add21~15\ : std_logic;
SIGNAL \c3|Add21~16_combout\ : std_logic;
SIGNAL \c3|i2CclockCounter~3_combout\ : std_logic;
SIGNAL \c3|Add21~17\ : std_logic;
SIGNAL \c3|Add21~18_combout\ : std_logic;
SIGNAL \c3|i2CclockCounter~2_combout\ : std_logic;
SIGNAL \c3|Add21~19\ : std_logic;
SIGNAL \c3|Add21~20_combout\ : std_logic;
SIGNAL \c3|i2CclockCounter~6_combout\ : std_logic;
SIGNAL \c3|Add21~21\ : std_logic;
SIGNAL \c3|Add21~22_combout\ : std_logic;
SIGNAL \c3|i2CclockCounter~1_combout\ : std_logic;
SIGNAL \c3|Add21~23\ : std_logic;
SIGNAL \c3|Add21~24_combout\ : std_logic;
SIGNAL \c3|i2CclockCounter~0_combout\ : std_logic;
SIGNAL \c3|Add21~25\ : std_logic;
SIGNAL \c3|Add21~26_combout\ : std_logic;
SIGNAL \c3|Add21~27\ : std_logic;
SIGNAL \c3|Add21~28_combout\ : std_logic;
SIGNAL \c3|Add21~29\ : std_logic;
SIGNAL \c3|Add21~30_combout\ : std_logic;
SIGNAL \c3|Equal16~0_combout\ : std_logic;
SIGNAL \c3|Equal16~1_combout\ : std_logic;
SIGNAL \c3|Equal16~3_combout\ : std_logic;
SIGNAL \c3|Equal16~4_combout\ : std_logic;
SIGNAL \c3|i2CclockCounter~5_combout\ : std_logic;
SIGNAL \c3|Add21~1\ : std_logic;
SIGNAL \c3|Add21~2_combout\ : std_logic;
SIGNAL \c3|Add21~3\ : std_logic;
SIGNAL \c3|Add21~4_combout\ : std_logic;
SIGNAL \c3|Add21~5\ : std_logic;
SIGNAL \c3|Add21~6_combout\ : std_logic;
SIGNAL \c3|Equal17~0_combout\ : std_logic;
SIGNAL \c3|i2CclockState~0_combout\ : std_logic;
SIGNAL \c3|i2CclockState~q\ : std_logic;
SIGNAL \c3|Equal20~0_combout\ : std_logic;
SIGNAL \c3|Equal20~1_combout\ : std_logic;
SIGNAL \c3|LessThan8~1_combout\ : std_logic;
SIGNAL \c3|LessThan8~2_combout\ : std_logic;
SIGNAL \c3|LessThan8~0_combout\ : std_logic;
SIGNAL \c3|LessThan9~4_combout\ : std_logic;
SIGNAL \c3|i2CburstCounter[9]~1_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[0]~19_combout\ : std_logic;
SIGNAL \c3|LessThan13~0_combout\ : std_logic;
SIGNAL \c3|LessThan13~2_combout\ : std_logic;
SIGNAL \c3|LessThan13~3_combout\ : std_logic;
SIGNAL \c3|LessThan13~4_combout\ : std_logic;
SIGNAL \c3|Equal21~0_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[16]~17_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[16]~18_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[16]~39_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[0]~20\ : std_logic;
SIGNAL \c3|repeatReadCount[1]~21_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[1]~22\ : std_logic;
SIGNAL \c3|repeatReadCount[2]~23_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[2]~24\ : std_logic;
SIGNAL \c3|repeatReadCount[3]~25_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[3]~26\ : std_logic;
SIGNAL \c3|repeatReadCount[4]~27_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[4]~28\ : std_logic;
SIGNAL \c3|repeatReadCount[5]~29_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[5]~30\ : std_logic;
SIGNAL \c3|repeatReadCount[6]~31_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[6]~32\ : std_logic;
SIGNAL \c3|repeatReadCount[7]~33_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[7]~34\ : std_logic;
SIGNAL \c3|repeatReadCount[8]~35_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[8]~36\ : std_logic;
SIGNAL \c3|repeatReadCount[9]~37_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[9]~38\ : std_logic;
SIGNAL \c3|repeatReadCount[10]~40_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[10]~41\ : std_logic;
SIGNAL \c3|repeatReadCount[11]~42_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[11]~43\ : std_logic;
SIGNAL \c3|repeatReadCount[12]~44_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[12]~45\ : std_logic;
SIGNAL \c3|repeatReadCount[13]~46_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[13]~47\ : std_logic;
SIGNAL \c3|repeatReadCount[14]~48_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[14]~49\ : std_logic;
SIGNAL \c3|repeatReadCount[15]~50_combout\ : std_logic;
SIGNAL \c3|repeatReadCount[15]~51\ : std_logic;
SIGNAL \c3|repeatReadCount[16]~52_combout\ : std_logic;
SIGNAL \c3|LessThan13~1_combout\ : std_logic;
SIGNAL \c3|i2CburstCounter[9]~0_combout\ : std_logic;
SIGNAL \c3|i2CburstCounter[9]~2_combout\ : std_logic;
SIGNAL \c3|i2CburstCounter[9]~3_combout\ : std_logic;
SIGNAL \c3|Add25~12_combout\ : std_logic;
SIGNAL \c3|i2CburstCounter[6]~8_combout\ : std_logic;
SIGNAL \c3|io_sda~11_combout\ : std_logic;
SIGNAL \c3|LessThan9~5_combout\ : std_logic;
SIGNAL \c3|i2CbitCount[0]~4_combout\ : std_logic;
SIGNAL \c3|Equal19~0_combout\ : std_logic;
SIGNAL \c3|Equal19~1_combout\ : std_logic;
SIGNAL \c3|i2CbitCount[0]~5_combout\ : std_logic;
SIGNAL \c3|i2CbitCount[1]~7_combout\ : std_logic;
SIGNAL \c3|Add22~0_combout\ : std_logic;
SIGNAL \c3|i2CbitCount[2]~8_combout\ : std_logic;
SIGNAL \c3|i2CbitCount[2]~0_combout\ : std_logic;
SIGNAL \c3|Equal18~2_combout\ : std_logic;
SIGNAL \c3|io_sda~3_combout\ : std_logic;
SIGNAL \c3|Equal20~2_combout\ : std_logic;
SIGNAL \c3|Equal20~3_combout\ : std_logic;
SIGNAL \c3|i2CbitCount[2]~1_combout\ : std_logic;
SIGNAL \c3|i2CbitCount[2]~2_combout\ : std_logic;
SIGNAL \c3|i2CbitCount[2]~3_combout\ : std_logic;
SIGNAL \c3|i2CbitCount[0]~6_combout\ : std_logic;
SIGNAL \c3|io_sda~4_combout\ : std_logic;
SIGNAL \c3|io_sda~5_combout\ : std_logic;
SIGNAL \c3|io_sda~6_combout\ : std_logic;
SIGNAL \c3|Equal18~0_combout\ : std_logic;
SIGNAL \c3|Equal18~1_combout\ : std_logic;
SIGNAL \c3|o_scl~1_combout\ : std_logic;
SIGNAL \c3|io_sda~7_combout\ : std_logic;
SIGNAL \c3|io_sda~8_combout\ : std_logic;
SIGNAL \c3|io_sda~reg0_q\ : std_logic;
SIGNAL \c3|io_sda~9_combout\ : std_logic;
SIGNAL \c3|io_sda~10_combout\ : std_logic;
SIGNAL \c3|io_sda~en_q\ : std_logic;
SIGNAL \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \c4|C1|HPOS[0]~11_combout\ : std_logic;
SIGNAL \c4|C1|HPOS[6]~24\ : std_logic;
SIGNAL \c4|C1|HPOS[7]~25_combout\ : std_logic;
SIGNAL \c4|C1|HPOS[7]~26\ : std_logic;
SIGNAL \c4|C1|HPOS[8]~27_combout\ : std_logic;
SIGNAL \c4|C1|HPOS[8]~28\ : std_logic;
SIGNAL \c4|C1|HPOS[9]~29_combout\ : std_logic;
SIGNAL \c4|C1|HPOS[9]~30\ : std_logic;
SIGNAL \c4|C1|HPOS[10]~31_combout\ : std_logic;
SIGNAL \c4|C1|LessThan4~0_combout\ : std_logic;
SIGNAL \c4|C1|LessThan4~1_combout\ : std_logic;
SIGNAL \c4|C1|HPOS[0]~12\ : std_logic;
SIGNAL \c4|C1|HPOS[1]~13_combout\ : std_logic;
SIGNAL \c4|C1|HPOS[1]~14\ : std_logic;
SIGNAL \c4|C1|HPOS[2]~15_combout\ : std_logic;
SIGNAL \c4|C1|HPOS[2]~16\ : std_logic;
SIGNAL \c4|C1|HPOS[3]~17_combout\ : std_logic;
SIGNAL \c4|C1|HPOS[3]~18\ : std_logic;
SIGNAL \c4|C1|HPOS[4]~19_combout\ : std_logic;
SIGNAL \c4|C1|HPOS[4]~20\ : std_logic;
SIGNAL \c4|C1|HPOS[5]~21_combout\ : std_logic;
SIGNAL \c4|C1|HPOS[5]~22\ : std_logic;
SIGNAL \c4|C1|HPOS[6]~23_combout\ : std_logic;
SIGNAL \c4|C1|LessThan6~0_combout\ : std_logic;
SIGNAL \c4|C1|process_0~1_combout\ : std_logic;
SIGNAL \c4|C1|process_0~0_combout\ : std_logic;
SIGNAL \c4|C1|process_0~2_combout\ : std_logic;
SIGNAL \c4|C1|HSYNC~q\ : std_logic;
SIGNAL \c4|C1|VPOS[0]~10_combout\ : std_logic;
SIGNAL \c4|C1|VPOS[1]~13\ : std_logic;
SIGNAL \c4|C1|VPOS[2]~14_combout\ : std_logic;
SIGNAL \c4|C1|VPOS[2]~15\ : std_logic;
SIGNAL \c4|C1|VPOS[3]~16_combout\ : std_logic;
SIGNAL \c4|C1|VPOS[3]~17\ : std_logic;
SIGNAL \c4|C1|VPOS[4]~18_combout\ : std_logic;
SIGNAL \c4|C1|VPOS[4]~19\ : std_logic;
SIGNAL \c4|C1|VPOS[5]~20_combout\ : std_logic;
SIGNAL \c4|C1|VPOS[5]~21\ : std_logic;
SIGNAL \c4|C1|VPOS[6]~22_combout\ : std_logic;
SIGNAL \c4|C1|VPOS[6]~23\ : std_logic;
SIGNAL \c4|C1|VPOS[7]~24_combout\ : std_logic;
SIGNAL \c4|C1|LessThan5~0_combout\ : std_logic;
SIGNAL \c4|C1|VPOS[7]~25\ : std_logic;
SIGNAL \c4|C1|VPOS[8]~26_combout\ : std_logic;
SIGNAL \c4|C1|VPOS[8]~27\ : std_logic;
SIGNAL \c4|C1|VPOS[9]~28_combout\ : std_logic;
SIGNAL \c4|C1|LessThan9~0_combout\ : std_logic;
SIGNAL \c4|C1|LessThan5~1_combout\ : std_logic;
SIGNAL \c4|C1|VPOS[0]~11\ : std_logic;
SIGNAL \c4|C1|VPOS[1]~12_combout\ : std_logic;
SIGNAL \c4|C1|process_0~3_combout\ : std_logic;
SIGNAL \c4|C1|process_0~4_combout\ : std_logic;
SIGNAL \c4|C1|process_0~5_combout\ : std_logic;
SIGNAL \c4|C1|process_0~6_combout\ : std_logic;
SIGNAL \c4|C1|VSYNC~q\ : std_logic;
SIGNAL \c4|C1|R~4_combout\ : std_logic;
SIGNAL \c4|C1|R~5_combout\ : std_logic;
SIGNAL \c4|C1|R~3_combout\ : std_logic;
SIGNAL \c4|C1|R~6_combout\ : std_logic;
SIGNAL \c4|C1|R~0_combout\ : std_logic;
SIGNAL \c4|C1|R~1_combout\ : std_logic;
SIGNAL \c4|C1|R~2_combout\ : std_logic;
SIGNAL \c3|compMulv1[13]~0_combout\ : std_logic;
SIGNAL \c3|doOperCycles[1]~0_combout\ : std_logic;
SIGNAL \c3|doOperCycles[1]~1_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[3]~5_combout\ : std_logic;
SIGNAL \c3|currentOperCycles~6_combout\ : std_logic;
SIGNAL \c3|Add0~1\ : std_logic;
SIGNAL \c3|Add0~2_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[1]~13_combout\ : std_logic;
SIGNAL \c3|Add0~3\ : std_logic;
SIGNAL \c3|Add0~4_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[2]~14_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[2]~15_combout\ : std_logic;
SIGNAL \c3|LessThan0~1_combout\ : std_logic;
SIGNAL \c3|Add0~5\ : std_logic;
SIGNAL \c3|Add0~6_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[3]~11_combout\ : std_logic;
SIGNAL \c3|Add0~7\ : std_logic;
SIGNAL \c3|Add0~8_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[4]~12_combout\ : std_logic;
SIGNAL \c3|Add0~9\ : std_logic;
SIGNAL \c3|Add0~10_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[5]~7_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[5]~8_combout\ : std_logic;
SIGNAL \c3|LessThan0~0_combout\ : std_logic;
SIGNAL \c3|LessThan0~2_combout\ : std_logic;
SIGNAL \c3|Equal9~0_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[6]~0_combout\ : std_logic;
SIGNAL \c3|Add0~0_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[0]~4_combout\ : std_logic;
SIGNAL \c3|inferenceMulOK~0_combout\ : std_logic;
SIGNAL \c3|inferenceMulOK~1_combout\ : std_logic;
SIGNAL \c3|inferenceMulOK~q\ : std_logic;
SIGNAL \c3|currentOperCycles[3]~1_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[6]~2_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[3]~3_combout\ : std_logic;
SIGNAL \c3|Add0~11\ : std_logic;
SIGNAL \c3|Add0~12_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[6]~9_combout\ : std_logic;
SIGNAL \c3|currentOperCycles[6]~10_combout\ : std_logic;
SIGNAL \c3|Equal8~0_combout\ : std_logic;
SIGNAL \c3|Equal8~1_combout\ : std_logic;
SIGNAL \c3|currNeuronsLayerArraySubId~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][13]~0_combout\ : std_logic;
SIGNAL \c3|currNeuronsLayerArraySubId~q\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight~46_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \c3|Add2~2_combout\ : std_logic;
SIGNAL \c3|Add2~3_combout\ : std_logic;
SIGNAL \c3|Add2~3_wirecell_combout\ : std_logic;
SIGNAL \c3|Add2~6_combout\ : std_logic;
SIGNAL \c3|Add2~4_combout\ : std_logic;
SIGNAL \c3|Add2~5_combout\ : std_logic;
SIGNAL \c3|Add13~0_combout\ : std_logic;
SIGNAL \c3|Add13~0_wirecell_combout\ : std_logic;
SIGNAL \c3|currGeomNeuronId[0]~_wirecell_combout\ : std_logic;
SIGNAL \c3|compAddv0[30]~32_combout\ : std_logic;
SIGNAL \c3|currGeomNeuronId[0]~2_combout\ : std_logic;
SIGNAL \c3|currGeomNeuronId[2]~4_combout\ : std_logic;
SIGNAL \c3|currGeomNeuronId~3_combout\ : std_logic;
SIGNAL \c3|currNeuronsLayerArrayId~0_combout\ : std_logic;
SIGNAL \c3|currNeuronsLayerArrayId[1]~4_combout\ : std_logic;
SIGNAL \c3|currNeuronsLayerArrayId[1]~1_combout\ : std_logic;
SIGNAL \c3|currNeuronsLayerArrayId[0]~2_combout\ : std_logic;
SIGNAL \c3|currNeuronsLayerArrayId[0]~3_combout\ : std_logic;
SIGNAL \c3|Add14~0_combout\ : std_logic;
SIGNAL \c3|Add14~1\ : std_logic;
SIGNAL \c3|Add14~2_combout\ : std_logic;
SIGNAL \c3|Add13~1_combout\ : std_logic;
SIGNAL \c3|Add14~3\ : std_logic;
SIGNAL \c3|Add14~4_combout\ : std_logic;
SIGNAL \c3|Add13~2_combout\ : std_logic;
SIGNAL \c3|Add14~5\ : std_logic;
SIGNAL \c3|Add14~6_combout\ : std_logic;
SIGNAL \c3|Add14~7\ : std_logic;
SIGNAL \c3|Add14~8_combout\ : std_logic;
SIGNAL \c3|linksWeightArray~259_combout\ : std_logic;
SIGNAL \c3|linksWeightArray~260_combout\ : std_logic;
SIGNAL \c3|linksWeightArray~261_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[0]~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][31]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][30]~2_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][30]~3_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][31]~q\ : std_logic;
SIGNAL \c3|compAddv0[31]~8_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][30]~8_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][31]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][30]~7_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][31]~q\ : std_logic;
SIGNAL \c3|Mux38~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][31]~feeder_combout\ : std_logic;
SIGNAL \c3|Add18~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][30]~9_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][31]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][30]~5_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][30]~6_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][31]~q\ : std_logic;
SIGNAL \c3|Mux38~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][30]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][30]~q\ : std_logic;
SIGNAL \c3|compMulv0[30]~7_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][30]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][30]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][30]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][30]~q\ : std_logic;
SIGNAL \c3|Mux7~0_combout\ : std_logic;
SIGNAL \c3|Mux7~1_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][28]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][30]~4_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][28]~q\ : std_logic;
SIGNAL \c3|compAddv0[28]~2_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][28]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][28]~q\ : std_logic;
SIGNAL \c3|Mux41~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][28]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][28]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][28]~q\ : std_logic;
SIGNAL \c3|Mux41~1_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][27]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][27]~q\ : std_logic;
SIGNAL \c3|compMulv0[27]~4_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][27]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][27]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][27]~q\ : std_logic;
SIGNAL \c3|Mux10~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][27]~q\ : std_logic;
SIGNAL \c3|Mux10~1_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][26]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][26]~q\ : std_logic;
SIGNAL \c3|compAddv0[26]~4_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][26]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][26]~q\ : std_logic;
SIGNAL \c3|Mux43~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][26]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][26]~q\ : std_logic;
SIGNAL \c3|Mux43~1_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[7]~1_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][29]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][29]~q\ : std_logic;
SIGNAL \c3|compAddv0[29]~1_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][29]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][29]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][29]~q\ : std_logic;
SIGNAL \c3|Mux40~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][29]~q\ : std_logic;
SIGNAL \c3|Mux40~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[6]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[5]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[4]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[3]~5_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][25]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][25]~q\ : std_logic;
SIGNAL \c3|compAddv0[25]~5_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][25]~67_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][25]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][25]~66_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][25]~q\ : std_logic;
SIGNAL \c3|Mux44~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][25]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][25]~q\ : std_logic;
SIGNAL \c3|Mux44~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[2]~6_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][24]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][24]~q\ : std_logic;
SIGNAL \c3|compAddv0[24]~6_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][24]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][24]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][24]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][24]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][24]~q\ : std_logic;
SIGNAL \c3|Mux45~0_combout\ : std_logic;
SIGNAL \c3|Mux45~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[1]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~1\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~3\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~5\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~7\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~1\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~3\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~5\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~7\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~9\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~11\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~13\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~9\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~11\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~13\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_diff_abs_w[2]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[1]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][1]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][1]~q\ : std_logic;
SIGNAL \c3|compMulv0[1]~9_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][1]~113_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][1]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][1]~q\ : std_logic;
SIGNAL \c3|Mux36~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][1]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][1]~q\ : std_logic;
SIGNAL \c3|Mux36~1_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][23]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][23]~q\ : std_logic;
SIGNAL \c3|compMulv0[23]~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][23]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][23]~41_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][23]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][23]~q\ : std_logic;
SIGNAL \c3|Mux14~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][23]~q\ : std_logic;
SIGNAL \c3|Mux14~1_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~11_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[1]~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~9_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[0]~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~9_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[0]~27_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]~23_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[7]~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~18\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~19_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[5]~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~12\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~14\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~16\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~18\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~20\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~21_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~17_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~13\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~22\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]~23_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~15\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~2_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[23]~0_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe77~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe75~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][20]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][20]~q\ : std_logic;
SIGNAL \c3|compAddv0[20]~11_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][20]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][20]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][20]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][20]~78_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][20]~q\ : std_logic;
SIGNAL \c3|Mux49~0_combout\ : std_logic;
SIGNAL \c3|Mux49~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][22]~69_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][22]~q\ : std_logic;
SIGNAL \c3|compAddv0[22]~9_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][22]~73_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][22]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][22]~71_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][22]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][22]~72_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][22]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][22]~q\ : std_logic;
SIGNAL \c3|Mux47~0_combout\ : std_logic;
SIGNAL \c3|Mux47~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][11]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][11]~q\ : std_logic;
SIGNAL \c3|compMulv0[11]~19_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][11]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][11]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][11]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][11]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][11]~q\ : std_logic;
SIGNAL \c3|Mux26~0_combout\ : std_logic;
SIGNAL \c3|Mux26~1_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][12]~91_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][12]~q\ : std_logic;
SIGNAL \c3|compMulv0[12]~20_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][12]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][12]~93_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][12]~q\ : std_logic;
SIGNAL \c3|Mux25~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][12]~92_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][12]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][12]~94_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][12]~q\ : std_logic;
SIGNAL \c3|Mux25~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[1]~21_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~35_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][19]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][19]~q\ : std_logic;
SIGNAL \c3|compAddv0[19]~12_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][19]~79_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][19]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][19]~80_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][19]~q\ : std_logic;
SIGNAL \c3|Mux50~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][19]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][19]~q\ : std_logic;
SIGNAL \c3|Mux50~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][16]~82_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][16]~q\ : std_logic;
SIGNAL \c3|compMulv0[16]~24_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][16]~86_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][16]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][16]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][16]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][16]~85_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][16]~q\ : std_logic;
SIGNAL \c3|Mux21~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][16]~84_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][16]~q\ : std_logic;
SIGNAL \c3|Mux21~1_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][17]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][17]~q\ : std_logic;
SIGNAL \c3|compMulv0[17]~25_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][17]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][17]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][17]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][17]~q\ : std_logic;
SIGNAL \c3|Mux20~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][17]~q\ : std_logic;
SIGNAL \c3|Mux20~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe67~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe65~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe61~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe59~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe57~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe55~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe49~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe45~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe39~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe35~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe33~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe29~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~13\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~15\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~17\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~19\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~21\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~23\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~25\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~27\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~29\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~31\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~33\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~35\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~37\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~39\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~40_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~41\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~42_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[16]~7_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[13]~10_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~28_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[9]~14_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[6]~17_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[4]~19_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[0]~22_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|round_dffe~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe18~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe18~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe17~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe17~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe19~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe16~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~4_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe22~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe22~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe21~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe21~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe23~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe20~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~5_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe25~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe25~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe26~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe9~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe24~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe24~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~3_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~6_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe14~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe13~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe13~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe15~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe12~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe12~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe11~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe11~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe10~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~2_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sticky_dffe~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_man_shift_full_range379w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|lsb_dffe~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_man_round_adder_datab[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~26\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~28\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~30\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~32\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~34\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~36\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~38\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~40\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~42\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~44\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~46\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~48\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~50\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~52\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~54\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~55_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[15]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][3]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][3]~q\ : std_logic;
SIGNAL \c3|compAddv0[3]~28_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][3]~110_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][3]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][3]~111_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][3]~q\ : std_logic;
SIGNAL \c3|Mux66~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][3]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][3]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][3]~q\ : std_logic;
SIGNAL \c3|Mux66~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~34_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][2]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][2]~q\ : std_logic;
SIGNAL \c3|compAddv0[2]~29_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][2]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][2]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][2]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][2]~112_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][2]~q\ : std_logic;
SIGNAL \c3|Mux67~0_combout\ : std_logic;
SIGNAL \c3|Mux67~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~36_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~64_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[4]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~35_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[4]~18_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][4]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][4]~q\ : std_logic;
SIGNAL \c3|compAddv0[4]~27_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][4]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][4]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][4]~109_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][4]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][4]~q\ : std_logic;
SIGNAL \c3|Mux65~0_combout\ : std_logic;
SIGNAL \c3|Mux65~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~29_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][5]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][5]~q\ : std_logic;
SIGNAL \c3|compAddv0[5]~26_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][5]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][5]~q\ : std_logic;
SIGNAL \c3|Mux64~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][5]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][5]~q\ : std_logic;
SIGNAL \c3|Mux64~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[5]~17_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~32_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~25_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~26_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][9]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][9]~q\ : std_logic;
SIGNAL \c3|compAddv0[9]~22_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][9]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][9]~q\ : std_logic;
SIGNAL \c3|Mux60~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][9]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][9]~q\ : std_logic;
SIGNAL \c3|Mux60~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~49_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][7]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][7]~q\ : std_logic;
SIGNAL \c3|compAddv0[7]~24_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][7]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][7]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][7]~107_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][7]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][7]~108_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][7]~q\ : std_logic;
SIGNAL \c3|Mux62~0_combout\ : std_logic;
SIGNAL \c3|Mux62~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[7]~31_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~18_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][8]~102_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][8]~q\ : std_logic;
SIGNAL \c3|compAddv0[8]~23_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][8]~106_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][8]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][8]~105_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][8]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][8]~q\ : std_logic;
SIGNAL \c3|Mux61~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][8]~104_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][8]~q\ : std_logic;
SIGNAL \c3|Mux61~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~53_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][6]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][6]~q\ : std_logic;
SIGNAL \c3|compAddv0[6]~25_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][6]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][6]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][6]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][6]~68_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][6]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][6]~q\ : std_logic;
SIGNAL \c3|Mux63~0_combout\ : std_logic;
SIGNAL \c3|Mux63~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~29_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~30_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~21_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][15]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][15]~q\ : std_logic;
SIGNAL \c3|compAddv0[15]~16_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][15]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][15]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][15]~88_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][15]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][15]~87_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][15]~q\ : std_logic;
SIGNAL \c3|Mux54~0_combout\ : std_logic;
SIGNAL \c3|Mux54~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[15]~42_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~23_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~61_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][14]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][14]~q\ : std_logic;
SIGNAL \c3|compAddv0[14]~17_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][14]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][14]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][14]~89_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][14]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][14]~q\ : std_logic;
SIGNAL \c3|Mux55~0_combout\ : std_logic;
SIGNAL \c3|Mux55~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~44_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[14]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~45_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~33_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~34_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[12]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~21_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][18]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][18]~q\ : std_logic;
SIGNAL \c3|compAddv0[18]~13_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][18]~81_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][18]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][18]~q\ : std_logic;
SIGNAL \c3|Mux51~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][18]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][18]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][18]~q\ : std_logic;
SIGNAL \c3|Mux51~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~31_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~22_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[4]~23_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[4]~20_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][13]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][13]~q\ : std_logic;
SIGNAL \c3|compAddv0[13]~18_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][13]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][13]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][13]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][13]~q\ : std_logic;
SIGNAL \c3|Mux56~0_combout\ : std_logic;
SIGNAL \c3|Mux56~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~47_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[10]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][0]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][0]~q\ : std_logic;
SIGNAL \c3|compAddv0[0]~31_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][0]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][0]~114_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][0]~q\ : std_logic;
SIGNAL \c3|Mux69~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][0]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][0]~q\ : std_logic;
SIGNAL \c3|Mux69~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[2]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[2]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[2]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[5]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~19_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[9]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[3]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~24_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~20_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][10]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][10]~q\ : std_logic;
SIGNAL \c3|compAddv0[10]~21_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][10]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][10]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][10]~101_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][10]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][10]~q\ : std_logic;
SIGNAL \c3|Mux59~0_combout\ : std_logic;
SIGNAL \c3|Mux59~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~1\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~3\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~5\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~7\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~9\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[5]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe1~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|borrow_w~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4_cout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4_cout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[4]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~19_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~20_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[5]~19_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[5]~22_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[5]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~17_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[14]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~18_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[6]~18_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[6]~21_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[6]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[9]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[17]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1]~17_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[15]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[12]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[12]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~39_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~38_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[11]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[11]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[11]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[10]~17_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[9]~18_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[8]~19_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~40_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[15]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[7]~20_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[7]~17_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[12]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[11]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[17]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[17]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[16]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[16]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[15]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[14]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~19_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~20_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~21_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~22_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[16]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~34_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[18]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[18]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[17]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[19]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[19]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[18]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~32_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~38_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[7]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[10]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~17_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~3\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[16]~6_combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~25_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][15]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][15]~q\ : std_logic;
SIGNAL \c3|compMulv0[15]~23_combout\ : std_logic;
SIGNAL \c3|Mux22~0_combout\ : std_logic;
SIGNAL \c3|Mux22~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe69~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~43\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~45\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~46_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[18]~5_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~56\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~58\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~59_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[17]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~17_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~24_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[11]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~30_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[20]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[20]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[19]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~27_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~36_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[17]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~21_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[12]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~35_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[20]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[20]~33_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~7\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[18]~4_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~23_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][17]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][17]~q\ : std_logic;
SIGNAL \c3|compAddv0[17]~14_combout\ : std_logic;
SIGNAL \c3|Mux52~0_combout\ : std_logic;
SIGNAL \c3|Mux52~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~37_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~23_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~24_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[3]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[3]~24_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[3]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~20_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[8]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[16]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~18_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[14]~8_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~26_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][14]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][14]~q\ : std_logic;
SIGNAL \c3|compMulv0[14]~22_combout\ : std_logic;
SIGNAL \c3|Mux23~0_combout\ : std_logic;
SIGNAL \c3|Mux23~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~38_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[15]~8_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~53_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[13]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[13]~15_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~27_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][13]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][13]~q\ : std_logic;
SIGNAL \c3|compMulv0[13]~21_combout\ : std_logic;
SIGNAL \c3|Mux24~0_combout\ : std_logic;
SIGNAL \c3|Mux24~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~34_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[12]~11_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~47_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[10]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~51_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~27_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~28_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[8]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[8]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[8]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[13]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[13]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~26_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[11]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[9]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[8]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~12_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~2_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~3_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p1~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~2_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~3_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p2~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~2_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~3_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p2~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_all_one_ff_p1~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~2_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~3_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p1~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_dataa_exp_all_one_ff_p1_w_lg_q296w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_all_one_ff_p1~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_infinity_dffe_0~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_not_zero_ff_p1~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|input_not_zero_dffe_0~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a2\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a3\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_datab_w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~1\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[10]~13_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~30_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][10]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][10]~q\ : std_logic;
SIGNAL \c3|compMulv0[10]~18_combout\ : std_logic;
SIGNAL \c3|Mux27~0_combout\ : std_logic;
SIGNAL \c3|Mux27~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~32_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[11]~12_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~45_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[9]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[9]~11_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~31_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][9]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][9]~q\ : std_logic;
SIGNAL \c3|compMulv0[9]~17_combout\ : std_logic;
SIGNAL \c3|Mux28~0_combout\ : std_logic;
SIGNAL \c3|Mux28~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~30_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[10]~13_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~43_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~41_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[8]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[8]~10_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~32_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][8]~103_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][8]~q\ : std_logic;
SIGNAL \c3|compMulv0[8]~16_combout\ : std_logic;
SIGNAL \c3|Mux29~0_combout\ : std_logic;
SIGNAL \c3|Mux29~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe71~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~44_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[17]~6_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~57_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[16]~7_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~24_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][16]~83_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][16]~q\ : std_logic;
SIGNAL \c3|compAddv0[16]~15_combout\ : std_logic;
SIGNAL \c3|compAddv0[16]~feeder_combout\ : std_logic;
SIGNAL \c3|Mux53~0_combout\ : std_logic;
SIGNAL \c3|Mux53~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][21]~75_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][21]~q\ : std_logic;
SIGNAL \c3|compAddv0[21]~10_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[1][21]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[0][21]~q\ : std_logic;
SIGNAL \c3|Mux48~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][21]~76_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[2][21]~q\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][21]~77_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[3][21]~q\ : std_logic;
SIGNAL \c3|Mux48~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[22]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[22]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[21]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[21]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[22]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder20|altpriority_encoder12|zero~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~19_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[2]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[10]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[7]~9_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~33_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][7]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][7]~q\ : std_logic;
SIGNAL \c3|compMulv0[7]~15_combout\ : std_logic;
SIGNAL \c3|Mux30~0_combout\ : std_logic;
SIGNAL \c3|Mux30~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe51~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[7]~16_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~37_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[6]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[6]~7_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~17_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][6]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][6]~q\ : std_logic;
SIGNAL \c3|compMulv0[6]~14_combout\ : std_logic;
SIGNAL \c3|Mux31~0_combout\ : std_logic;
SIGNAL \c3|Mux31~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe63~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~36_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[14]~9_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~51_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~49_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[12]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[14]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~25_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~26_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[14]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~29_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~37_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[15]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[12]~14_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~28_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][12]~90_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][12]~q\ : std_logic;
SIGNAL \c3|compAddv0[12]~19_combout\ : std_logic;
SIGNAL \c3|Mux57~0_combout\ : std_logic;
SIGNAL \c3|Mux57~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~17_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[13]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[13]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[13]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~18_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~19_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[17]~31_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[17]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~17_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~18_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[21]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[21]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[21]~28_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[23]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[22]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[14]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~11\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~15\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~19\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[5]~8_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~34_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][5]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][5]~q\ : std_logic;
SIGNAL \c3|compMulv0[5]~13_combout\ : std_logic;
SIGNAL \c3|Mux32~0_combout\ : std_logic;
SIGNAL \c3|Mux32~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe73~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~47\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~49\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~50_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[20]~3_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~60\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~62\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~64\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~66\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~68\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~69_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~70\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]~71_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[23]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[24]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~23_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[4]~6_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~35_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][4]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][4]~q\ : std_logic;
SIGNAL \c3|compMulv0[4]~12_combout\ : std_logic;
SIGNAL \c3|Mux33~0_combout\ : std_logic;
SIGNAL \c3|Mux33~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe47~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[5]~18_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~33_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~31_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[3]~19_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[3]~5_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~36_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][3]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][3]~q\ : std_logic;
SIGNAL \c3|compMulv0[3]~11_combout\ : std_logic;
SIGNAL \c3|Mux34~0_combout\ : std_logic;
SIGNAL \c3|Mux34~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe43~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[3]~20_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~29_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[2]~20_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[2]~2_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~37_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][2]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][2]~q\ : std_logic;
SIGNAL \c3|compMulv0[2]~10_combout\ : std_logic;
SIGNAL \c3|Mux35~0_combout\ : std_logic;
SIGNAL \c3|Mux35~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[2]~21_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~27_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~25_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[0]~22_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~11_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[9]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[9]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~22_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[16]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[24]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[22]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~18_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][22]~70_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][22]~q\ : std_logic;
SIGNAL \c3|compMulv0[22]~30_combout\ : std_logic;
SIGNAL \c3|Mux15~0_combout\ : std_logic;
SIGNAL \c3|Mux15~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe79~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~51\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~53\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~54_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[22]~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~67_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[21]~1_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~19_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][21]~74_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][21]~q\ : std_logic;
SIGNAL \c3|compMulv0[21]~29_combout\ : std_logic;
SIGNAL \c3|Mux16~0_combout\ : std_logic;
SIGNAL \c3|Mux16~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe81~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~55\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~57\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb_p0~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a11\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~1_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][23]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][23]~q\ : std_logic;
SIGNAL \c3|compAddv0[23]~7_combout\ : std_logic;
SIGNAL \c3|Mux46~0_combout\ : std_logic;
SIGNAL \c3|Mux46~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a10\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~1\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[1]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~1\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~16_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][24]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][24]~q\ : std_logic;
SIGNAL \c3|compMulv0[24]~1_combout\ : std_logic;
SIGNAL \c3|Mux13~0_combout\ : std_logic;
SIGNAL \c3|Mux13~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~12\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~13_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[2]~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~11_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~3\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a9\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[2]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~3\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~15_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][25]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][25]~q\ : std_logic;
SIGNAL \c3|compMulv0[25]~2_combout\ : std_logic;
SIGNAL \c3|Mux12~0_combout\ : std_logic;
SIGNAL \c3|Mux12~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~14\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~15_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~13_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[23]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~7_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[23]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~17_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[1]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~25_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~15_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[0]~4_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~39_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][0]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][0]~q\ : std_logic;
SIGNAL \c3|compMulv0[0]~8_combout\ : std_logic;
SIGNAL \c3|Mux37~0_combout\ : std_logic;
SIGNAL \c3|Mux37~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[8]~15_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~39_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[7]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[15]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~23_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~24_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[15]~9_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~5\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~7\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~9\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~11\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a4\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a5\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a6\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a7\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a8\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[3]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~5\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~14_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][26]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][26]~q\ : std_logic;
SIGNAL \c3|compMulv0[26]~3_combout\ : std_logic;
SIGNAL \c3|Mux11~0_combout\ : std_logic;
SIGNAL \c3|Mux11~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~16\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~17_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[4]~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~15_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[4]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~7\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~13_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][27]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][27]~q\ : std_logic;
SIGNAL \c3|compAddv0[27]~3_combout\ : std_logic;
SIGNAL \c3|Mux42~0_combout\ : std_logic;
SIGNAL \c3|Mux42~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[10]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~8_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[10]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[1]~3_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~38_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][1]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][1]~q\ : std_logic;
SIGNAL \c3|compAddv0[1]~30_combout\ : std_logic;
SIGNAL \c3|Mux68~0_combout\ : std_logic;
SIGNAL \c3|Mux68~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe1_wi~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe1~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe2~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe21~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe21~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe31~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe31~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe3~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe3~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe4~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe4~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[5]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~9\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[6]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~11\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~13\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rounded_res_infinity_dffe4~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_res_dffe3~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_res_dffe4~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~12_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][28]~q\ : std_logic;
SIGNAL \c3|compMulv0[28]~5_combout\ : std_logic;
SIGNAL \c3|Mux9~0_combout\ : std_logic;
SIGNAL \c3|Mux9~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~20\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~21_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[6]~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~19_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~11_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][29]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][29]~q\ : std_logic;
SIGNAL \c3|compMulv0[29]~6_combout\ : std_logic;
SIGNAL \c3|Mux8~0_combout\ : std_logic;
SIGNAL \c3|Mux8~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~22\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]~24\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[8]~25_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[8]~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]~24\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[9]~25_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~17\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w267w[0]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[25]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a1\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe3_wi~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe3~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe4~q\ : std_logic;
SIGNAL \c3|geomNeuronOut~10_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][30]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][30]~q\ : std_logic;
SIGNAL \c3|compAddv0[30]~0_combout\ : std_logic;
SIGNAL \c3|Mux39~0_combout\ : std_logic;
SIGNAL \c3|Mux39~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w248w[0]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[25]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe2~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a12\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~15\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_dataa_nan_w~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe13_wi~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe1~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe2~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe21~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe21~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe31~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe31~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe3~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe4~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|both_inputs_are_infinite_dffe1_wi~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|both_inputs_are_infinite_dffe1~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe2_wi~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe2~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe21~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe21~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe31~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe31~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe3~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe3~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe4~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe2~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe2~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe21~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe21~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe31~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe31~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe3~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe3~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe4~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe4~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5_wi~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5~q\ : std_logic;
SIGNAL \c3|geomNeuronOut~40_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][31]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][31]~q\ : std_logic;
SIGNAL \c3|compMulv0[31]~31_combout\ : std_logic;
SIGNAL \c3|Mux6~0_combout\ : std_logic;
SIGNAL \c3|Mux6~1_combout\ : std_logic;
SIGNAL \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff0~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff0~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff1~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff1~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff2~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff2~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff3~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff3~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~q\ : std_logic;
SIGNAL \c3|compAddv1[31]~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|need_complement_dffe2~feeder_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|need_complement_dffe2~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_sign_w2~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_sign_dffe21~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe2_wi~combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe2~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe21~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_wi~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a13\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[20]~3_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[20]~2_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~20_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][20]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][20]~q\ : std_logic;
SIGNAL \c3|compMulv0[20]~28_combout\ : std_logic;
SIGNAL \c3|Mux17~0_combout\ : std_logic;
SIGNAL \c3|Mux17~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe78~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~52_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[21]~2_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~65_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~63_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[19]~4_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~21_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][19]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][19]~q\ : std_logic;
SIGNAL \c3|compMulv0[19]~27_combout\ : std_logic;
SIGNAL \c3|Mux18~0_combout\ : std_logic;
SIGNAL \c3|Mux18~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~2\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~48_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[19]~4_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~61_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[18]~5_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~22_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][18]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[4][18]~q\ : std_logic;
SIGNAL \c3|compMulv0[18]~26_combout\ : std_logic;
SIGNAL \c3|Mux19~0_combout\ : std_logic;
SIGNAL \c3|Mux19~1_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~feeder_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~q\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~56_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]~72\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[24]~73_combout\ : std_logic;
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[11]~12_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[11]~12_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut~29_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][11]~feeder_combout\ : std_logic;
SIGNAL \c3|geomNeuronOut[5][11]~q\ : std_logic;
SIGNAL \c3|compAddv0[11]~20_combout\ : std_logic;
SIGNAL \c3|Mux58~0_combout\ : std_logic;
SIGNAL \c3|Mux58~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[13]~13_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~5_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~16_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|cout_regr~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[20]~6_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~0_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~1_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[19]~3_combout\ : std_logic;
SIGNAL \c3|outs~0_combout\ : std_logic;
SIGNAL \c3|outs~1_combout\ : std_logic;
SIGNAL \c3|outs~2_combout\ : std_logic;
SIGNAL \c3|outs~3_combout\ : std_logic;
SIGNAL \c3|outs~4_combout\ : std_logic;
SIGNAL \c3|outs~5_combout\ : std_logic;
SIGNAL \c3|outs~6_combout\ : std_logic;
SIGNAL \c3|outs~7_combout\ : std_logic;
SIGNAL \c3|outs~8_combout\ : std_logic;
SIGNAL \c3|outs~9_combout\ : std_logic;
SIGNAL \c3|outs~10_combout\ : std_logic;
SIGNAL \c3|outs~12_combout\ : std_logic;
SIGNAL \c3|outs~11_combout\ : std_logic;
SIGNAL \c3|outs~13_combout\ : std_logic;
SIGNAL \c3|outs~14_combout\ : std_logic;
SIGNAL \c3|outs~15_combout\ : std_logic;
SIGNAL \c3|outs~16_combout\ : std_logic;
SIGNAL \c3|outs~17_combout\ : std_logic;
SIGNAL \c3|outs[11]~feeder_combout\ : std_logic;
SIGNAL \c3|outs[8]~18_combout\ : std_logic;
SIGNAL \c3|outs~19_combout\ : std_logic;
SIGNAL \c4|C1|R~7_combout\ : std_logic;
SIGNAL \c4|C1|R~q\ : std_logic;
SIGNAL \c4|C1|G~0_combout\ : std_logic;
SIGNAL \c4|C1|G~1_combout\ : std_logic;
SIGNAL \c4|C1|G~q\ : std_logic;
SIGNAL \c4|C1|B~0_combout\ : std_logic;
SIGNAL \c4|C1|B~q\ : std_logic;
SIGNAL \c2|CKE~feeder_combout\ : std_logic;
SIGNAL \c2|CKE~q\ : std_logic;
SIGNAL \c3|ram_col_addr~0_combout\ : std_logic;
SIGNAL \c3|Add8~0_combout\ : std_logic;
SIGNAL \c3|Add10~0_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~6_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~7_combout\ : std_logic;
SIGNAL \c2|RA[0]~11_combout\ : std_logic;
SIGNAL \c2|Equal0~0_combout\ : std_logic;
SIGNAL \c2|Equal0~1_combout\ : std_logic;
SIGNAL \c2|RA[0]~12_combout\ : std_logic;
SIGNAL \c2|RA~34_combout\ : std_logic;
SIGNAL \c2|RA~4_combout\ : std_logic;
SIGNAL \c2|RA~5_combout\ : std_logic;
SIGNAL \c2|RA~6_combout\ : std_logic;
SIGNAL \c2|RA~7_combout\ : std_logic;
SIGNAL \c2|RA~8_combout\ : std_logic;
SIGNAL \c2|Equal2~4_combout\ : std_logic;
SIGNAL \c2|RA~10_combout\ : std_logic;
SIGNAL \c2|RA[0]~13_combout\ : std_logic;
SIGNAL \c2|RA[2]~14_combout\ : std_logic;
SIGNAL \c2|RA[0]~15_combout\ : std_logic;
SIGNAL \c3|Add9~0_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~8_combout\ : std_logic;
SIGNAL \c3|Add10~1\ : std_logic;
SIGNAL \c3|Add10~2_combout\ : std_logic;
SIGNAL \c3|Add8~1\ : std_logic;
SIGNAL \c3|Add8~2_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~9_combout\ : std_logic;
SIGNAL \c2|RA~16_combout\ : std_logic;
SIGNAL \c3|ram_row_addr[2]~10_combout\ : std_logic;
SIGNAL \c3|Add9~1\ : std_logic;
SIGNAL \c3|Add9~2_combout\ : std_logic;
SIGNAL \c3|Add6~0_combout\ : std_logic;
SIGNAL \c3|Add8~3\ : std_logic;
SIGNAL \c3|Add8~4_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~12_combout\ : std_logic;
SIGNAL \c3|Add10~3\ : std_logic;
SIGNAL \c3|Add10~4_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~13_combout\ : std_logic;
SIGNAL \c2|RA~17_combout\ : std_logic;
SIGNAL \c3|Add6~1_combout\ : std_logic;
SIGNAL \c3|ram_row_addr[2]~11\ : std_logic;
SIGNAL \c3|ram_row_addr[3]~14_combout\ : std_logic;
SIGNAL \c3|Add9~3\ : std_logic;
SIGNAL \c3|Add9~4_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~16_combout\ : std_logic;
SIGNAL \c3|Add10~5\ : std_logic;
SIGNAL \c3|Add10~6_combout\ : std_logic;
SIGNAL \c3|Add8~5\ : std_logic;
SIGNAL \c3|Add8~6_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~17_combout\ : std_logic;
SIGNAL \c2|RA~18_combout\ : std_logic;
SIGNAL \c3|Add6~2_combout\ : std_logic;
SIGNAL \c3|ram_row_addr[3]~15\ : std_logic;
SIGNAL \c3|ram_row_addr[4]~18_combout\ : std_logic;
SIGNAL \c3|Add10~7\ : std_logic;
SIGNAL \c3|Add10~8_combout\ : std_logic;
SIGNAL \c3|Add9~5\ : std_logic;
SIGNAL \c3|Add9~6_combout\ : std_logic;
SIGNAL \c3|Add8~7\ : std_logic;
SIGNAL \c3|Add8~8_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~20_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~21_combout\ : std_logic;
SIGNAL \c2|RA~19_combout\ : std_logic;
SIGNAL \c3|Add6~3_combout\ : std_logic;
SIGNAL \c3|ram_row_addr[4]~19\ : std_logic;
SIGNAL \c3|ram_row_addr[5]~22_combout\ : std_logic;
SIGNAL \c3|Add10~9\ : std_logic;
SIGNAL \c3|Add10~10_combout\ : std_logic;
SIGNAL \c3|Add8~9\ : std_logic;
SIGNAL \c3|Add8~10_combout\ : std_logic;
SIGNAL \c3|Add9~7\ : std_logic;
SIGNAL \c3|Add9~8_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~24_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~25_combout\ : std_logic;
SIGNAL \c2|RA~20_combout\ : std_logic;
SIGNAL \c3|Add6~4_combout\ : std_logic;
SIGNAL \c3|ram_row_addr[5]~23\ : std_logic;
SIGNAL \c3|ram_row_addr[6]~26_combout\ : std_logic;
SIGNAL \c3|Add8~11\ : std_logic;
SIGNAL \c3|Add8~12_combout\ : std_logic;
SIGNAL \c3|Add6~5_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~28_combout\ : std_logic;
SIGNAL \c3|Add10~11\ : std_logic;
SIGNAL \c3|Add10~12_combout\ : std_logic;
SIGNAL \c3|Add9~9\ : std_logic;
SIGNAL \c3|Add9~10_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~29_combout\ : std_logic;
SIGNAL \c2|RA~21_combout\ : std_logic;
SIGNAL \c3|Add6~6_combout\ : std_logic;
SIGNAL \c3|ram_row_addr[6]~27\ : std_logic;
SIGNAL \c3|ram_row_addr[7]~30_combout\ : std_logic;
SIGNAL \c3|Add10~13\ : std_logic;
SIGNAL \c3|Add10~14_combout\ : std_logic;
SIGNAL \c3|Add8~13\ : std_logic;
SIGNAL \c3|Add8~14_combout\ : std_logic;
SIGNAL \c3|Add9~11\ : std_logic;
SIGNAL \c3|Add9~12_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~32_combout\ : std_logic;
SIGNAL \c3|ram_row_addr~33_combout\ : std_logic;
SIGNAL \c2|RA~22_combout\ : std_logic;
SIGNAL \c2|RA[10]~32_combout\ : std_logic;
SIGNAL \c2|RA~30_combout\ : std_logic;
SIGNAL \c2|RA~23_combout\ : std_logic;
SIGNAL \c2|RA~24_combout\ : std_logic;
SIGNAL \c2|RA~28_combout\ : std_logic;
SIGNAL \c2|RA~25_combout\ : std_logic;
SIGNAL \c2|RA~26_combout\ : std_logic;
SIGNAL \c2|RA~35_combout\ : std_logic;
SIGNAL \c2|RA~27_combout\ : std_logic;
SIGNAL \c2|RA~29_combout\ : std_logic;
SIGNAL \c2|RA~31_combout\ : std_logic;
SIGNAL \c2|RA[10]~33_combout\ : std_logic;
SIGNAL \c2|LDQM~10_combout\ : std_logic;
SIGNAL \c2|LDQM~12_combout\ : std_logic;
SIGNAL \c2|LDQM~8_combout\ : std_logic;
SIGNAL \c2|LDQM~5_combout\ : std_logic;
SIGNAL \c2|LDQM~6_combout\ : std_logic;
SIGNAL \c2|LDQM~9_combout\ : std_logic;
SIGNAL \c2|LDQM~4_combout\ : std_logic;
SIGNAL \c2|LDQM~11_combout\ : std_logic;
SIGNAL \c2|LDQM~q\ : std_logic;
SIGNAL \c2|RAS~2_combout\ : std_logic;
SIGNAL \c2|RAS~3_combout\ : std_logic;
SIGNAL \c2|CAS~4_combout\ : std_logic;
SIGNAL \c2|RAS~4_combout\ : std_logic;
SIGNAL \c2|RAS~5_combout\ : std_logic;
SIGNAL \c2|RAS~7_combout\ : std_logic;
SIGNAL \c2|RAS~6_combout\ : std_logic;
SIGNAL \c2|RAS~14_combout\ : std_logic;
SIGNAL \c2|RAS~15_combout\ : std_logic;
SIGNAL \c2|LessThan4~3_combout\ : std_logic;
SIGNAL \c2|RAS~8_combout\ : std_logic;
SIGNAL \c2|RAS~9_combout\ : std_logic;
SIGNAL \c2|RAS~10_combout\ : std_logic;
SIGNAL \c2|RAS~11_combout\ : std_logic;
SIGNAL \c2|RAS~12_combout\ : std_logic;
SIGNAL \c2|RAS~q\ : std_logic;
SIGNAL \c2|CAS~14_combout\ : std_logic;
SIGNAL \c2|CAS~9_combout\ : std_logic;
SIGNAL \c2|CAS~15_combout\ : std_logic;
SIGNAL \c2|WE~4_combout\ : std_logic;
SIGNAL \c2|CAS~7_combout\ : std_logic;
SIGNAL \c2|CAS~8_combout\ : std_logic;
SIGNAL \c2|CAS~6_combout\ : std_logic;
SIGNAL \c2|CAS~12_combout\ : std_logic;
SIGNAL \c2|CAS~10_combout\ : std_logic;
SIGNAL \c2|CAS~5_combout\ : std_logic;
SIGNAL \c2|CAS~11_combout\ : std_logic;
SIGNAL \c2|CAS~13_combout\ : std_logic;
SIGNAL \c2|CAS~q\ : std_logic;
SIGNAL \c2|WE~12_combout\ : std_logic;
SIGNAL \c2|WE~14_combout\ : std_logic;
SIGNAL \c2|WE~5_combout\ : std_logic;
SIGNAL \c2|WE~6_combout\ : std_logic;
SIGNAL \c2|WE~7_combout\ : std_logic;
SIGNAL \c2|WE~8_combout\ : std_logic;
SIGNAL \c2|WE~9_combout\ : std_logic;
SIGNAL \c2|WE~10_combout\ : std_logic;
SIGNAL \c2|WE~11_combout\ : std_logic;
SIGNAL \c2|WE~13_combout\ : std_logic;
SIGNAL \c2|WE~q\ : std_logic;
SIGNAL \c3|o_scl~0_combout\ : std_logic;
SIGNAL \c3|o_scl~2_combout\ : std_logic;
SIGNAL \c3|o_scl~3_combout\ : std_logic;
SIGNAL \c3|o_scl~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c4|C1|HPOS\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c3|currGeomNeuronId\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \c1|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c3|currLinksArrayId\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c4|C1|VPOS\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c2|CMD\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c2|n_s\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|ram_col_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c3|ram_row_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|repeatReadCount\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c3|i2CclockCounter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|compAddv0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c3|compMulv0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c2|RA\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c3|outs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c2|n_sb\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c3|i2CburstCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c3|compAddv1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c3|currentOperCycles\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|wire_altpriority_encoder8_w_lg_zero894w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5_wi\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \c3|doOperCycles\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c3|CMD\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c3|currAdjNeuronData\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \c3|ram_data_save\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c3|i2CbitCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|expmod\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|currNeuronsLayerArrayId\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \c3|ALT_INV_o_scl~q\ : std_logic;
SIGNAL \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|ALT_INV_result[8]~16_combout\ : std_logic;
SIGNAL \c3|ALT_INV_currNeuronsLayerArraySubId~q\ : std_logic;
SIGNAL \c2|ALT_INV_CMD\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \c2|ALT_INV_DQ[14]~en_q\ : std_logic;
SIGNAL \c2|ALT_INV_DQ[9]~en_q\ : std_logic;
SIGNAL \c2|ALT_INV_DQ[7]~en_q\ : std_logic;
SIGNAL \c2|ALT_INV_DQ[3]~en_q\ : std_logic;
SIGNAL \c3|ALT_INV_currAdjNeuronData\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \c3|ALT_INV_currGeomNeuronId\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \c3|ALT_INV_currNeuronsLayerArrayId\ : std_logic_vector(1 DOWNTO 1);

BEGIN

ww_CLK <= CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
CLK_OUT <= ww_CLK_OUT;
CKE <= ww_CKE;
RA <= ww_RA;
DQ <= ww_DQ;
UMQM <= ww_UMQM;
LDQM <= ww_LDQM;
CS <= ww_CS;
RAS <= ww_RAS;
CAS <= ww_CAS;
WE <= ww_WE;
BA <= ww_BA;
o_scl <= ww_o_scl;
io_sda <= ww_io_sda;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\c1|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLK~input_o\);

\c1|altpll_component|auto_generated|wire_pll1_clk\(0) <= \c1|altpll_component|auto_generated|pll1_CLK_bus\(0);
\c1|altpll_component|auto_generated|wire_pll1_clk\(1) <= \c1|altpll_component|auto_generated|pll1_CLK_bus\(1);
\c1|altpll_component|auto_generated|wire_pll1_clk\(2) <= \c1|altpll_component|auto_generated|pll1_CLK_bus\(2);
\c1|altpll_component|auto_generated|wire_pll1_clk\(3) <= \c1|altpll_component|auto_generated|pll1_CLK_bus\(3);
\c1|altpll_component|auto_generated|wire_pll1_clk\(4) <= \c1|altpll_component|auto_generated|pll1_CLK_bus\(4);

\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\c3|c0|altfp_mul_altfp_mult_trn_component|input_not_zero_dffe_0~0_combout\ & \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~1_combout\ & \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_infinity_dffe_0~0_combout\ & 
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[0]~0_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[1]~7_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[2]~6_combout\ & 
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[3]~5_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[4]~4_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[5]~3_combout\ & 
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[6]~2_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[7]~1_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w~combout\ & 
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~1_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w\(0) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_wi~0_combout\);

\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\ <= (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & 
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\ <= (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ & 
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a\(0));

\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(0);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a1\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(1);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a2\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(2);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a3\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(3);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a4\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(4);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a5\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(5);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a6\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(6);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a7\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(7);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a8\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(8);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a9\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(9);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a10\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(10);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a11\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(11);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a12\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(12);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a13\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(13);
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\ <= \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(14);

\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \c3|linksWeightArray~261_combout\ & \~GND~combout\ & vcc & vcc & vcc & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & 
\c3|linksWeightArray~260_combout\ & \c3|linksWeightArray~259_combout\ & \~GND~combout\ & \~GND~combout\ & \c3|linksWeightArray~257_combout\ & \c3|linksWeightArray~256_combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\c3|linksWeightArray~258_combout\ & vcc & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\c3|Add2~5_combout\ & \c3|Add2~4_combout\ & \c3|Add2~6_combout\ & \c3|Add2~3_wirecell_combout\ & \c3|Add2~2_combout\ & \c3|adjNeuronParentId1D~0_combout\);

\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\c3|Add14~8_combout\ & \c3|Add14~6_combout\ & \c3|Add14~4_combout\ & \c3|Add14~2_combout\ & \c3|Add14~0_combout\ & \c3|currNeuronsLayerArraySubId~q\);

\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a1\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a2\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a3\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a4\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a5\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a6\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a7\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a8\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a9\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a10\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a11\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a12\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a13\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a14\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a15\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a16\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a17\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a18\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a19\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a20\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a21\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a22\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a23\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a25\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a27\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a29\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a31\ <= \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAA_bus\ <= (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT11\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT10\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT9\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT8\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT7\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT6\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT5\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT4\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT3\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT2\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT1\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~dataout\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~5\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~4\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~3\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~2\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~1\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~0\);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~0\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(0);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(1);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(2);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(3);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(4);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(5);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~dataout\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(6);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(7);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(8);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(9);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(10);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(11);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(12);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(13);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(14);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(15);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(16);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\(17);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAA_bus\ <= (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT23\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT22\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT21\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT20\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT19\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT18\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT17\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT16\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT15\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT14\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT13\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT12\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT11\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT10\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT9\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT8\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT7\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT6\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT5\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT4\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT3\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT2\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT1\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~dataout\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~11\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~10\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~9\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~8\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~7\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~6\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~5\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~4\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~3\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~2\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~1\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~0\);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~0\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(0);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(1);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(2);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(3);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(4);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(5);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(6);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(7);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(8);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(9);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(10);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(11);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~dataout\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(12);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(13);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(14);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(15);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(16);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(17);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(18);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(19);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(20);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(21);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(22);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(23);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT12\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(24);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT13\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(25);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT14\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(26);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT15\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(27);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT16\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(28);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT17\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(29);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT18\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(30);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT19\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(31);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT20\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(32);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT21\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(33);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT22\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(34);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT23\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\(35);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAA_bus\ <= (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT23\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT22\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT21\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT20\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT19\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT18\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT17\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT16\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT15\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT14\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT13\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT12\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT11\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT10\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT9\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT8\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT7\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT6\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT5\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT4\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT3\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT2\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT1\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~dataout\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~11\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~10\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~9\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~8\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~7\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~6\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~5\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~4\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~3\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~2\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~1\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~0\);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~0\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(0);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(1);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(2);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(3);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(4);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(5);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(6);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(7);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(8);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(9);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(10);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(11);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~dataout\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(12);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(13);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(14);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(15);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(16);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(17);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(18);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(19);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(20);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(21);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(22);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(23);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT12\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(24);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT13\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(25);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT14\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(26);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT15\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(27);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT16\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(28);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT17\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(29);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT18\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(30);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT19\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(31);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT20\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(32);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT21\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(33);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT22\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(34);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT23\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\(35);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAA_bus\ <= (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT35\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT34\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT33\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT32\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT31\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT30\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT29\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT28\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT27\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT26\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT25\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT24\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT23\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT22\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT21\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT20\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT19\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT18\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT17\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT16\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT15\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT14\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT13\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT12\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT11\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT10\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT9\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT8\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT7\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT6\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT5\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT4\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT3\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT2\ & \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT1\ & 
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~dataout\);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~dataout\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(0);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(1);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(2);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(3);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(4);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(5);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(6);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(7);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(8);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(9);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(10);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(11);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT12\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(12);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT13\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(13);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT14\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(14);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT15\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(15);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT16\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(16);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT17\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(17);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT18\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(18);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT19\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(19);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT20\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(20);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT21\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(21);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT22\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(22);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT23\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(23);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT24\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(24);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT25\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(25);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT26\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(26);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT27\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(27);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT28\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(28);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT29\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(29);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT30\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(30);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT31\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(31);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT32\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(32);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT33\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(33);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT34\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(34);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT35\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\(35);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAA_bus\ <= (vcc & \c3|compMulv0\(22) & \c3|compMulv0\(21) & \c3|compMulv0\(20) & \c3|compMulv0\(19) & \c3|compMulv0\(18) & gnd & gnd & gnd);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAB_bus\ <= (vcc & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a22\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a21\ & 
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a20\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a19\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a18\ & gnd & gnd & gnd);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~0\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(0);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(1);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(2);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(3);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(4);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(5);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~dataout\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(6);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(7);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(8);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(9);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(10);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(11);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(12);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(13);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(14);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(15);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(16);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7~DATAOUT11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\(17);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAA_bus\ <= (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a17\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a16\ & 
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a15\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a14\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a13\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a12\ & 
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a11\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a10\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a9\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a8\ & 
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a7\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a6\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a5\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a4\ & 
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a3\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a2\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a1\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0~portbdataout\
);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAB_bus\ <= (vcc & \c3|compMulv0\(22) & \c3|compMulv0\(21) & \c3|compMulv0\(20) & \c3|compMulv0\(19) & \c3|compMulv0\(18) & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~0\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(0);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(1);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(2);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(3);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(4);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(5);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(6);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(7);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(8);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(9);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(10);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(11);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~dataout\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(12);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(13);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(14);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(15);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(16);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(17);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(18);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(19);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(20);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(21);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(22);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(23);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT12\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(24);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT13\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(25);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT14\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(26);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT15\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(27);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT16\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(28);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT17\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(29);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT18\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(30);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT19\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(31);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT20\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(32);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT21\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(33);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT22\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(34);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5~DATAOUT23\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\(35);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAA_bus\ <= (\c3|compMulv0\(17) & \c3|compMulv0\(16) & \c3|compMulv0\(15) & \c3|compMulv0\(14) & \c3|compMulv0\(13) & \c3|compMulv0\(12) & \c3|compMulv0\(11) & 
\c3|compMulv0\(10) & \c3|compMulv0\(9) & \c3|compMulv0\(8) & \c3|compMulv0\(7) & \c3|compMulv0\(6) & \c3|compMulv0\(5) & \c3|compMulv0\(4) & \c3|compMulv0\(3) & \c3|compMulv0\(2) & \c3|compMulv0\(1) & \c3|compMulv0\(0));

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAB_bus\ <= (vcc & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a22\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a21\ & 
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a20\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a19\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a18\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~0\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(0);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(1);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(2);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(3);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(4);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(5);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(6);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(7);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(8);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(9);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(10);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(11);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~dataout\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(12);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(13);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(14);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(15);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(16);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(17);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(18);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(19);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(20);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(21);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(22);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(23);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT12\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(24);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT13\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(25);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT14\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(26);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT15\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(27);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT16\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(28);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT17\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(29);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT18\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(30);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT19\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(31);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT20\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(32);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT21\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(33);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT22\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(34);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3~DATAOUT23\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\(35);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAA_bus\ <= (\c3|compMulv0\(17) & \c3|compMulv0\(16) & \c3|compMulv0\(15) & \c3|compMulv0\(14) & \c3|compMulv0\(13) & \c3|compMulv0\(12) & \c3|compMulv0\(11) & 
\c3|compMulv0\(10) & \c3|compMulv0\(9) & \c3|compMulv0\(8) & \c3|compMulv0\(7) & \c3|compMulv0\(6) & \c3|compMulv0\(5) & \c3|compMulv0\(4) & \c3|compMulv0\(3) & \c3|compMulv0\(2) & \c3|compMulv0\(1) & \c3|compMulv0\(0));

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAB_bus\ <= (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a17\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a16\ & 
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a15\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a14\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a13\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a12\ & 
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a11\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a10\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a9\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a8\ & 
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a7\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a6\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a5\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a4\ & 
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a3\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a2\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a1\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0~portbdataout\
);

\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~dataout\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(0);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT1\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(1);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT2\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(2);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT3\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(3);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT4\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(4);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT5\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(5);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT6\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(6);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT7\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(7);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT8\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(8);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT9\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(9);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT10\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(10);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT11\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(11);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT12\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(12);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT13\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(13);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT14\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(14);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT15\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(15);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT16\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(16);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT17\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(17);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT18\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(18);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT19\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(19);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT20\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(20);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT21\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(21);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT22\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(22);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT23\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(23);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT24\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(24);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT25\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(25);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT26\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(26);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT27\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(27);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT28\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(28);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT29\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(29);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT30\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(30);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT31\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(31);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT32\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(32);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT33\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(33);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT34\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(34);
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1~DATAOUT35\ <= \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\(35);

\c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \c1|altpll_component|auto_generated|wire_pll1_clk\(0));

\c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \c1|altpll_component|auto_generated|wire_pll1_clk\(1));
\c3|ALT_INV_o_scl~q\ <= NOT \c3|o_scl~q\;
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|ALT_INV_result[8]~16_combout\ <= NOT \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\;
\c3|ALT_INV_currNeuronsLayerArraySubId~q\ <= NOT \c3|currNeuronsLayerArraySubId~q\;
\c2|ALT_INV_CMD\(4) <= NOT \c2|CMD\(4);
\c2|ALT_INV_DQ[14]~en_q\ <= NOT \c2|DQ[14]~en_q\;
\c2|ALT_INV_DQ[9]~en_q\ <= NOT \c2|DQ[9]~en_q\;
\c2|ALT_INV_DQ[7]~en_q\ <= NOT \c2|DQ[7]~en_q\;
\c2|ALT_INV_DQ[3]~en_q\ <= NOT \c2|DQ[3]~en_q\;
\c3|ALT_INV_currAdjNeuronData\(2) <= NOT \c3|currAdjNeuronData\(2);
\c3|ALT_INV_currGeomNeuronId\(2) <= NOT \c3|currGeomNeuronId\(2);
\c3|ALT_INV_currNeuronsLayerArrayId\(1) <= NOT \c3|currNeuronsLayerArrayId\(1);

-- Location: IOOBUF_X1_Y24_N9
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c4|C1|HSYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X1_Y24_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c4|C1|VSYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X7_Y24_N2
\VGA_R~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c4|C1|R~q\,
	devoe => ww_devoe,
	o => ww_VGA_R);

-- Location: IOOBUF_X3_Y24_N23
\VGA_G~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c4|C1|G~q\,
	devoe => ww_devoe,
	o => ww_VGA_G);

-- Location: IOOBUF_X5_Y24_N9
\VGA_B~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c4|C1|B~q\,
	devoe => ww_devoe,
	o => ww_VGA_B);

-- Location: IOOBUF_X32_Y0_N23
\CLK_OUT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_CLK_OUT);

-- Location: IOOBUF_X32_Y0_N16
\CKE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|CKE~q\,
	devoe => ww_devoe,
	o => ww_CKE);

-- Location: IOOBUF_X18_Y0_N23
\RA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|RA\(0),
	devoe => ww_devoe,
	o => ww_RA(0));

-- Location: IOOBUF_X16_Y0_N2
\RA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|RA\(1),
	devoe => ww_devoe,
	o => ww_RA(1));

-- Location: IOOBUF_X21_Y0_N9
\RA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|RA\(2),
	devoe => ww_devoe,
	o => ww_RA(2));

-- Location: IOOBUF_X18_Y0_N16
\RA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|RA\(3),
	devoe => ww_devoe,
	o => ww_RA(3));

-- Location: IOOBUF_X23_Y0_N9
\RA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|RA\(4),
	devoe => ww_devoe,
	o => ww_RA(4));

-- Location: IOOBUF_X23_Y0_N16
\RA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|RA\(5),
	devoe => ww_devoe,
	o => ww_RA(5));

-- Location: IOOBUF_X28_Y0_N23
\RA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|RA\(6),
	devoe => ww_devoe,
	o => ww_RA(6));

-- Location: IOOBUF_X25_Y0_N2
\RA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|RA\(7),
	devoe => ww_devoe,
	o => ww_RA(7));

-- Location: IOOBUF_X30_Y0_N23
\RA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RA(8));

-- Location: IOOBUF_X28_Y0_N2
\RA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RA(9));

-- Location: IOOBUF_X16_Y0_N23
\RA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|RA\(10),
	devoe => ww_devoe,
	o => ww_RA(10));

-- Location: IOOBUF_X30_Y0_N2
\RA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RA(11));

-- Location: IOOBUF_X30_Y0_N9
\RA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RA(12));

-- Location: IOOBUF_X34_Y2_N23
\UMQM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|LDQM~q\,
	devoe => ww_devoe,
	o => ww_UMQM);

-- Location: IOOBUF_X5_Y0_N23
\LDQM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|LDQM~q\,
	devoe => ww_devoe,
	o => ww_LDQM);

-- Location: IOOBUF_X13_Y0_N2
\CS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CS);

-- Location: IOOBUF_X5_Y0_N16
\RAS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|RAS~q\,
	devoe => ww_devoe,
	o => ww_RAS);

-- Location: IOOBUF_X7_Y0_N2
\CAS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|CAS~q\,
	devoe => ww_devoe,
	o => ww_CAS);

-- Location: IOOBUF_X3_Y0_N2
\WE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|WE~q\,
	devoe => ww_devoe,
	o => ww_WE);

-- Location: IOOBUF_X13_Y0_N16
\BA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_BA(0));

-- Location: IOOBUF_X16_Y0_N9
\BA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_BA(1));

-- Location: IOOBUF_X0_Y18_N16
\o_scl~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c3|ALT_INV_o_scl~q\,
	devoe => ww_devoe,
	o => ww_o_scl);

-- Location: IOOBUF_X0_Y8_N16
\DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[0]~reg0_q\,
	oe => \c2|DQ[0]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(0));

-- Location: IOOBUF_X0_Y9_N9
\DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[1]~reg0_q\,
	oe => \c2|DQ[1]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(1));

-- Location: IOOBUF_X0_Y6_N16
\DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[2]~reg0_q\,
	oe => \c2|DQ[2]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(2));

-- Location: IOOBUF_X0_Y7_N2
\DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \c2|ALT_INV_DQ[3]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_DQ(3));

-- Location: IOOBUF_X0_Y5_N16
\DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[4]~reg0_q\,
	oe => \c2|DQ[4]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(4));

-- Location: IOOBUF_X0_Y6_N23
\DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[5]~reg0_q\,
	oe => \c2|DQ[5]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(5));

-- Location: IOOBUF_X1_Y0_N16
\DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[6]~reg0_q\,
	oe => \c2|DQ[6]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(6));

-- Location: IOOBUF_X1_Y0_N23
\DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \c2|ALT_INV_DQ[7]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_DQ(7));

-- Location: IOOBUF_X32_Y0_N9
\DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[8]~reg0_q\,
	oe => \c2|DQ[8]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(8));

-- Location: IOOBUF_X34_Y3_N23
\DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \c2|ALT_INV_DQ[9]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_DQ(9));

-- Location: IOOBUF_X34_Y2_N16
\DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[10]~reg0_q\,
	oe => \c2|DQ[10]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(10));

-- Location: IOOBUF_X34_Y4_N16
\DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[11]~reg0_q\,
	oe => \c2|DQ[11]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(11));

-- Location: IOOBUF_X34_Y4_N23
\DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[12]~reg0_q\,
	oe => \c2|DQ[12]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(12));

-- Location: IOOBUF_X34_Y9_N23
\DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[13]~reg0_q\,
	oe => \c2|DQ[13]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(13));

-- Location: IOOBUF_X34_Y7_N9
\DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \c2|ALT_INV_DQ[14]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_DQ(14));

-- Location: IOOBUF_X34_Y9_N9
\DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c2|DQ[15]~reg0_q\,
	oe => \c2|DQ[15]~en_q\,
	devoe => ww_devoe,
	o => ww_DQ(15));

-- Location: IOOBUF_X7_Y24_N9
\io_sda~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c3|io_sda~reg0_q\,
	oe => \c3|io_sda~en_q\,
	devoe => ww_devoe,
	o => ww_io_sda);

-- Location: IOIBUF_X0_Y11_N8
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: PLL_1
\c1|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 19,
	c0_initial => 1,
	c0_low => 18,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 4,
	c1_initial => 1,
	c1_low => 3,
	c1_mode => "odd",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 296,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 149,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 56,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 149,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 16,
	m => 149,
	m_initial => 1,
	m_ph => 0,
	n => 8,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 769,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 1666,
	vco_min => 769,
	vco_multiply_by => 0,
	vco_phase_shift_step => 134,
	vco_post_scale => 1)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \c1|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \c1|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \c1|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \c1|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G4
\c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y8_N26
\c3|adjMatField~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|adjMatField~0_combout\ = \c3|adjMatField~q\ $ (((!\c3|CMD\(0) & \c3|currLinksArrayId\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|CMD\(0),
	datab => \c3|currLinksArrayId\(4),
	datac => \c3|adjMatField~q\,
	combout => \c3|adjMatField~0_combout\);

-- Location: FF_X18_Y8_N27
\c3|adjMatField\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|adjMatField~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|adjMatField~q\);

-- Location: LCCOMB_X18_Y8_N22
\c3|CMD[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|CMD[0]~0_combout\ = (\c3|CMD\(0)) # ((\c3|adjMatField~q\ & \c3|currLinksArrayId\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatField~q\,
	datab => \c3|currLinksArrayId\(4),
	datac => \c3|CMD\(0),
	combout => \c3|CMD[0]~0_combout\);

-- Location: FF_X18_Y8_N23
\c3|CMD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|CMD[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|CMD\(0));

-- Location: LCCOMB_X18_Y8_N0
\c3|currLinksArrayId~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currLinksArrayId~4_combout\ = (!\c3|currLinksArrayId\(4) & (\c3|currLinksArrayId\(1) $ (\c3|currLinksArrayId\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(1),
	datac => \c3|currLinksArrayId\(2),
	datad => \c3|currLinksArrayId\(4),
	combout => \c3|currLinksArrayId~4_combout\);

-- Location: LCCOMB_X18_Y8_N6
\c3|adjMatrixLinkWeight~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|adjMatrixLinkWeight~44_combout\ = (\c3|CMD\(0)) # (\c3|currLinksArrayId\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|CMD\(0),
	datad => \c3|currLinksArrayId\(4),
	combout => \c3|adjMatrixLinkWeight~44_combout\);

-- Location: LCCOMB_X19_Y8_N0
\c3|currAdjNeuronData[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currAdjNeuronData[0]~2_combout\ = (\c3|adjMatrixLinkWeight~44_combout\) # ((\c3|adjMatrixLinkWeight~43_combout\ & (!\c3|currAdjNeuronData\(2) & !\c3|currWord~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight~43_combout\,
	datab => \c3|currAdjNeuronData\(2),
	datac => \c3|adjMatrixLinkWeight~44_combout\,
	datad => \c3|currWord~q\,
	combout => \c3|currAdjNeuronData[0]~2_combout\);

-- Location: LCCOMB_X19_Y8_N4
\c3|currAdjNeuronData[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currAdjNeuronData[2]~3_combout\ = (\c3|currAdjNeuronData\(0) & ((\c3|currAdjNeuronData\(2)) # ((!\c3|currAdjNeuronData[0]~2_combout\ & \c3|currAdjNeuronData\(1))))) # (!\c3|currAdjNeuronData\(0) & (\c3|currAdjNeuronData\(2) & 
-- ((\c3|currAdjNeuronData[0]~2_combout\) # (\c3|currAdjNeuronData\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(0),
	datab => \c3|currAdjNeuronData[0]~2_combout\,
	datac => \c3|currAdjNeuronData\(2),
	datad => \c3|currAdjNeuronData\(1),
	combout => \c3|currAdjNeuronData[2]~3_combout\);

-- Location: FF_X19_Y8_N5
\c3|currAdjNeuronData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currAdjNeuronData[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currAdjNeuronData\(2));

-- Location: LCCOMB_X18_Y5_N26
\c3|adjMatrixLinkWeight~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|adjMatrixLinkWeight~45_combout\ = (!\c3|currAdjNeuronData\(1) & (!\c3|currAdjNeuronData\(0) & !\c3|currAdjNeuronData\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currAdjNeuronData\(1),
	datac => \c3|currAdjNeuronData\(0),
	datad => \c3|currAdjNeuronData\(2),
	combout => \c3|adjMatrixLinkWeight~45_combout\);

-- Location: LCCOMB_X18_Y5_N28
\c3|currWord~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currWord~2_combout\ = \c3|currWord~q\ $ (((!\c3|currLinksArrayId\(4) & (!\c3|CMD\(0) & \c3|adjMatrixLinkWeight~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(4),
	datab => \c3|CMD\(0),
	datac => \c3|currWord~q\,
	datad => \c3|adjMatrixLinkWeight~45_combout\,
	combout => \c3|currWord~2_combout\);

-- Location: FF_X18_Y5_N29
\c3|currWord\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currWord~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currWord~q\);

-- Location: LCCOMB_X18_Y5_N20
\c3|ram_data_save~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save~11_combout\ = (!\c3|currAdjNeuronData\(1) & (!\c3|currWord~q\ & (!\c3|currAdjNeuronData\(0) & !\c3|currAdjNeuronData\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(1),
	datab => \c3|currWord~q\,
	datac => \c3|currAdjNeuronData\(0),
	datad => \c3|currAdjNeuronData\(2),
	combout => \c3|ram_data_save~11_combout\);

-- Location: LCCOMB_X18_Y5_N12
\c3|currAdjNeuronData[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currAdjNeuronData[0]~0_combout\ = \c3|currAdjNeuronData\(0) $ (((!\c3|adjMatrixLinkWeight~44_combout\ & (!\c3|ram_data_save~11_combout\ & !\c3|currAdjNeuronData\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight~44_combout\,
	datab => \c3|ram_data_save~11_combout\,
	datac => \c3|currAdjNeuronData\(0),
	datad => \c3|currAdjNeuronData\(2),
	combout => \c3|currAdjNeuronData[0]~0_combout\);

-- Location: FF_X18_Y5_N13
\c3|currAdjNeuronData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currAdjNeuronData[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currAdjNeuronData\(0));

-- Location: LCCOMB_X18_Y5_N2
\c3|currAdjNeuronData[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currAdjNeuronData[1]~1_combout\ = \c3|currAdjNeuronData\(1) $ (((!\c3|adjMatrixLinkWeight~44_combout\ & (\c3|currAdjNeuronData\(0) & !\c3|currAdjNeuronData\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight~44_combout\,
	datab => \c3|currAdjNeuronData\(0),
	datac => \c3|currAdjNeuronData\(1),
	datad => \c3|currAdjNeuronData\(2),
	combout => \c3|currAdjNeuronData[1]~1_combout\);

-- Location: FF_X18_Y5_N3
\c3|currAdjNeuronData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currAdjNeuronData[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currAdjNeuronData\(1));

-- Location: LCCOMB_X19_Y8_N30
\c3|adjMatrixLinkWeight~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|adjMatrixLinkWeight~43_combout\ = (!\c3|currAdjNeuronData\(1) & !\c3|currAdjNeuronData\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(1),
	datad => \c3|currAdjNeuronData\(0),
	combout => \c3|adjMatrixLinkWeight~43_combout\);

-- Location: LCCOMB_X18_Y8_N18
\c3|currLinksArrayId[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currLinksArrayId[4]~1_combout\ = (!\c3|CMD\(0) & ((\c3|currLinksArrayId\(4)) # ((\c3|adjMatrixLinkWeight~43_combout\ & \c3|currAdjNeuronData\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight~43_combout\,
	datab => \c3|currLinksArrayId\(4),
	datac => \c3|CMD\(0),
	datad => \c3|currAdjNeuronData\(2),
	combout => \c3|currLinksArrayId[4]~1_combout\);

-- Location: FF_X18_Y8_N1
\c3|currLinksArrayId[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currLinksArrayId~4_combout\,
	ena => \c3|currLinksArrayId[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currLinksArrayId\(2));

-- Location: LCCOMB_X18_Y8_N4
\c3|currLinksArrayId[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currLinksArrayId[4]~0_combout\ = (\c3|currLinksArrayId\(1) & (\c3|currLinksArrayId\(3) & (\c3|currLinksArrayId\(2) & !\c3|currLinksArrayId\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(1),
	datab => \c3|currLinksArrayId\(3),
	datac => \c3|currLinksArrayId\(2),
	datad => \c3|currLinksArrayId\(4),
	combout => \c3|currLinksArrayId[4]~0_combout\);

-- Location: LCCOMB_X18_Y8_N16
\c3|currLinksArrayId[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currLinksArrayId[4]~2_combout\ = (\c3|CMD\(0) & ((\c3|currLinksArrayId\(4)) # ((\c3|currLinksArrayId[4]~0_combout\ & \c3|currLinksArrayId[4]~1_combout\)))) # (!\c3|CMD\(0) & (\c3|currLinksArrayId[4]~0_combout\ & 
-- ((\c3|currLinksArrayId[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|CMD\(0),
	datab => \c3|currLinksArrayId[4]~0_combout\,
	datac => \c3|currLinksArrayId\(4),
	datad => \c3|currLinksArrayId[4]~1_combout\,
	combout => \c3|currLinksArrayId[4]~2_combout\);

-- Location: FF_X18_Y8_N17
\c3|currLinksArrayId[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currLinksArrayId[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currLinksArrayId\(4));

-- Location: LCCOMB_X18_Y8_N10
\c3|currLinksArrayId~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currLinksArrayId~3_combout\ = (!\c3|currLinksArrayId\(1) & !\c3|currLinksArrayId\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|currLinksArrayId\(4),
	combout => \c3|currLinksArrayId~3_combout\);

-- Location: FF_X18_Y8_N11
\c3|currLinksArrayId[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currLinksArrayId~3_combout\,
	ena => \c3|currLinksArrayId[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currLinksArrayId\(1));

-- Location: LCCOMB_X18_Y8_N2
\c3|currLinksArrayId~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currLinksArrayId~5_combout\ = (!\c3|currLinksArrayId\(4) & (\c3|currLinksArrayId\(3) $ (((\c3|currLinksArrayId\(1) & \c3|currLinksArrayId\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(1),
	datab => \c3|currLinksArrayId\(4),
	datac => \c3|currLinksArrayId\(3),
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|currLinksArrayId~5_combout\);

-- Location: FF_X18_Y8_N3
\c3|currLinksArrayId[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currLinksArrayId~5_combout\,
	ena => \c3|currLinksArrayId[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currLinksArrayId\(3));

-- Location: LCCOMB_X18_Y8_N28
\c3|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add2~0_combout\ = (\c3|adjMatField~q\ & ((\c3|currLinksArrayId\(2)))) # (!\c3|adjMatField~q\ & (\c3|currLinksArrayId\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(1),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|Add2~0_combout\);

-- Location: LCCOMB_X18_Y9_N24
\c3|linksWeightArray~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|linksWeightArray~256_combout\ = (!\c3|currLinksArrayId\(3) & (!\c3|currLinksArrayId\(1) & !\c3|currLinksArrayId\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|linksWeightArray~256_combout\);

-- Location: LCCOMB_X18_Y8_N12
\c3|adjNeuronParentId1D~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|adjNeuronParentId1D~0_combout\ = (\c3|adjMatField~q\ & (\c3|currLinksArrayId\(1))) # (!\c3|adjMatField~q\ & ((\c3|currLinksArrayId\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(1),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|adjNeuronParentId1D~0_combout\);

-- Location: LCCOMB_X19_Y8_N24
\c3|ram_data_save[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[0]~12_combout\ = (\c3|currAdjNeuronData\(2) & (((\c3|adjNeuronParentId1D~0_combout\)))) # (!\c3|currAdjNeuronData\(2) & (\c3|linksWeightArray~256_combout\ & (\c3|currWord~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|linksWeightArray~256_combout\,
	datab => \c3|currWord~q\,
	datac => \c3|currAdjNeuronData\(2),
	datad => \c3|adjNeuronParentId1D~0_combout\,
	combout => \c3|ram_data_save[0]~12_combout\);

-- Location: LCCOMB_X19_Y8_N6
\c3|ram_data_save[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[0]~13_combout\ = (\c3|currAdjNeuronData\(0) & (((\c3|adjMatField~q\) # (\c3|currAdjNeuronData\(1))))) # (!\c3|currAdjNeuronData\(0) & (\c3|ram_data_save[0]~12_combout\ & ((!\c3|currAdjNeuronData\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(0),
	datab => \c3|ram_data_save[0]~12_combout\,
	datac => \c3|adjMatField~q\,
	datad => \c3|currAdjNeuronData\(1),
	combout => \c3|ram_data_save[0]~13_combout\);

-- Location: LCCOMB_X19_Y8_N26
\c3|ram_data_save[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[0]~14_combout\ = (\c3|ram_data_save[0]~13_combout\ & (((\c3|Add2~0_combout\) # (!\c3|currAdjNeuronData\(1))))) # (!\c3|ram_data_save[0]~13_combout\ & (\c3|currLinksArrayId\(3) & ((\c3|currAdjNeuronData\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datab => \c3|Add2~0_combout\,
	datac => \c3|ram_data_save[0]~13_combout\,
	datad => \c3|currAdjNeuronData\(1),
	combout => \c3|ram_data_save[0]~14_combout\);

-- Location: LCCOMB_X18_Y5_N16
\c3|ram_data_save[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[0]~22_combout\ = (!\c3|adjMatrixLinkWeight~44_combout\ & (((!\c3|currAdjNeuronData\(1) & !\c3|currAdjNeuronData\(0))) # (!\c3|currAdjNeuronData\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight~44_combout\,
	datab => \c3|currAdjNeuronData\(1),
	datac => \c3|currAdjNeuronData\(0),
	datad => \c3|currAdjNeuronData\(2),
	combout => \c3|ram_data_save[0]~22_combout\);

-- Location: FF_X19_Y8_N27
\c3|ram_data_save[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save[0]~14_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save\(0));

-- Location: LCCOMB_X19_Y5_N0
\c2|DQ[0]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[0]~reg0feeder_combout\ = \c3|ram_data_save\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|ram_data_save\(0),
	combout => \c2|DQ[0]~reg0feeder_combout\);

-- Location: LCCOMB_X23_Y3_N0
\c2|n_s[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[0]~24_combout\ = \c2|n_s\(0) $ (VCC)
-- \c2|n_s[0]~25\ = CARRY(\c2|n_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(0),
	datad => VCC,
	combout => \c2|n_s[0]~24_combout\,
	cout => \c2|n_s[0]~25\);

-- Location: LCCOMB_X22_Y3_N2
\c2|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal13~0_combout\ = (\c2|LessThan4~2_combout\ & (!\c2|n_s\(1) & (!\c2|n_s\(0) & !\c2|n_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LessThan4~2_combout\,
	datab => \c2|n_s\(1),
	datac => \c2|n_s\(0),
	datad => \c2|n_s\(2),
	combout => \c2|Equal13~0_combout\);

-- Location: LCCOMB_X22_Y5_N30
\c2|LDQM~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LDQM~7_combout\ = (\c2|n_s\(0) & (!\c2|n_s\(2) & (\c2|LessThan4~2_combout\ & !\c2|n_s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(0),
	datab => \c2|n_s\(2),
	datac => \c2|LessThan4~2_combout\,
	datad => \c2|n_s\(1),
	combout => \c2|LDQM~7_combout\);

-- Location: LCCOMB_X23_Y6_N26
\c2|CMD~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~9_combout\ = ((!\c2|CMD\(3) & ((\c2|LDQM~7_combout\) # (!\c2|WE~2_combout\)))) # (!\c2|n_s[3]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LDQM~7_combout\,
	datab => \c2|WE~2_combout\,
	datac => \c2|CMD\(3),
	datad => \c2|n_s[3]~22_combout\,
	combout => \c2|CMD~9_combout\);

-- Location: LCCOMB_X23_Y6_N20
\c2|CMD~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~10_combout\ = (\c2|LDQM~7_combout\) # ((\c2|CMD\(0) & (\c2|CMD\(1) & \c2|CMD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|CMD\(1),
	datac => \c2|CMD\(3),
	datad => \c2|LDQM~7_combout\,
	combout => \c2|CMD~10_combout\);

-- Location: LCCOMB_X23_Y6_N14
\c2|CMD~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~11_combout\ = (\c2|CMD\(2) & ((\c2|Equal13~0_combout\ & ((!\c2|CMD~10_combout\))) # (!\c2|Equal13~0_combout\ & (\c2|CMD~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD~9_combout\,
	datab => \c2|CMD~10_combout\,
	datac => \c2|Equal13~0_combout\,
	datad => \c2|CMD\(2),
	combout => \c2|CMD~11_combout\);

-- Location: LCCOMB_X22_Y3_N18
\c2|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal6~0_combout\ = (\c2|LessThan4~2_combout\ & (\c2|n_s\(1) & (\c2|n_s\(0) & !\c2|n_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LessThan4~2_combout\,
	datab => \c2|n_s\(1),
	datac => \c2|n_s\(0),
	datad => \c2|n_s\(2),
	combout => \c2|Equal6~0_combout\);

-- Location: LCCOMB_X23_Y6_N0
\c2|CMD~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~12_combout\ = (!\c2|CMD\(2) & (\c2|CMD\(1) & (!\c2|CMD\(3) & \c2|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(2),
	datab => \c2|CMD\(1),
	datac => \c2|CMD\(3),
	datad => \c2|Equal6~0_combout\,
	combout => \c2|CMD~12_combout\);

-- Location: LCCOMB_X23_Y6_N6
\c2|CMD~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~13_combout\ = (\c2|LDQM~7_combout\ & (\c2|CMD\(3) & (!\c2|CMD\(1)))) # (!\c2|LDQM~7_combout\ & (((\c2|CMD~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LDQM~7_combout\,
	datab => \c2|CMD\(3),
	datac => \c2|CMD\(1),
	datad => \c2|CMD~12_combout\,
	combout => \c2|CMD~13_combout\);

-- Location: LCCOMB_X23_Y6_N30
\c2|CMD~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~14_combout\ = (\c2|CMD~11_combout\) # ((\c2|CMD\(0) & (!\c2|Equal13~0_combout\ & \c2|CMD~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|CMD~11_combout\,
	datac => \c2|Equal13~0_combout\,
	datad => \c2|CMD~13_combout\,
	combout => \c2|CMD~14_combout\);

-- Location: FF_X23_Y6_N31
\c2|CMD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|CMD~14_combout\,
	ena => \c2|ALT_INV_CMD\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|CMD\(2));

-- Location: LCCOMB_X18_Y8_N8
\c3|ram_data_save_do~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save_do~0_combout\ = (\c3|CMD\(0) & (\c3|ram_data_save_do~q\)) # (!\c3|CMD\(0) & ((!\c3|currLinksArrayId\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|CMD\(0),
	datac => \c3|ram_data_save_do~q\,
	datad => \c3|currLinksArrayId\(4),
	combout => \c3|ram_data_save_do~0_combout\);

-- Location: FF_X18_Y8_N9
\c3|ram_data_save_do\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save_do~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save_do~q\);

-- Location: LCCOMB_X23_Y5_N18
\c2|CMD[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[0]~23_combout\ = (!\c2|CMD\(1) & (!\c2|CMD\(3) & ((\c3|ram_data_save_do~q\) # (!\c2|CMD\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datab => \c2|CMD\(3),
	datac => \c2|CMD\(2),
	datad => \c3|ram_data_save_do~q\,
	combout => \c2|CMD[0]~23_combout\);

-- Location: LCCOMB_X23_Y5_N10
\c2|CMD[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~35_combout\ = (\c2|CMD\(0) & (((\c2|CMD\(2)) # (!\c2|CMD\(3))) # (!\c2|CMD\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datab => \c2|CMD\(0),
	datac => \c2|CMD\(2),
	datad => \c2|CMD\(3),
	combout => \c2|CMD[1]~35_combout\);

-- Location: LCCOMB_X23_Y5_N30
\c2|CMD[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~36_combout\ = (\c2|CMD[1]~33_combout\ & (((\c2|CMD\(1))))) # (!\c2|CMD[1]~33_combout\ & ((\c2|CMD[1]~35_combout\ & (\c2|CMD[0]~23_combout\)) # (!\c2|CMD[1]~35_combout\ & ((\c2|CMD\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD[1]~33_combout\,
	datab => \c2|CMD[0]~23_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|CMD[1]~35_combout\,
	combout => \c2|CMD[1]~36_combout\);

-- Location: FF_X23_Y5_N31
\c2|CMD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|CMD[1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|CMD\(1));

-- Location: LCCOMB_X22_Y6_N14
\c2|n_s[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~22_combout\ = (\c2|CMD\(1) & \c2|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|CMD\(1),
	datad => \c2|CMD\(0),
	combout => \c2|n_s[3]~22_combout\);

-- Location: LCCOMB_X23_Y6_N24
\c2|CMD~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~15_combout\ = (\c2|CMD\(3) & (\c2|CMD\(0) & (!\c2|CMD\(1) & !\c2|CMD\(2)))) # (!\c2|CMD\(3) & (((\c2|CMD\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|CMD\(3),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|CMD~15_combout\);

-- Location: LCCOMB_X23_Y6_N2
\c2|CMD~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~16_combout\ = (\c2|Equal13~0_combout\ & (((\c2|CMD\(3))))) # (!\c2|Equal13~0_combout\ & (\c2|CMD~15_combout\ & ((\c2|WE~2_combout\) # (\c2|CMD\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~2_combout\,
	datab => \c2|Equal13~0_combout\,
	datac => \c2|CMD\(3),
	datad => \c2|CMD~15_combout\,
	combout => \c2|CMD~16_combout\);

-- Location: LCCOMB_X23_Y6_N4
\c2|CMD~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~17_combout\ = (\c2|CMD~16_combout\ & (!\c2|LDQM~7_combout\ & ((\c2|n_s[3]~22_combout\) # (\c2|CMD\(3))))) # (!\c2|CMD~16_combout\ & (((\c2|CMD\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s[3]~22_combout\,
	datab => \c2|CMD~16_combout\,
	datac => \c2|CMD\(3),
	datad => \c2|LDQM~7_combout\,
	combout => \c2|CMD~17_combout\);

-- Location: FF_X23_Y6_N5
\c2|CMD[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|CMD~17_combout\,
	ena => \c2|ALT_INV_CMD\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|CMD\(3));

-- Location: LCCOMB_X21_Y4_N12
\c2|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal7~0_combout\ = (!\c2|CMD\(3) & (\c2|CMD\(0) & !\c2|CMD\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(3),
	datac => \c2|CMD\(0),
	datad => \c2|CMD\(4),
	combout => \c2|Equal7~0_combout\);

-- Location: LCCOMB_X21_Y4_N28
\c2|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal7~1_combout\ = (\c2|Equal7~0_combout\ & (!\c2|CMD\(1) & \c2|CMD\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~0_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|Equal7~1_combout\);

-- Location: LCCOMB_X21_Y3_N28
\c2|n_s[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~28_combout\ = (\c2|Equal13~0_combout\ & ((\c2|CMD\(4)) # ((\c2|LessThan4~2_combout\ & \c2|Equal7~1_combout\)))) # (!\c2|Equal13~0_combout\ & (\c2|LessThan4~2_combout\ & (\c2|Equal7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal13~0_combout\,
	datab => \c2|LessThan4~2_combout\,
	datac => \c2|Equal7~1_combout\,
	datad => \c2|CMD\(4),
	combout => \c2|n_s[3]~28_combout\);

-- Location: LCCOMB_X21_Y3_N14
\c2|n_s[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~29_combout\ = (\c2|CMD\(0) & (\c2|CMD\(1) & !\c2|CMD\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|n_s[3]~29_combout\);

-- Location: LCCOMB_X22_Y3_N12
\c2|n_s[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~30_combout\ = (!\c2|CMD\(0) & (!\c2|CMD\(1) & !\c2|CMD\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(3),
	combout => \c2|n_s[3]~30_combout\);

-- Location: LCCOMB_X21_Y3_N8
\c2|n_s[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~31_combout\ = (\c2|n_s\(3) & (\c2|n_s[3]~30_combout\ & (!\c2|n_s\(2) & !\c2|n_s\(1)))) # (!\c2|n_s\(3) & ((\c2|n_s[3]~30_combout\) # ((!\c2|n_s\(2) & !\c2|n_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(3),
	datab => \c2|n_s[3]~30_combout\,
	datac => \c2|n_s\(2),
	datad => \c2|n_s\(1),
	combout => \c2|n_s[3]~31_combout\);

-- Location: LCCOMB_X23_Y3_N6
\c2|n_s[3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~56_combout\ = (\c2|n_s\(3) & (!\c2|n_s[2]~55\)) # (!\c2|n_s\(3) & ((\c2|n_s[2]~55\) # (GND)))
-- \c2|n_s[3]~57\ = CARRY((!\c2|n_s[2]~55\) # (!\c2|n_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(3),
	datad => VCC,
	cin => \c2|n_s[2]~55\,
	combout => \c2|n_s[3]~56_combout\,
	cout => \c2|n_s[3]~57\);

-- Location: LCCOMB_X23_Y3_N8
\c2|n_s[4]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[4]~58_combout\ = (\c2|n_s\(4) & (\c2|n_s[3]~57\ $ (GND))) # (!\c2|n_s\(4) & (!\c2|n_s[3]~57\ & VCC))
-- \c2|n_s[4]~59\ = CARRY((\c2|n_s\(4) & !\c2|n_s[3]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(4),
	datad => VCC,
	cin => \c2|n_s[3]~57\,
	combout => \c2|n_s[4]~58_combout\,
	cout => \c2|n_s[4]~59\);

-- Location: LCCOMB_X23_Y4_N28
\c2|n_s[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~21_combout\ = (\c2|CMD\(0) & (\c2|CMD\(3) & (\c2|CMD\(1) $ (\c2|CMD\(2))))) # (!\c2|CMD\(0) & ((\c2|CMD\(1) & (\c2|CMD\(3))) # (!\c2|CMD\(1) & ((\c2|CMD\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(3),
	datab => \c2|CMD\(0),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|n_s[3]~21_combout\);

-- Location: LCCOMB_X23_Y4_N30
\c2|n_s[3]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~81_combout\ = (\c2|n_s[3]~21_combout\) # (\c2|CMD\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s[3]~21_combout\,
	datac => \c2|CMD\(4),
	combout => \c2|n_s[3]~81_combout\);

-- Location: LCCOMB_X23_Y6_N16
\c2|n_s[3]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~52_combout\ = ((!\c2|CMD\(3) & ((\c2|CMD\(1)) # (!\c3|ram_data_save_do~q\)))) # (!\c2|CMD\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|ram_data_save_do~q\,
	datab => \c2|CMD\(3),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|n_s[3]~52_combout\);

-- Location: LCCOMB_X22_Y4_N30
\c2|n_s[3]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~80_combout\ = ((\c2|CMD\(1) & \c2|CMD\(0))) # (!\c2|LDQM~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|CMD\(1),
	datac => \c2|LDQM~7_combout\,
	datad => \c2|CMD\(0),
	combout => \c2|n_s[3]~80_combout\);

-- Location: LCCOMB_X22_Y3_N30
\c2|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal1~4_combout\ = (\c2|n_s\(3) & (!\c2|n_s\(2) & (!\c2|n_s\(0) & \c2|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(3),
	datab => \c2|n_s\(2),
	datac => \c2|n_s\(0),
	datad => \c2|Equal1~3_combout\,
	combout => \c2|Equal1~4_combout\);

-- Location: LCCOMB_X23_Y5_N4
\c2|n_s[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~23_combout\ = \c2|CMD\(1) $ (\c2|CMD\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datac => \c2|CMD\(2),
	combout => \c2|n_s[3]~23_combout\);

-- Location: LCCOMB_X22_Y3_N10
\c2|n_s[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~43_combout\ = (\c2|n_s[3]~30_combout\ & (\c2|n_s\(1) & (\c2|Equal1~4_combout\))) # (!\c2|n_s[3]~30_combout\ & (((\c2|WE~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s[3]~30_combout\,
	datab => \c2|n_s\(1),
	datac => \c2|Equal1~4_combout\,
	datad => \c2|WE~2_combout\,
	combout => \c2|n_s[3]~43_combout\);

-- Location: LCCOMB_X22_Y3_N4
\c2|n_s[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~44_combout\ = (\c2|n_s[3]~29_combout\ & (\c2|Equal6~0_combout\)) # (!\c2|n_s[3]~29_combout\ & (((!\c2|n_s[3]~23_combout\ & \c2|n_s[3]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s[3]~29_combout\,
	datab => \c2|Equal6~0_combout\,
	datac => \c2|n_s[3]~23_combout\,
	datad => \c2|n_s[3]~43_combout\,
	combout => \c2|n_s[3]~44_combout\);

-- Location: LCCOMB_X21_Y3_N22
\c2|n_s[3]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~47_combout\ = (\c2|CMD\(1) & (!\c2|CMD\(0) & !\c2|CMD\(2))) # (!\c2|CMD\(1) & ((\c2|CMD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|n_s[3]~47_combout\);

-- Location: LCCOMB_X22_Y3_N0
\c2|n_s[3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~48_combout\ = (\c2|n_s[3]~44_combout\) # ((\c2|Equal1~4_combout\ & (!\c2|n_s\(1) & \c2|n_s[3]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal1~4_combout\,
	datab => \c2|n_s\(1),
	datac => \c2|n_s[3]~44_combout\,
	datad => \c2|n_s[3]~47_combout\,
	combout => \c2|n_s[3]~48_combout\);

-- Location: LCCOMB_X22_Y4_N28
\c2|n_s[3]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~49_combout\ = (\c2|CMD\(0) & (((\c2|n_s[3]~48_combout\)))) # (!\c2|CMD\(0) & ((\c2|CMD\(1) & ((\c2|n_s[3]~48_combout\))) # (!\c2|CMD\(1) & (\c2|LDQM~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|CMD\(1),
	datac => \c2|LDQM~7_combout\,
	datad => \c2|n_s[3]~48_combout\,
	combout => \c2|n_s[3]~49_combout\);

-- Location: LCCOMB_X22_Y4_N2
\c2|n_s[3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~50_combout\ = (\c2|CMD\(2) & (((\c2|CMD\(3)) # (!\c2|n_s[3]~49_combout\)))) # (!\c2|CMD\(2) & (!\c2|n_s[3]~48_combout\ & (!\c2|CMD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(2),
	datab => \c2|n_s[3]~48_combout\,
	datac => \c2|CMD\(3),
	datad => \c2|n_s[3]~49_combout\,
	combout => \c2|n_s[3]~50_combout\);

-- Location: LCCOMB_X22_Y3_N6
\c2|n_s[3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~45_combout\ = (\c2|n_s[3]~44_combout\) # ((\c2|Equal1~4_combout\ & (!\c2|n_s\(1) & \c2|CMD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal1~4_combout\,
	datab => \c2|n_s\(1),
	datac => \c2|n_s[3]~44_combout\,
	datad => \c2|CMD\(2),
	combout => \c2|n_s[3]~45_combout\);

-- Location: LCCOMB_X22_Y4_N18
\c2|n_s[3]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~46_combout\ = (\c2|CMD\(0) & (((\c2|LDQM~7_combout\)))) # (!\c2|CMD\(0) & ((\c2|CMD\(1) & (\c2|LDQM~7_combout\)) # (!\c2|CMD\(1) & ((\c2|n_s[3]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|CMD\(1),
	datac => \c2|LDQM~7_combout\,
	datad => \c2|n_s[3]~45_combout\,
	combout => \c2|n_s[3]~46_combout\);

-- Location: LCCOMB_X22_Y4_N4
\c2|n_s[3]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~51_combout\ = (\c2|n_s[3]~50_combout\ & ((\c2|n_s[3]~80_combout\) # ((!\c2|CMD\(3))))) # (!\c2|n_s[3]~50_combout\ & (((\c2|CMD\(3) & !\c2|n_s[3]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s[3]~80_combout\,
	datab => \c2|n_s[3]~50_combout\,
	datac => \c2|CMD\(3),
	datad => \c2|n_s[3]~46_combout\,
	combout => \c2|n_s[3]~51_combout\);

-- Location: LCCOMB_X23_Y3_N30
\c2|n_s[3]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~53_combout\ = (!\c2|n_s[3]~81_combout\ & (((\c2|n_s[3]~40_combout\) # (!\c2|n_s[3]~51_combout\)) # (!\c2|n_s[3]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s[3]~81_combout\,
	datab => \c2|n_s[3]~52_combout\,
	datac => \c2|n_s[3]~40_combout\,
	datad => \c2|n_s[3]~51_combout\,
	combout => \c2|n_s[3]~53_combout\);

-- Location: FF_X23_Y3_N9
\c2|n_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[4]~58_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(4));

-- Location: LCCOMB_X23_Y3_N10
\c2|n_s[5]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[5]~60_combout\ = (\c2|n_s\(5) & (!\c2|n_s[4]~59\)) # (!\c2|n_s\(5) & ((\c2|n_s[4]~59\) # (GND)))
-- \c2|n_s[5]~61\ = CARRY((!\c2|n_s[4]~59\) # (!\c2|n_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(5),
	datad => VCC,
	cin => \c2|n_s[4]~59\,
	combout => \c2|n_s[5]~60_combout\,
	cout => \c2|n_s[5]~61\);

-- Location: FF_X23_Y3_N11
\c2|n_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[5]~60_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(5));

-- Location: LCCOMB_X23_Y3_N12
\c2|n_s[6]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[6]~62_combout\ = (\c2|n_s\(6) & (\c2|n_s[5]~61\ $ (GND))) # (!\c2|n_s\(6) & (!\c2|n_s[5]~61\ & VCC))
-- \c2|n_s[6]~63\ = CARRY((\c2|n_s\(6) & !\c2|n_s[5]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(6),
	datad => VCC,
	cin => \c2|n_s[5]~61\,
	combout => \c2|n_s[6]~62_combout\,
	cout => \c2|n_s[6]~63\);

-- Location: FF_X23_Y3_N13
\c2|n_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[6]~62_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(6));

-- Location: LCCOMB_X23_Y3_N14
\c2|n_s[7]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[7]~64_combout\ = (\c2|n_s\(7) & (!\c2|n_s[6]~63\)) # (!\c2|n_s\(7) & ((\c2|n_s[6]~63\) # (GND)))
-- \c2|n_s[7]~65\ = CARRY((!\c2|n_s[6]~63\) # (!\c2|n_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(7),
	datad => VCC,
	cin => \c2|n_s[6]~63\,
	combout => \c2|n_s[7]~64_combout\,
	cout => \c2|n_s[7]~65\);

-- Location: FF_X23_Y3_N15
\c2|n_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[7]~64_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(7));

-- Location: LCCOMB_X23_Y3_N16
\c2|n_s[8]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[8]~66_combout\ = (\c2|n_s\(8) & (\c2|n_s[7]~65\ $ (GND))) # (!\c2|n_s\(8) & (!\c2|n_s[7]~65\ & VCC))
-- \c2|n_s[8]~67\ = CARRY((\c2|n_s\(8) & !\c2|n_s[7]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(8),
	datad => VCC,
	cin => \c2|n_s[7]~65\,
	combout => \c2|n_s[8]~66_combout\,
	cout => \c2|n_s[8]~67\);

-- Location: FF_X23_Y3_N17
\c2|n_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[8]~66_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(8));

-- Location: LCCOMB_X23_Y3_N18
\c2|n_s[9]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[9]~68_combout\ = (\c2|n_s\(9) & (!\c2|n_s[8]~67\)) # (!\c2|n_s\(9) & ((\c2|n_s[8]~67\) # (GND)))
-- \c2|n_s[9]~69\ = CARRY((!\c2|n_s[8]~67\) # (!\c2|n_s\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(9),
	datad => VCC,
	cin => \c2|n_s[8]~67\,
	combout => \c2|n_s[9]~68_combout\,
	cout => \c2|n_s[9]~69\);

-- Location: FF_X23_Y3_N19
\c2|n_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[9]~68_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(9));

-- Location: LCCOMB_X23_Y3_N20
\c2|n_s[10]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[10]~70_combout\ = (\c2|n_s\(10) & (\c2|n_s[9]~69\ $ (GND))) # (!\c2|n_s\(10) & (!\c2|n_s[9]~69\ & VCC))
-- \c2|n_s[10]~71\ = CARRY((\c2|n_s\(10) & !\c2|n_s[9]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(10),
	datad => VCC,
	cin => \c2|n_s[9]~69\,
	combout => \c2|n_s[10]~70_combout\,
	cout => \c2|n_s[10]~71\);

-- Location: FF_X23_Y3_N21
\c2|n_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[10]~70_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(10));

-- Location: LCCOMB_X23_Y3_N22
\c2|n_s[11]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[11]~72_combout\ = (\c2|n_s\(11) & (!\c2|n_s[10]~71\)) # (!\c2|n_s\(11) & ((\c2|n_s[10]~71\) # (GND)))
-- \c2|n_s[11]~73\ = CARRY((!\c2|n_s[10]~71\) # (!\c2|n_s\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(11),
	datad => VCC,
	cin => \c2|n_s[10]~71\,
	combout => \c2|n_s[11]~72_combout\,
	cout => \c2|n_s[11]~73\);

-- Location: FF_X23_Y3_N23
\c2|n_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[11]~72_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(11));

-- Location: LCCOMB_X23_Y3_N24
\c2|n_s[12]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[12]~74_combout\ = (\c2|n_s\(12) & (\c2|n_s[11]~73\ $ (GND))) # (!\c2|n_s\(12) & (!\c2|n_s[11]~73\ & VCC))
-- \c2|n_s[12]~75\ = CARRY((\c2|n_s\(12) & !\c2|n_s[11]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(12),
	datad => VCC,
	cin => \c2|n_s[11]~73\,
	combout => \c2|n_s[12]~74_combout\,
	cout => \c2|n_s[12]~75\);

-- Location: FF_X23_Y3_N25
\c2|n_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[12]~74_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(12));

-- Location: LCCOMB_X23_Y3_N26
\c2|n_s[13]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[13]~76_combout\ = (\c2|n_s\(13) & (!\c2|n_s[12]~75\)) # (!\c2|n_s\(13) & ((\c2|n_s[12]~75\) # (GND)))
-- \c2|n_s[13]~77\ = CARRY((!\c2|n_s[12]~75\) # (!\c2|n_s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(13),
	datad => VCC,
	cin => \c2|n_s[12]~75\,
	combout => \c2|n_s[13]~76_combout\,
	cout => \c2|n_s[13]~77\);

-- Location: FF_X23_Y3_N27
\c2|n_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[13]~76_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(13));

-- Location: LCCOMB_X23_Y3_N28
\c2|n_s[14]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[14]~78_combout\ = \c2|n_s[13]~77\ $ (!\c2|n_s\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c2|n_s\(14),
	cin => \c2|n_s[13]~77\,
	combout => \c2|n_s[14]~78_combout\);

-- Location: FF_X23_Y3_N29
\c2|n_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[14]~78_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(14));

-- Location: LCCOMB_X22_Y3_N20
\c2|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal1~2_combout\ = (!\c2|n_s\(14) & (!\c2|n_s\(13) & !\c2|n_s\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(14),
	datac => \c2|n_s\(13),
	datad => \c2|n_s\(12),
	combout => \c2|Equal1~2_combout\);

-- Location: LCCOMB_X22_Y3_N14
\c2|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal1~1_combout\ = (!\c2|n_s\(10) & (!\c2|n_s\(11) & (!\c2|n_s\(9) & !\c2|n_s\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(10),
	datab => \c2|n_s\(11),
	datac => \c2|n_s\(9),
	datad => \c2|n_s\(8),
	combout => \c2|Equal1~1_combout\);

-- Location: LCCOMB_X22_Y3_N28
\c2|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal1~0_combout\ = (!\c2|n_s\(7) & (!\c2|n_s\(4) & (!\c2|n_s\(5) & !\c2|n_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(7),
	datab => \c2|n_s\(4),
	datac => \c2|n_s\(5),
	datad => \c2|n_s\(6),
	combout => \c2|Equal1~0_combout\);

-- Location: LCCOMB_X22_Y3_N8
\c2|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal1~3_combout\ = (\c2|Equal1~2_combout\ & (\c2|Equal1~1_combout\ & \c2|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|Equal1~2_combout\,
	datac => \c2|Equal1~1_combout\,
	datad => \c2|Equal1~0_combout\,
	combout => \c2|Equal1~3_combout\);

-- Location: LCCOMB_X22_Y3_N24
\c2|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LessThan3~0_combout\ = (\c2|LessThan4~2_combout\ & (!\c2|n_s\(2) & ((!\c2|n_s\(0)) # (!\c2|n_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LessThan4~2_combout\,
	datab => \c2|n_s\(1),
	datac => \c2|n_s\(0),
	datad => \c2|n_s\(2),
	combout => \c2|LessThan3~0_combout\);

-- Location: LCCOMB_X21_Y3_N30
\c2|n_s[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~32_combout\ = (\c2|n_s[3]~29_combout\ & (((\c2|LessThan3~0_combout\)))) # (!\c2|n_s[3]~29_combout\ & (\c2|n_s[3]~31_combout\ & (\c2|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s[3]~29_combout\,
	datab => \c2|n_s[3]~31_combout\,
	datac => \c2|Equal1~3_combout\,
	datad => \c2|LessThan3~0_combout\,
	combout => \c2|n_s[3]~32_combout\);

-- Location: LCCOMB_X21_Y3_N24
\c2|n_s[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~33_combout\ = (\c2|n_s[3]~32_combout\ & (\c2|Equal13~0_combout\ $ (((\c2|n_s[3]~29_combout\) # (!\c2|CMD\(2)))))) # (!\c2|n_s[3]~32_combout\ & (\c2|Equal13~0_combout\ & ((\c2|CMD\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal13~0_combout\,
	datab => \c2|n_s[3]~29_combout\,
	datac => \c2|n_s[3]~32_combout\,
	datad => \c2|CMD\(2),
	combout => \c2|n_s[3]~33_combout\);

-- Location: LCCOMB_X21_Y3_N6
\c2|n_s[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~34_combout\ = (\c2|CMD\(2) & (\c2|Equal1~3_combout\ & (\c2|n_s[3]~31_combout\))) # (!\c2|CMD\(2) & (((\c2|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(2),
	datab => \c2|Equal1~3_combout\,
	datac => \c2|n_s[3]~31_combout\,
	datad => \c2|LessThan4~2_combout\,
	combout => \c2|n_s[3]~34_combout\);

-- Location: LCCOMB_X21_Y3_N4
\c2|n_s[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~35_combout\ = (\c2|n_s[3]~29_combout\ & ((\c2|LessThan3~0_combout\))) # (!\c2|n_s[3]~29_combout\ & (\c2|n_s[3]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s[3]~34_combout\,
	datac => \c2|n_s[3]~29_combout\,
	datad => \c2|LessThan3~0_combout\,
	combout => \c2|n_s[3]~35_combout\);

-- Location: LCCOMB_X21_Y3_N10
\c2|n_s[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~36_combout\ = (\c2|Equal13~0_combout\ & (((\c2|CMD\(1)) # (!\c2|CMD\(0))))) # (!\c2|Equal13~0_combout\ & (\c2|n_s[3]~35_combout\ & (\c2|CMD\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal13~0_combout\,
	datab => \c2|n_s[3]~35_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(0),
	combout => \c2|n_s[3]~36_combout\);

-- Location: LCCOMB_X21_Y3_N12
\c2|n_s[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~37_combout\ = (\c2|CMD\(1) & (((\c2|LessThan4~2_combout\)))) # (!\c2|CMD\(1) & (\c2|Equal1~3_combout\ & (\c2|n_s[3]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datab => \c2|Equal1~3_combout\,
	datac => \c2|n_s[3]~31_combout\,
	datad => \c2|LessThan4~2_combout\,
	combout => \c2|n_s[3]~37_combout\);

-- Location: LCCOMB_X21_Y3_N26
\c2|n_s[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~38_combout\ = (\c2|Equal13~0_combout\) # ((\c2|n_s[3]~29_combout\ & ((\c2|LessThan3~0_combout\))) # (!\c2|n_s[3]~29_combout\ & (\c2|n_s[3]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s[3]~37_combout\,
	datab => \c2|LessThan3~0_combout\,
	datac => \c2|n_s[3]~29_combout\,
	datad => \c2|Equal13~0_combout\,
	combout => \c2|n_s[3]~38_combout\);

-- Location: LCCOMB_X21_Y3_N0
\c2|n_s[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~39_combout\ = (\c2|CMD\(3) & (((\c2|CMD\(2))))) # (!\c2|CMD\(3) & ((\c2|CMD\(2) & (\c2|n_s[3]~36_combout\)) # (!\c2|CMD\(2) & ((\c2|n_s[3]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s[3]~36_combout\,
	datab => \c2|CMD\(3),
	datac => \c2|n_s[3]~38_combout\,
	datad => \c2|CMD\(2),
	combout => \c2|n_s[3]~39_combout\);

-- Location: LCCOMB_X21_Y3_N20
\c2|n_s[3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~82_combout\ = (\c2|CMD\(0) & (((!\c2|CMD\(1) & \c2|n_s[3]~39_combout\)))) # (!\c2|CMD\(0) & ((\c2|n_s[3]~39_combout\) # ((\c2|n_s[3]~33_combout\ & !\c2|CMD\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|n_s[3]~33_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|n_s[3]~39_combout\,
	combout => \c2|n_s[3]~82_combout\);

-- Location: LCCOMB_X21_Y3_N18
\c2|n_s[3]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~83_combout\ = (\c2|CMD\(3) & ((\c2|Equal13~0_combout\ & (\c2|n_s[3]~82_combout\ $ (!\c2|n_s[3]~39_combout\))) # (!\c2|Equal13~0_combout\ & (\c2|n_s[3]~82_combout\ & !\c2|n_s[3]~39_combout\)))) # (!\c2|CMD\(3) & (((\c2|n_s[3]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal13~0_combout\,
	datab => \c2|n_s[3]~82_combout\,
	datac => \c2|CMD\(3),
	datad => \c2|n_s[3]~39_combout\,
	combout => \c2|n_s[3]~83_combout\);

-- Location: LCCOMB_X21_Y3_N2
\c2|n_s[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~40_combout\ = (\c2|n_s[3]~28_combout\) # ((!\c2|CMD\(4) & (!\c2|Equal7~1_combout\ & \c2|n_s[3]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(4),
	datab => \c2|n_s[3]~28_combout\,
	datac => \c2|Equal7~1_combout\,
	datad => \c2|n_s[3]~83_combout\,
	combout => \c2|n_s[3]~40_combout\);

-- Location: LCCOMB_X23_Y5_N8
\c2|n_s[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~41_combout\ = ((\c2|CMD\(1) & (!\c2|CMD\(3))) # (!\c2|CMD\(1) & ((\c2|CMD\(3)) # (!\c3|ram_data_save_do~q\)))) # (!\c2|CMD\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datab => \c2|CMD\(3),
	datac => \c2|CMD\(2),
	datad => \c3|ram_data_save_do~q\,
	combout => \c2|n_s[3]~41_combout\);

-- Location: LCCOMB_X21_Y3_N16
\c2|n_s[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[3]~42_combout\ = ((!\c2|CMD\(4) & (!\c2|n_s[3]~41_combout\ & \c2|CMD\(0)))) # (!\c2|n_s[3]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(4),
	datab => \c2|n_s[3]~40_combout\,
	datac => \c2|n_s[3]~41_combout\,
	datad => \c2|CMD\(0),
	combout => \c2|n_s[3]~42_combout\);

-- Location: FF_X23_Y3_N1
\c2|n_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[0]~24_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(0));

-- Location: LCCOMB_X23_Y3_N2
\c2|n_s[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[1]~26_combout\ = (\c2|n_s\(1) & (!\c2|n_s[0]~25\)) # (!\c2|n_s\(1) & ((\c2|n_s[0]~25\) # (GND)))
-- \c2|n_s[1]~27\ = CARRY((!\c2|n_s[0]~25\) # (!\c2|n_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(1),
	datad => VCC,
	cin => \c2|n_s[0]~25\,
	combout => \c2|n_s[1]~26_combout\,
	cout => \c2|n_s[1]~27\);

-- Location: FF_X23_Y3_N3
\c2|n_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[1]~26_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(1));

-- Location: LCCOMB_X23_Y3_N4
\c2|n_s[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_s[2]~54_combout\ = (\c2|n_s\(2) & (\c2|n_s[1]~27\ $ (GND))) # (!\c2|n_s\(2) & (!\c2|n_s[1]~27\ & VCC))
-- \c2|n_s[2]~55\ = CARRY((\c2|n_s\(2) & !\c2|n_s[1]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(2),
	datad => VCC,
	cin => \c2|n_s[1]~27\,
	combout => \c2|n_s[2]~54_combout\,
	cout => \c2|n_s[2]~55\);

-- Location: FF_X23_Y3_N5
\c2|n_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[2]~54_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(2));

-- Location: FF_X23_Y3_N7
\c2|n_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_s[3]~56_combout\,
	sclr => \c2|n_s[3]~42_combout\,
	ena => \c2|n_s[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_s\(3));

-- Location: LCCOMB_X22_Y3_N22
\c2|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LessThan4~2_combout\ = (!\c2|n_s\(3) & (\c2|Equal1~2_combout\ & (\c2|Equal1~1_combout\ & \c2|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(3),
	datab => \c2|Equal1~2_combout\,
	datac => \c2|Equal1~1_combout\,
	datad => \c2|Equal1~0_combout\,
	combout => \c2|LessThan4~2_combout\);

-- Location: LCCOMB_X22_Y3_N16
\c2|WE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~2_combout\ = (\c2|LessThan4~2_combout\ & (\c2|n_s\(1) & (!\c2|n_s\(0) & !\c2|n_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LessThan4~2_combout\,
	datab => \c2|n_s\(1),
	datac => \c2|n_s\(0),
	datad => \c2|n_s\(2),
	combout => \c2|WE~2_combout\);

-- Location: LCCOMB_X22_Y5_N18
\c2|n_sb[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_sb[3]~0_combout\ = (\c2|Equal1~4_combout\ & (!\c2|LessThan4~2_combout\ & !\c2|n_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|Equal1~4_combout\,
	datac => \c2|LessThan4~2_combout\,
	datad => \c2|n_s\(1),
	combout => \c2|n_sb[3]~0_combout\);

-- Location: LCCOMB_X23_Y5_N26
\c2|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal3~4_combout\ = (\c2|CMD\(1) & !\c2|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(0),
	combout => \c2|Equal3~4_combout\);

-- Location: LCCOMB_X23_Y5_N22
\c2|Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal3~5_combout\ = (\c2|Equal3~4_combout\ & (!\c2|CMD\(3) & (!\c2|CMD\(2) & !\c2|CMD\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal3~4_combout\,
	datab => \c2|CMD\(3),
	datac => \c2|CMD\(2),
	datad => \c2|CMD\(4),
	combout => \c2|Equal3~5_combout\);

-- Location: LCCOMB_X22_Y5_N0
\c2|n_sb[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_sb[0]~1_combout\ = \c2|n_sb\(0) $ (((\c2|LessThan2~0_combout\ & (\c2|n_sb[3]~0_combout\ & \c2|Equal3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LessThan2~0_combout\,
	datab => \c2|n_sb[3]~0_combout\,
	datac => \c2|n_sb\(0),
	datad => \c2|Equal3~5_combout\,
	combout => \c2|n_sb[0]~1_combout\);

-- Location: FF_X22_Y5_N1
\c2|n_sb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_sb[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_sb\(0));

-- Location: LCCOMB_X22_Y5_N24
\c2|n_sb[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_sb[3]~2_combout\ = (\c2|LessThan2~0_combout\ & (\c2|n_sb[3]~0_combout\ & \c2|Equal3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LessThan2~0_combout\,
	datab => \c2|n_sb[3]~0_combout\,
	datac => \c2|Equal3~5_combout\,
	combout => \c2|n_sb[3]~2_combout\);

-- Location: LCCOMB_X22_Y5_N26
\c2|n_sb[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_sb[1]~3_combout\ = \c2|n_sb\(1) $ (((\c2|n_sb\(0) & \c2|n_sb[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_sb\(0),
	datac => \c2|n_sb\(1),
	datad => \c2|n_sb[3]~2_combout\,
	combout => \c2|n_sb[1]~3_combout\);

-- Location: FF_X22_Y5_N27
\c2|n_sb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_sb[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_sb\(1));

-- Location: LCCOMB_X22_Y5_N8
\c2|n_sb[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|n_sb[2]~4_combout\ = \c2|n_sb\(2) $ (((\c2|n_sb\(1) & (\c2|n_sb\(0) & \c2|n_sb[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_sb\(1),
	datab => \c2|n_sb\(0),
	datac => \c2|n_sb\(2),
	datad => \c2|n_sb[3]~2_combout\,
	combout => \c2|n_sb[2]~4_combout\);

-- Location: FF_X22_Y5_N9
\c2|n_sb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|n_sb[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|n_sb\(2));

-- Location: LCCOMB_X22_Y5_N22
\c2|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LessThan2~0_combout\ = ((!\c2|n_sb\(0)) # (!\c2|n_sb\(2))) # (!\c2|n_sb\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_sb\(1),
	datac => \c2|n_sb\(2),
	datad => \c2|n_sb\(0),
	combout => \c2|LessThan2~0_combout\);

-- Location: LCCOMB_X22_Y5_N28
\c2|RA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~9_combout\ = (\c2|LessThan2~0_combout\) # ((\c2|n_s\(1)) # ((\c2|LessThan4~2_combout\) # (!\c2|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LessThan2~0_combout\,
	datab => \c2|n_s\(1),
	datac => \c2|LessThan4~2_combout\,
	datad => \c2|Equal1~4_combout\,
	combout => \c2|RA~9_combout\);

-- Location: LCCOMB_X23_Y4_N26
\c2|CMD[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~29_combout\ = (\c2|CMD\(0) & (((\c2|CMD\(2))) # (!\c2|WE~2_combout\))) # (!\c2|CMD\(0) & (((\c2|RA~9_combout\ & !\c2|CMD\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~2_combout\,
	datab => \c2|CMD\(0),
	datac => \c2|RA~9_combout\,
	datad => \c2|CMD\(2),
	combout => \c2|CMD[1]~29_combout\);

-- Location: LCCOMB_X23_Y4_N4
\c2|WE~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~3_combout\ = (!\c2|WE~2_combout\) # (!\c3|ram_data_save_do~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|ram_data_save_do~q\,
	datad => \c2|WE~2_combout\,
	combout => \c2|WE~3_combout\);

-- Location: LCCOMB_X23_Y4_N24
\c2|CMD[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~25_combout\ = (!\c2|CMD\(3) & ((!\c2|CMD\(2)) # (!\c2|CMD\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(3),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|CMD[1]~25_combout\);

-- Location: LCCOMB_X22_Y3_N26
\c2|RAS~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~13_combout\ = (\c2|n_s\(1) & (\c2|Equal1~4_combout\ & ((\c2|n_s\(3)) # (!\c2|Equal1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(3),
	datab => \c2|n_s\(1),
	datac => \c2|Equal1~4_combout\,
	datad => \c2|Equal1~3_combout\,
	combout => \c2|RAS~13_combout\);

-- Location: LCCOMB_X22_Y4_N16
\c2|CMD[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~40_combout\ = (\c2|CMD\(0) & (\c2|Equal6~0_combout\ & (\c2|CMD\(1) & !\c2|LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|Equal6~0_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|LessThan3~0_combout\,
	combout => \c2|CMD[1]~40_combout\);

-- Location: LCCOMB_X23_Y5_N12
\c2|CMD[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~8_combout\ = (!\c2|CMD\(1) & \c2|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(0),
	combout => \c2|CMD[1]~8_combout\);

-- Location: LCCOMB_X23_Y5_N6
\c2|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal8~0_combout\ = (\c2|n_s\(1) & (\c2|n_s\(2) & \c2|n_s\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(1),
	datac => \c2|n_s\(2),
	datad => \c2|n_s\(0),
	combout => \c2|Equal8~0_combout\);

-- Location: LCCOMB_X23_Y5_N28
\c2|CMD[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~26_combout\ = (!\c3|ram_data_save_do~q\ & (\c2|CMD[1]~8_combout\ & (\c2|LessThan4~2_combout\ & \c2|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|ram_data_save_do~q\,
	datab => \c2|CMD[1]~8_combout\,
	datac => \c2|LessThan4~2_combout\,
	datad => \c2|Equal8~0_combout\,
	combout => \c2|CMD[1]~26_combout\);

-- Location: LCCOMB_X23_Y4_N6
\c2|CMD[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~27_combout\ = (\c2|CMD[1]~40_combout\) # ((\c2|CMD[1]~26_combout\) # ((\c2|RAS~13_combout\ & !\c2|CMD\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RAS~13_combout\,
	datab => \c2|CMD\(0),
	datac => \c2|CMD[1]~40_combout\,
	datad => \c2|CMD[1]~26_combout\,
	combout => \c2|CMD[1]~27_combout\);

-- Location: LCCOMB_X23_Y4_N20
\c2|CMD[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~30_combout\ = (\c3|ram_data_save_do~q\) # ((\c2|CMD[1]~25_combout\ & ((\c2|CMD[1]~27_combout\))) # (!\c2|CMD[1]~25_combout\ & (\c2|WE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~2_combout\,
	datab => \c2|CMD[1]~25_combout\,
	datac => \c3|ram_data_save_do~q\,
	datad => \c2|CMD[1]~27_combout\,
	combout => \c2|CMD[1]~30_combout\);

-- Location: LCCOMB_X23_Y4_N10
\c2|CMD[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~31_combout\ = (\c2|CMD[1]~29_combout\ & (((!\c2|CMD[1]~30_combout\)) # (!\c2|CMD\(2)))) # (!\c2|CMD[1]~29_combout\ & (\c2|CMD\(2) & (\c2|WE~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD[1]~29_combout\,
	datab => \c2|CMD\(2),
	datac => \c2|WE~3_combout\,
	datad => \c2|CMD[1]~30_combout\,
	combout => \c2|CMD[1]~31_combout\);

-- Location: LCCOMB_X23_Y4_N8
\c2|CMD[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~32_combout\ = (!\c2|CMD\(3) & (\c2|CMD\(0) $ (\c2|CMD\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|CMD\(0),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(3),
	combout => \c2|CMD[1]~32_combout\);

-- Location: LCCOMB_X23_Y4_N22
\c2|CMD[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~24_combout\ = (\c2|CMD\(0) & (!\c2|CMD\(3) & (\c2|CMD\(1)))) # (!\c2|CMD\(0) & (((!\c2|CMD\(1) & !\c2|CMD\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(3),
	datab => \c2|CMD\(0),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|CMD[1]~24_combout\);

-- Location: LCCOMB_X23_Y4_N0
\c2|CMD[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~28_combout\ = (\c2|CMD[1]~24_combout\ & ((\c2|CMD[1]~25_combout\ & ((!\c2|CMD[1]~27_combout\))) # (!\c2|CMD[1]~25_combout\ & (!\c2|WE~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~2_combout\,
	datab => \c2|CMD[1]~25_combout\,
	datac => \c2|CMD[1]~24_combout\,
	datad => \c2|CMD[1]~27_combout\,
	combout => \c2|CMD[1]~28_combout\);

-- Location: LCCOMB_X23_Y4_N2
\c2|CMD[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[1]~33_combout\ = (\c2|CMD\(4)) # ((\c2|CMD[1]~28_combout\) # ((\c2|CMD[1]~31_combout\ & \c2|CMD[1]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD[1]~31_combout\,
	datab => \c2|CMD\(4),
	datac => \c2|CMD[1]~32_combout\,
	datad => \c2|CMD[1]~28_combout\,
	combout => \c2|CMD[1]~33_combout\);

-- Location: LCCOMB_X23_Y5_N0
\c2|CMD[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[0]~22_combout\ = (!\c2|CMD\(0) & ((\c2|CMD\(1) & ((!\c2|CMD\(3)))) # (!\c2|CMD\(1) & (!\c2|CMD\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datab => \c2|CMD\(0),
	datac => \c2|CMD\(2),
	datad => \c2|CMD\(3),
	combout => \c2|CMD[0]~22_combout\);

-- Location: LCCOMB_X23_Y5_N16
\c2|CMD[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD[0]~34_combout\ = (\c2|CMD[1]~33_combout\ & (((\c2|CMD\(0))))) # (!\c2|CMD[1]~33_combout\ & ((\c2|CMD[0]~22_combout\) # ((!\c2|CMD[0]~23_combout\ & \c2|CMD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD[1]~33_combout\,
	datab => \c2|CMD[0]~23_combout\,
	datac => \c2|CMD\(0),
	datad => \c2|CMD[0]~22_combout\,
	combout => \c2|CMD[0]~34_combout\);

-- Location: FF_X23_Y5_N17
\c2|CMD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|CMD[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|CMD\(0));

-- Location: LCCOMB_X23_Y6_N12
\c2|CMD~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~18_combout\ = (\c2|CMD\(0) & ((\c2|CMD\(2)) # ((\c2|LDQM~7_combout\)))) # (!\c2|CMD\(0) & (!\c2|CMD\(2) & (\c2|WE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|CMD\(2),
	datac => \c2|WE~2_combout\,
	datad => \c2|LDQM~7_combout\,
	combout => \c2|CMD~18_combout\);

-- Location: LCCOMB_X23_Y6_N22
\c2|CMD~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~37_combout\ = (\c2|CMD\(4) & ((\c2|CMD\(1) $ (\c2|CMD\(2))) # (!\c2|CMD~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD~18_combout\,
	datab => \c2|CMD\(4),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|CMD~37_combout\);

-- Location: LCCOMB_X23_Y4_N16
\c2|CMD~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~41_combout\ = (\c2|CMD\(1) & ((\c2|CMD\(2) & (\c2|WE~3_combout\)) # (!\c2|CMD\(2) & ((\c2|RA~9_combout\))))) # (!\c2|CMD\(1) & (((\c2|CMD\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datab => \c2|WE~3_combout\,
	datac => \c2|RA~9_combout\,
	datad => \c2|CMD\(2),
	combout => \c2|CMD~41_combout\);

-- Location: LCCOMB_X23_Y4_N18
\c2|CMD~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~42_combout\ = (\c2|CMD\(4) & ((\c2|CMD~41_combout\) # ((!\c2|RAS~13_combout\ & !\c2|CMD\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RAS~13_combout\,
	datab => \c2|CMD\(4),
	datac => \c2|CMD\(1),
	datad => \c2|CMD~41_combout\,
	combout => \c2|CMD~42_combout\);

-- Location: LCCOMB_X23_Y5_N2
\c2|CMD~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~19_combout\ = (!\c2|CMD\(1) & ((\c3|ram_data_save_do~q\) # ((\c2|LessThan4~2_combout\ & \c2|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|ram_data_save_do~q\,
	datab => \c2|LessThan4~2_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|Equal8~0_combout\,
	combout => \c2|CMD~19_combout\);

-- Location: LCCOMB_X23_Y6_N28
\c2|CMD~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~38_combout\ = (\c2|CMD~19_combout\ & ((\c2|CMD\(1) $ (\c2|CMD\(2))))) # (!\c2|CMD~19_combout\ & (\c2|Equal6~0_combout\ & (\c2|CMD\(1) & !\c2|CMD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD~19_combout\,
	datab => \c2|Equal6~0_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|CMD~38_combout\);

-- Location: LCCOMB_X23_Y6_N10
\c2|CMD~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~39_combout\ = (!\c2|CMD~38_combout\ & ((\c2|CMD\(2) $ (\c2|CMD\(1))) # (!\c2|WE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~2_combout\,
	datab => \c2|CMD\(2),
	datac => \c2|CMD\(1),
	datad => \c2|CMD~38_combout\,
	combout => \c2|CMD~39_combout\);

-- Location: LCCOMB_X23_Y6_N18
\c2|CMD~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~20_combout\ = (\c2|CMD\(0) & (\c2|CMD\(4) & ((\c2|CMD~39_combout\)))) # (!\c2|CMD\(0) & (((\c2|CMD~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|CMD\(4),
	datac => \c2|CMD~42_combout\,
	datad => \c2|CMD~39_combout\,
	combout => \c2|CMD~20_combout\);

-- Location: LCCOMB_X23_Y6_N8
\c2|CMD~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CMD~21_combout\ = (\c2|CMD\(3) & (\c2|CMD~37_combout\)) # (!\c2|CMD\(3) & ((\c2|CMD~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD~37_combout\,
	datab => \c2|CMD\(3),
	datad => \c2|CMD~20_combout\,
	combout => \c2|CMD~21_combout\);

-- Location: FF_X23_Y6_N9
\c2|CMD[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|CMD~21_combout\,
	asdata => VCC,
	sload => \c2|CMD\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|CMD\(4));

-- Location: LCCOMB_X23_Y5_N20
\c2|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal9~0_combout\ = (\c2|Equal3~4_combout\ & (!\c2|CMD\(3) & (\c2|CMD\(2) & !\c2|CMD\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal3~4_combout\,
	datab => \c2|CMD\(3),
	datac => \c2|CMD\(2),
	datad => \c2|CMD\(4),
	combout => \c2|Equal9~0_combout\);

-- Location: LCCOMB_X21_Y4_N20
\c2|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal15~0_combout\ = (\c2|CMD\(3) & (!\c2|CMD\(1) & !\c2|CMD\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(3),
	datab => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|Equal15~0_combout\);

-- Location: LCCOMB_X21_Y4_N6
\c2|Equal15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal15~1_combout\ = (\c2|Equal15~0_combout\ & (\c2|CMD\(0) & !\c2|CMD\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|Equal15~0_combout\,
	datac => \c2|CMD\(0),
	datad => \c2|CMD\(4),
	combout => \c2|Equal15~1_combout\);

-- Location: LCCOMB_X21_Y4_N18
\c2|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal11~0_combout\ = (\c2|Equal7~0_combout\ & (\c2|CMD\(1) & \c2|CMD\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~0_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(2),
	combout => \c2|Equal11~0_combout\);

-- Location: LCCOMB_X21_Y4_N16
\c2|DQ[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[15]~33_combout\ = (\c2|Equal11~0_combout\ & (((\c2|Equal13~0_combout\)))) # (!\c2|Equal11~0_combout\ & (\c2|Equal15~1_combout\ & ((\c2|LDQM~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal15~1_combout\,
	datab => \c2|Equal13~0_combout\,
	datac => \c2|LDQM~7_combout\,
	datad => \c2|Equal11~0_combout\,
	combout => \c2|DQ[15]~33_combout\);

-- Location: LCCOMB_X21_Y4_N10
\c2|DQ[15]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[15]~34_combout\ = (!\c2|Equal7~1_combout\ & ((\c2|Equal9~0_combout\ & (\c2|WE~2_combout\)) # (!\c2|Equal9~0_combout\ & ((\c2|DQ[15]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal9~0_combout\,
	datab => \c2|Equal7~1_combout\,
	datac => \c2|WE~2_combout\,
	datad => \c2|DQ[15]~33_combout\,
	combout => \c2|DQ[15]~34_combout\);

-- Location: LCCOMB_X21_Y4_N8
\c2|DQ[15]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[15]~35_combout\ = (\c2|DQ[15]~34_combout\) # ((!\c3|ram_data_save_do~q\ & (\c2|Equal7~1_combout\ & \c2|Equal13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|ram_data_save_do~q\,
	datab => \c2|Equal7~1_combout\,
	datac => \c2|Equal13~0_combout\,
	datad => \c2|DQ[15]~34_combout\,
	combout => \c2|DQ[15]~35_combout\);

-- Location: LCCOMB_X21_Y4_N2
\c2|DQ[15]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[15]~36_combout\ = (\c2|DQ[15]~35_combout\ & ((\c2|CMD\(4)) # ((\c2|CMD\(2)) # (\c2|CMD\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(4),
	datab => \c2|CMD\(2),
	datac => \c2|DQ[15]~35_combout\,
	datad => \c2|CMD\(3),
	combout => \c2|DQ[15]~36_combout\);

-- Location: FF_X19_Y5_N1
\c2|DQ[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[0]~reg0feeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[0]~reg0_q\);

-- Location: LCCOMB_X19_Y5_N14
\c2|DQ[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[0]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[0]~enfeeder_combout\);

-- Location: FF_X19_Y5_N15
\c2|DQ[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[0]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[0]~en_q\);

-- Location: LCCOMB_X19_Y8_N20
\c3|ram_data_save[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[1]~15_combout\ = (\c3|currAdjNeuronData\(0) & (\c3|adjMatField~q\ $ (((!\c3|currLinksArrayId\(3)) # (!\c3|currAdjNeuronData\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(1),
	datab => \c3|currLinksArrayId\(3),
	datac => \c3|adjMatField~q\,
	datad => \c3|currAdjNeuronData\(0),
	combout => \c3|ram_data_save[1]~15_combout\);

-- Location: LCCOMB_X18_Y9_N14
\c3|linksWeightArray~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|linksWeightArray~257_combout\ = (\c3|currLinksArrayId\(3)) # (\c3|currLinksArrayId\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|linksWeightArray~257_combout\);

-- Location: LCCOMB_X18_Y8_N24
\c3|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add2~1_combout\ = \c3|adjMatField~q\ $ (\c3|currLinksArrayId\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(3),
	combout => \c3|Add2~1_combout\);

-- Location: LCCOMB_X19_Y8_N10
\c3|ram_data_save[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[1]~16_combout\ = (\c3|currAdjNeuronData\(2) & (((\c3|Add2~1_combout\)))) # (!\c3|currAdjNeuronData\(2) & (\c3|linksWeightArray~257_combout\ & (\c3|currWord~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|linksWeightArray~257_combout\,
	datab => \c3|currWord~q\,
	datac => \c3|currAdjNeuronData\(2),
	datad => \c3|Add2~1_combout\,
	combout => \c3|ram_data_save[1]~16_combout\);

-- Location: LCCOMB_X19_Y8_N16
\c3|ram_data_save[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[1]~23_combout\ = (\c3|ram_data_save[1]~15_combout\) # ((!\c3|currAdjNeuronData\(0) & (\c3|ram_data_save[1]~16_combout\ & !\c3|currAdjNeuronData\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(0),
	datab => \c3|ram_data_save[1]~15_combout\,
	datac => \c3|ram_data_save[1]~16_combout\,
	datad => \c3|currAdjNeuronData\(1),
	combout => \c3|ram_data_save[1]~23_combout\);

-- Location: FF_X19_Y8_N17
\c3|ram_data_save[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save[1]~23_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save\(1));

-- Location: LCCOMB_X19_Y5_N12
\c2|DQ[1]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[1]~reg0feeder_combout\ = \c3|ram_data_save\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|ram_data_save\(1),
	combout => \c2|DQ[1]~reg0feeder_combout\);

-- Location: FF_X19_Y5_N13
\c2|DQ[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[1]~reg0feeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[1]~reg0_q\);

-- Location: LCCOMB_X19_Y5_N26
\c2|DQ[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[1]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[1]~enfeeder_combout\);

-- Location: FF_X19_Y5_N27
\c2|DQ[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[1]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[1]~en_q\);

-- Location: LCCOMB_X19_Y8_N28
\c3|ram_data_save[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[2]~17_combout\ = (\c3|adjMatField~q\ & (\c3|currAdjNeuronData\(2) & (\c3|adjMatrixLinkWeight~43_combout\ & \c3|currLinksArrayId\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatField~q\,
	datab => \c3|currAdjNeuronData\(2),
	datac => \c3|adjMatrixLinkWeight~43_combout\,
	datad => \c3|currLinksArrayId\(3),
	combout => \c3|ram_data_save[2]~17_combout\);

-- Location: LCCOMB_X19_Y8_N2
\c3|ram_data_save[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[2]~10_combout\ = (!\c3|adjMatField~q\ & \c3|currLinksArrayId\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(3),
	combout => \c3|ram_data_save[2]~10_combout\);

-- Location: LCCOMB_X19_Y8_N22
\c3|ram_data_save[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[2]~18_combout\ = (\c3|ram_data_save[2]~17_combout\) # ((\c3|currAdjNeuronData\(0) & (\c3|ram_data_save[2]~10_combout\ & \c3|currAdjNeuronData\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(0),
	datab => \c3|ram_data_save[2]~17_combout\,
	datac => \c3|ram_data_save[2]~10_combout\,
	datad => \c3|currAdjNeuronData\(1),
	combout => \c3|ram_data_save[2]~18_combout\);

-- Location: FF_X19_Y8_N23
\c3|ram_data_save[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save[2]~18_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save\(2));

-- Location: LCCOMB_X19_Y5_N20
\c2|DQ[2]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[2]~reg0feeder_combout\ = \c3|ram_data_save\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|ram_data_save\(2),
	combout => \c2|DQ[2]~reg0feeder_combout\);

-- Location: FF_X19_Y5_N21
\c2|DQ[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[2]~reg0feeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[2]~reg0_q\);

-- Location: LCCOMB_X19_Y5_N18
\c2|DQ[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[2]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[2]~enfeeder_combout\);

-- Location: FF_X19_Y5_N19
\c2|DQ[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[2]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[2]~en_q\);

-- Location: LCCOMB_X19_Y5_N16
\c2|DQ[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[3]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[3]~enfeeder_combout\);

-- Location: FF_X19_Y5_N17
\c2|DQ[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[3]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[3]~en_q\);

-- Location: LCCOMB_X18_Y5_N0
\c3|ram_data_save~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save~19_combout\ = (!\c3|currAdjNeuronData\(1) & (\c3|currWord~q\ & (!\c3|currAdjNeuronData\(0) & !\c3|currAdjNeuronData\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(1),
	datab => \c3|currWord~q\,
	datac => \c3|currAdjNeuronData\(0),
	datad => \c3|currAdjNeuronData\(2),
	combout => \c3|ram_data_save~19_combout\);

-- Location: LCCOMB_X18_Y5_N24
\c3|ram_data_save~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save~24_combout\ = (!\c3|currLinksArrayId\(1) & (\c3|ram_data_save~19_combout\ & ((\c3|currLinksArrayId\(2)) # (\c3|currLinksArrayId\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(2),
	datab => \c3|currLinksArrayId\(3),
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|ram_data_save~19_combout\,
	combout => \c3|ram_data_save~24_combout\);

-- Location: FF_X18_Y5_N25
\c3|ram_data_save[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save~24_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save\(4));

-- Location: LCCOMB_X19_Y5_N22
\c2|DQ[4]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[4]~reg0feeder_combout\ = \c3|ram_data_save\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|ram_data_save\(4),
	combout => \c2|DQ[4]~reg0feeder_combout\);

-- Location: FF_X19_Y5_N23
\c2|DQ[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[4]~reg0feeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[4]~reg0_q\);

-- Location: LCCOMB_X19_Y5_N8
\c2|DQ[4]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[4]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[4]~enfeeder_combout\);

-- Location: FF_X19_Y5_N9
\c2|DQ[4]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[4]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[4]~en_q\);

-- Location: LCCOMB_X18_Y5_N22
\c3|ram_data_save~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save~25_combout\ = (\c3|ram_data_save~19_combout\ & ((\c3|currLinksArrayId\(3) & ((\c3|currLinksArrayId\(1)))) # (!\c3|currLinksArrayId\(3) & (!\c3|currLinksArrayId\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(2),
	datab => \c3|currLinksArrayId\(3),
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|ram_data_save~19_combout\,
	combout => \c3|ram_data_save~25_combout\);

-- Location: FF_X18_Y5_N23
\c3|ram_data_save[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save~25_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save\(5));

-- Location: LCCOMB_X19_Y5_N2
\c2|DQ[5]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[5]~reg0feeder_combout\ = \c3|ram_data_save\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|ram_data_save\(5),
	combout => \c2|DQ[5]~reg0feeder_combout\);

-- Location: FF_X19_Y5_N3
\c2|DQ[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[5]~reg0feeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[5]~reg0_q\);

-- Location: LCCOMB_X19_Y5_N24
\c2|DQ[5]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[5]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[5]~enfeeder_combout\);

-- Location: FF_X19_Y5_N25
\c2|DQ[5]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[5]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[5]~en_q\);

-- Location: FF_X18_Y5_N1
\c3|ram_data_save[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save~19_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save\(6));

-- Location: FF_X19_Y5_N11
\c2|DQ[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|ram_data_save\(6),
	sload => VCC,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[6]~reg0_q\);

-- Location: LCCOMB_X25_Y4_N12
\c2|DQ[6]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[6]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[6]~enfeeder_combout\);

-- Location: FF_X25_Y4_N13
\c2|DQ[6]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[6]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[6]~en_q\);

-- Location: FF_X21_Y4_N21
\c2|DQ[7]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c2|Equal9~0_combout\,
	sload => VCC,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[7]~en_q\);

-- Location: FF_X18_Y5_N21
\c3|ram_data_save[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save~11_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save\(8));

-- Location: LCCOMB_X25_Y5_N16
\c2|DQ[8]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[8]~reg0feeder_combout\ = \c3|ram_data_save\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|ram_data_save\(8),
	combout => \c2|DQ[8]~reg0feeder_combout\);

-- Location: FF_X25_Y5_N17
\c2|DQ[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[8]~reg0feeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[8]~reg0_q\);

-- Location: LCCOMB_X25_Y4_N22
\c2|DQ[8]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[8]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[8]~enfeeder_combout\);

-- Location: FF_X25_Y4_N23
\c2|DQ[8]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[8]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[8]~en_q\);

-- Location: LCCOMB_X25_Y4_N20
\c2|DQ[9]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[9]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[9]~enfeeder_combout\);

-- Location: FF_X25_Y4_N21
\c2|DQ[9]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[9]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[9]~en_q\);

-- Location: FF_X19_Y5_N29
\c2|DQ[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|ram_data_save\(6),
	sload => VCC,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[10]~reg0_q\);

-- Location: LCCOMB_X25_Y4_N26
\c2|DQ[10]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[10]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[10]~enfeeder_combout\);

-- Location: FF_X25_Y4_N27
\c2|DQ[10]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[10]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[10]~en_q\);

-- Location: LCCOMB_X18_Y5_N6
\c3|ram_data_save[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save[11]~feeder_combout\ = \c3|adjMatrixLinkWeight~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|adjMatrixLinkWeight~45_combout\,
	combout => \c3|ram_data_save[11]~feeder_combout\);

-- Location: FF_X18_Y5_N7
\c3|ram_data_save[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save[11]~feeder_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save\(11));

-- Location: LCCOMB_X25_Y4_N8
\c2|DQ[11]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[11]~reg0feeder_combout\ = \c3|ram_data_save\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|ram_data_save\(11),
	combout => \c2|DQ[11]~reg0feeder_combout\);

-- Location: FF_X25_Y4_N9
\c2|DQ[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[11]~reg0feeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[11]~reg0_q\);

-- Location: LCCOMB_X25_Y4_N2
\c2|DQ[11]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[11]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[11]~enfeeder_combout\);

-- Location: FF_X25_Y4_N3
\c2|DQ[11]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[11]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[11]~en_q\);

-- Location: LCCOMB_X18_Y9_N8
\c3|linksWeightArray~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|linksWeightArray~258_combout\ = ((\c3|currLinksArrayId\(1)) # (\c3|currLinksArrayId\(2))) # (!\c3|currLinksArrayId\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|linksWeightArray~258_combout\);

-- Location: LCCOMB_X18_Y5_N8
\c3|ram_data_save~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save~20_combout\ = (\c3|adjMatrixLinkWeight~45_combout\ & ((\c3|linksWeightArray~258_combout\) # (\c3|currWord~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|adjMatrixLinkWeight~45_combout\,
	datac => \c3|linksWeightArray~258_combout\,
	datad => \c3|currWord~q\,
	combout => \c3|ram_data_save~20_combout\);

-- Location: FF_X18_Y5_N9
\c3|ram_data_save[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save~20_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save\(12));

-- Location: LCCOMB_X19_Y5_N30
\c2|DQ[12]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[12]~reg0feeder_combout\ = \c3|ram_data_save\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|ram_data_save\(12),
	combout => \c2|DQ[12]~reg0feeder_combout\);

-- Location: FF_X19_Y5_N31
\c2|DQ[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[12]~reg0feeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[12]~reg0_q\);

-- Location: LCCOMB_X25_Y4_N16
\c2|DQ[12]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[12]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[12]~enfeeder_combout\);

-- Location: FF_X25_Y4_N17
\c2|DQ[12]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[12]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[12]~en_q\);

-- Location: FF_X19_Y5_N5
\c2|DQ[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|ram_data_save\(6),
	sload => VCC,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[13]~reg0_q\);

-- Location: LCCOMB_X25_Y5_N22
\c2|DQ[13]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[13]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c2|Equal9~0_combout\,
	combout => \c2|DQ[13]~enfeeder_combout\);

-- Location: FF_X25_Y5_N23
\c2|DQ[13]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[13]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[13]~en_q\);

-- Location: LCCOMB_X25_Y4_N18
\c2|DQ[14]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[14]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal9~0_combout\,
	combout => \c2|DQ[14]~enfeeder_combout\);

-- Location: FF_X25_Y4_N19
\c2|DQ[14]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[14]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[14]~en_q\);

-- Location: LCCOMB_X18_Y5_N18
\c3|ram_data_save~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_data_save~21_combout\ = (\c3|currLinksArrayId\(3) & (\c3|ram_data_save~19_combout\ & (\c3|currLinksArrayId\(2) $ (\c3|currLinksArrayId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(2),
	datab => \c3|currLinksArrayId\(3),
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|ram_data_save~19_combout\,
	combout => \c3|ram_data_save~21_combout\);

-- Location: FF_X18_Y5_N19
\c3|ram_data_save[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_data_save~21_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_data_save\(15));

-- Location: LCCOMB_X19_Y5_N6
\c2|DQ[15]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[15]~reg0feeder_combout\ = \c3|ram_data_save\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|ram_data_save\(15),
	combout => \c2|DQ[15]~reg0feeder_combout\);

-- Location: FF_X19_Y5_N7
\c2|DQ[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[15]~reg0feeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[15]~reg0_q\);

-- Location: LCCOMB_X23_Y5_N14
\c2|DQ[15]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|DQ[15]~enfeeder_combout\ = \c2|Equal9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c2|Equal9~0_combout\,
	combout => \c2|DQ[15]~enfeeder_combout\);

-- Location: FF_X23_Y5_N15
\c2|DQ[15]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|DQ[15]~enfeeder_combout\,
	ena => \c2|DQ[15]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|DQ[15]~en_q\);

-- Location: LCCOMB_X6_Y7_N0
\c3|Add25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~0_combout\ = \c3|i2CburstCounter\(0) $ (GND)
-- \c3|Add25~1\ = CARRY(!\c3|i2CburstCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CburstCounter\(0),
	datad => VCC,
	combout => \c3|Add25~0_combout\,
	cout => \c3|Add25~1\);

-- Location: LCCOMB_X7_Y7_N0
\c3|Add25~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~23_combout\ = (\c3|LessThan10~1_combout\) # (!\c3|Add25~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|Add25~0_combout\,
	datad => \c3|LessThan10~1_combout\,
	combout => \c3|Add25~23_combout\);

-- Location: FF_X7_Y7_N1
\c3|i2CburstCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add25~23_combout\,
	ena => \c3|i2CburstCounter[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CburstCounter\(0));

-- Location: LCCOMB_X6_Y7_N2
\c3|Add25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~2_combout\ = (\c3|i2CburstCounter\(1) & ((\c3|Add25~1\) # (GND))) # (!\c3|i2CburstCounter\(1) & (!\c3|Add25~1\))
-- \c3|Add25~3\ = CARRY((\c3|i2CburstCounter\(1)) # (!\c3|Add25~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CburstCounter\(1),
	datad => VCC,
	cin => \c3|Add25~1\,
	combout => \c3|Add25~2_combout\,
	cout => \c3|Add25~3\);

-- Location: LCCOMB_X5_Y7_N30
\c3|Add25~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~21_combout\ = (\c3|LessThan10~1_combout\) # (!\c3|Add25~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|LessThan10~1_combout\,
	datad => \c3|Add25~2_combout\,
	combout => \c3|Add25~21_combout\);

-- Location: FF_X5_Y7_N31
\c3|i2CburstCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add25~21_combout\,
	ena => \c3|i2CburstCounter[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CburstCounter\(1));

-- Location: LCCOMB_X6_Y7_N4
\c3|Add25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~4_combout\ = (\c3|i2CburstCounter\(2) & (\c3|Add25~3\ $ (GND))) # (!\c3|i2CburstCounter\(2) & (!\c3|Add25~3\ & VCC))
-- \c3|Add25~5\ = CARRY((\c3|i2CburstCounter\(2) & !\c3|Add25~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(2),
	datad => VCC,
	cin => \c3|Add25~3\,
	combout => \c3|Add25~4_combout\,
	cout => \c3|Add25~5\);

-- Location: LCCOMB_X6_Y7_N22
\c3|Add25~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~20_combout\ = (\c3|Add25~4_combout\ & !\c3|LessThan10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|Add25~4_combout\,
	datad => \c3|LessThan10~1_combout\,
	combout => \c3|Add25~20_combout\);

-- Location: FF_X6_Y7_N23
\c3|i2CburstCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add25~20_combout\,
	ena => \c3|i2CburstCounter[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CburstCounter\(2));

-- Location: LCCOMB_X6_Y7_N6
\c3|Add25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~6_combout\ = (\c3|i2CburstCounter\(3) & ((\c3|Add25~5\) # (GND))) # (!\c3|i2CburstCounter\(3) & (!\c3|Add25~5\))
-- \c3|Add25~7\ = CARRY((\c3|i2CburstCounter\(3)) # (!\c3|Add25~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(3),
	datad => VCC,
	cin => \c3|Add25~5\,
	combout => \c3|Add25~6_combout\,
	cout => \c3|Add25~7\);

-- Location: LCCOMB_X7_Y7_N26
\c3|Add25~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~22_combout\ = (\c3|LessThan10~1_combout\) # (!\c3|Add25~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|Add25~6_combout\,
	datad => \c3|LessThan10~1_combout\,
	combout => \c3|Add25~22_combout\);

-- Location: FF_X7_Y7_N27
\c3|i2CburstCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add25~22_combout\,
	ena => \c3|i2CburstCounter[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CburstCounter\(3));

-- Location: LCCOMB_X6_Y7_N8
\c3|Add25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~8_combout\ = (\c3|i2CburstCounter\(4) & (!\c3|Add25~7\ & VCC)) # (!\c3|i2CburstCounter\(4) & (\c3|Add25~7\ $ (GND)))
-- \c3|Add25~9\ = CARRY((!\c3|i2CburstCounter\(4) & !\c3|Add25~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(4),
	datad => VCC,
	cin => \c3|Add25~7\,
	combout => \c3|Add25~8_combout\,
	cout => \c3|Add25~9\);

-- Location: LCCOMB_X5_Y7_N24
\c3|i2CburstCounter[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CburstCounter[4]~7_combout\ = (\c3|i2CburstCounter[9]~3_combout\ & (((\c3|LessThan10~1_combout\)) # (!\c3|Add25~8_combout\))) # (!\c3|i2CburstCounter[9]~3_combout\ & (((\c3|i2CburstCounter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter[9]~3_combout\,
	datab => \c3|Add25~8_combout\,
	datac => \c3|i2CburstCounter\(4),
	datad => \c3|LessThan10~1_combout\,
	combout => \c3|i2CburstCounter[4]~7_combout\);

-- Location: FF_X5_Y7_N25
\c3|i2CburstCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CburstCounter[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CburstCounter\(4));

-- Location: LCCOMB_X5_Y7_N12
\c3|LessThan10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan10~0_combout\ = (\c3|i2CburstCounter\(4)) # ((!\c3|i2CburstCounter\(2) & ((\c3|i2CburstCounter\(1)) # (\c3|i2CburstCounter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(1),
	datab => \c3|i2CburstCounter\(4),
	datac => \c3|i2CburstCounter\(0),
	datad => \c3|i2CburstCounter\(2),
	combout => \c3|LessThan10~0_combout\);

-- Location: LCCOMB_X6_Y7_N10
\c3|Add25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~10_combout\ = (\c3|i2CburstCounter\(5) & (!\c3|Add25~9\)) # (!\c3|i2CburstCounter\(5) & ((\c3|Add25~9\) # (GND)))
-- \c3|Add25~11\ = CARRY((!\c3|Add25~9\) # (!\c3|i2CburstCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(5),
	datad => VCC,
	cin => \c3|Add25~9\,
	combout => \c3|Add25~10_combout\,
	cout => \c3|Add25~11\);

-- Location: LCCOMB_X5_Y7_N16
\c3|i2CburstCounter[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CburstCounter[5]~9_combout\ = (\c3|i2CburstCounter[9]~3_combout\ & (\c3|Add25~10_combout\ & ((!\c3|LessThan10~1_combout\)))) # (!\c3|i2CburstCounter[9]~3_combout\ & (((\c3|i2CburstCounter\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter[9]~3_combout\,
	datab => \c3|Add25~10_combout\,
	datac => \c3|i2CburstCounter\(5),
	datad => \c3|LessThan10~1_combout\,
	combout => \c3|i2CburstCounter[5]~9_combout\);

-- Location: FF_X5_Y7_N17
\c3|i2CburstCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CburstCounter[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CburstCounter\(5));

-- Location: LCCOMB_X5_Y7_N2
\c3|LessThan9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan9~3_combout\ = (!\c3|i2CburstCounter\(6) & !\c3|i2CburstCounter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(6),
	datad => \c3|i2CburstCounter\(5),
	combout => \c3|LessThan9~3_combout\);

-- Location: LCCOMB_X6_Y7_N12
\c3|Add25~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~12_combout\ = (\c3|i2CburstCounter\(6) & (\c3|Add25~11\ $ (GND))) # (!\c3|i2CburstCounter\(6) & (!\c3|Add25~11\ & VCC))
-- \c3|Add25~13\ = CARRY((\c3|i2CburstCounter\(6) & !\c3|Add25~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CburstCounter\(6),
	datad => VCC,
	cin => \c3|Add25~11\,
	combout => \c3|Add25~12_combout\,
	cout => \c3|Add25~13\);

-- Location: LCCOMB_X6_Y7_N14
\c3|Add25~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~14_combout\ = (\c3|i2CburstCounter\(7) & (!\c3|Add25~13\)) # (!\c3|i2CburstCounter\(7) & ((\c3|Add25~13\) # (GND)))
-- \c3|Add25~15\ = CARRY((!\c3|Add25~13\) # (!\c3|i2CburstCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(7),
	datad => VCC,
	cin => \c3|Add25~13\,
	combout => \c3|Add25~14_combout\,
	cout => \c3|Add25~15\);

-- Location: LCCOMB_X6_Y7_N26
\c3|i2CburstCounter[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CburstCounter[7]~6_combout\ = (\c3|i2CburstCounter[9]~3_combout\ & (!\c3|LessThan10~1_combout\ & (\c3|Add25~14_combout\))) # (!\c3|i2CburstCounter[9]~3_combout\ & (((\c3|i2CburstCounter\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan10~1_combout\,
	datab => \c3|Add25~14_combout\,
	datac => \c3|i2CburstCounter\(7),
	datad => \c3|i2CburstCounter[9]~3_combout\,
	combout => \c3|i2CburstCounter[7]~6_combout\);

-- Location: FF_X6_Y7_N27
\c3|i2CburstCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CburstCounter[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CburstCounter\(7));

-- Location: LCCOMB_X6_Y7_N16
\c3|Add25~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~16_combout\ = (\c3|i2CburstCounter\(8) & (\c3|Add25~15\ $ (GND))) # (!\c3|i2CburstCounter\(8) & (!\c3|Add25~15\ & VCC))
-- \c3|Add25~17\ = CARRY((\c3|i2CburstCounter\(8) & !\c3|Add25~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CburstCounter\(8),
	datad => VCC,
	cin => \c3|Add25~15\,
	combout => \c3|Add25~16_combout\,
	cout => \c3|Add25~17\);

-- Location: LCCOMB_X7_Y7_N24
\c3|i2CburstCounter[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CburstCounter[8]~5_combout\ = (\c3|i2CburstCounter[9]~3_combout\ & (\c3|Add25~16_combout\ & ((!\c3|LessThan10~1_combout\)))) # (!\c3|i2CburstCounter[9]~3_combout\ & (((\c3|i2CburstCounter\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add25~16_combout\,
	datab => \c3|i2CburstCounter[9]~3_combout\,
	datac => \c3|i2CburstCounter\(8),
	datad => \c3|LessThan10~1_combout\,
	combout => \c3|i2CburstCounter[8]~5_combout\);

-- Location: FF_X7_Y7_N25
\c3|i2CburstCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CburstCounter[8]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CburstCounter\(8));

-- Location: LCCOMB_X6_Y7_N18
\c3|Add25~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add25~18_combout\ = \c3|Add25~17\ $ (\c3|i2CburstCounter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c3|i2CburstCounter\(9),
	cin => \c3|Add25~17\,
	combout => \c3|Add25~18_combout\);

-- Location: LCCOMB_X6_Y7_N24
\c3|i2CburstCounter[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CburstCounter[9]~4_combout\ = (\c3|i2CburstCounter[9]~3_combout\ & (!\c3|LessThan10~1_combout\ & (\c3|Add25~18_combout\))) # (!\c3|i2CburstCounter[9]~3_combout\ & (((\c3|i2CburstCounter\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan10~1_combout\,
	datab => \c3|Add25~18_combout\,
	datac => \c3|i2CburstCounter\(9),
	datad => \c3|i2CburstCounter[9]~3_combout\,
	combout => \c3|i2CburstCounter[9]~4_combout\);

-- Location: FF_X6_Y7_N25
\c3|i2CburstCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CburstCounter[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CburstCounter\(9));

-- Location: LCCOMB_X6_Y7_N28
\c3|LessThan9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan9~2_combout\ = (!\c3|i2CburstCounter\(9) & (!\c3|i2CburstCounter\(7) & !\c3|i2CburstCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CburstCounter\(9),
	datac => \c3|i2CburstCounter\(7),
	datad => \c3|i2CburstCounter\(8),
	combout => \c3|LessThan9~2_combout\);

-- Location: LCCOMB_X5_Y7_N8
\c3|LessThan10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan10~1_combout\ = (((!\c3|LessThan10~0_combout\ & !\c3|i2CburstCounter\(3))) # (!\c3|LessThan9~2_combout\)) # (!\c3|LessThan9~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan10~0_combout\,
	datab => \c3|LessThan9~3_combout\,
	datac => \c3|i2CburstCounter\(3),
	datad => \c3|LessThan9~2_combout\,
	combout => \c3|LessThan10~1_combout\);

-- Location: LCCOMB_X7_Y6_N0
\c3|Add21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~0_combout\ = \c3|i2CclockCounter\(0) $ (VCC)
-- \c3|Add21~1\ = CARRY(\c3|i2CclockCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CclockCounter\(0),
	datad => VCC,
	combout => \c3|Add21~0_combout\,
	cout => \c3|Add21~1\);

-- Location: LCCOMB_X7_Y6_N6
\c3|Add21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~6_combout\ = (\c3|i2CclockCounter\(3) & (!\c3|Add21~5\)) # (!\c3|i2CclockCounter\(3) & ((\c3|Add21~5\) # (GND)))
-- \c3|Add21~7\ = CARRY((!\c3|Add21~5\) # (!\c3|i2CclockCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockCounter\(3),
	datad => VCC,
	cin => \c3|Add21~5\,
	combout => \c3|Add21~6_combout\,
	cout => \c3|Add21~7\);

-- Location: LCCOMB_X7_Y6_N8
\c3|Add21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~8_combout\ = (\c3|i2CclockCounter\(4) & (\c3|Add21~7\ $ (GND))) # (!\c3|i2CclockCounter\(4) & (!\c3|Add21~7\ & VCC))
-- \c3|Add21~9\ = CARRY((\c3|i2CclockCounter\(4) & !\c3|Add21~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CclockCounter\(4),
	datad => VCC,
	cin => \c3|Add21~7\,
	combout => \c3|Add21~8_combout\,
	cout => \c3|Add21~9\);

-- Location: FF_X7_Y6_N9
\c3|i2CclockCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add21~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(4));

-- Location: LCCOMB_X7_Y6_N10
\c3|Add21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~10_combout\ = (\c3|i2CclockCounter\(5) & (!\c3|Add21~9\)) # (!\c3|i2CclockCounter\(5) & ((\c3|Add21~9\) # (GND)))
-- \c3|Add21~11\ = CARRY((!\c3|Add21~9\) # (!\c3|i2CclockCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockCounter\(5),
	datad => VCC,
	cin => \c3|Add21~9\,
	combout => \c3|Add21~10_combout\,
	cout => \c3|Add21~11\);

-- Location: FF_X7_Y6_N11
\c3|i2CclockCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add21~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(5));

-- Location: LCCOMB_X7_Y6_N12
\c3|Add21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~12_combout\ = (\c3|i2CclockCounter\(6) & (\c3|Add21~11\ $ (GND))) # (!\c3|i2CclockCounter\(6) & (!\c3|Add21~11\ & VCC))
-- \c3|Add21~13\ = CARRY((\c3|i2CclockCounter\(6) & !\c3|Add21~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockCounter\(6),
	datad => VCC,
	cin => \c3|Add21~11\,
	combout => \c3|Add21~12_combout\,
	cout => \c3|Add21~13\);

-- Location: LCCOMB_X6_Y6_N16
\c3|i2CclockCounter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CclockCounter~4_combout\ = (\c3|Add21~12_combout\ & !\c3|Equal16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|Add21~12_combout\,
	datad => \c3|Equal16~4_combout\,
	combout => \c3|i2CclockCounter~4_combout\);

-- Location: FF_X6_Y6_N17
\c3|i2CclockCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CclockCounter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(6));

-- Location: LCCOMB_X6_Y6_N22
\c3|Equal16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal16~2_combout\ = (!\c3|i2CclockCounter\(1) & (\c3|i2CclockCounter\(6) & (!\c3|i2CclockCounter\(5) & !\c3|i2CclockCounter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockCounter\(1),
	datab => \c3|i2CclockCounter\(6),
	datac => \c3|i2CclockCounter\(5),
	datad => \c3|i2CclockCounter\(2),
	combout => \c3|Equal16~2_combout\);

-- Location: LCCOMB_X7_Y6_N14
\c3|Add21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~14_combout\ = (\c3|i2CclockCounter\(7) & (!\c3|Add21~13\)) # (!\c3|i2CclockCounter\(7) & ((\c3|Add21~13\) # (GND)))
-- \c3|Add21~15\ = CARRY((!\c3|Add21~13\) # (!\c3|i2CclockCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CclockCounter\(7),
	datad => VCC,
	cin => \c3|Add21~13\,
	combout => \c3|Add21~14_combout\,
	cout => \c3|Add21~15\);

-- Location: FF_X7_Y6_N15
\c3|i2CclockCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add21~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(7));

-- Location: LCCOMB_X7_Y6_N16
\c3|Add21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~16_combout\ = (\c3|i2CclockCounter\(8) & (\c3|Add21~15\ $ (GND))) # (!\c3|i2CclockCounter\(8) & (!\c3|Add21~15\ & VCC))
-- \c3|Add21~17\ = CARRY((\c3|i2CclockCounter\(8) & !\c3|Add21~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CclockCounter\(8),
	datad => VCC,
	cin => \c3|Add21~15\,
	combout => \c3|Add21~16_combout\,
	cout => \c3|Add21~17\);

-- Location: LCCOMB_X6_Y6_N24
\c3|i2CclockCounter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CclockCounter~3_combout\ = (!\c3|Equal16~4_combout\ & \c3|Add21~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|Equal16~4_combout\,
	datad => \c3|Add21~16_combout\,
	combout => \c3|i2CclockCounter~3_combout\);

-- Location: FF_X6_Y6_N25
\c3|i2CclockCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CclockCounter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(8));

-- Location: LCCOMB_X7_Y6_N18
\c3|Add21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~18_combout\ = (\c3|i2CclockCounter\(9) & (!\c3|Add21~17\)) # (!\c3|i2CclockCounter\(9) & ((\c3|Add21~17\) # (GND)))
-- \c3|Add21~19\ = CARRY((!\c3|Add21~17\) # (!\c3|i2CclockCounter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CclockCounter\(9),
	datad => VCC,
	cin => \c3|Add21~17\,
	combout => \c3|Add21~18_combout\,
	cout => \c3|Add21~19\);

-- Location: LCCOMB_X6_Y6_N6
\c3|i2CclockCounter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CclockCounter~2_combout\ = (!\c3|Equal16~4_combout\ & \c3|Add21~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|Equal16~4_combout\,
	datad => \c3|Add21~18_combout\,
	combout => \c3|i2CclockCounter~2_combout\);

-- Location: FF_X6_Y6_N7
\c3|i2CclockCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CclockCounter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(9));

-- Location: LCCOMB_X7_Y6_N20
\c3|Add21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~20_combout\ = (\c3|i2CclockCounter\(10) & (\c3|Add21~19\ $ (GND))) # (!\c3|i2CclockCounter\(10) & (!\c3|Add21~19\ & VCC))
-- \c3|Add21~21\ = CARRY((\c3|i2CclockCounter\(10) & !\c3|Add21~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CclockCounter\(10),
	datad => VCC,
	cin => \c3|Add21~19\,
	combout => \c3|Add21~20_combout\,
	cout => \c3|Add21~21\);

-- Location: LCCOMB_X6_Y6_N20
\c3|i2CclockCounter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CclockCounter~6_combout\ = (\c3|Add21~20_combout\ & !\c3|Equal16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|Add21~20_combout\,
	datad => \c3|Equal16~4_combout\,
	combout => \c3|i2CclockCounter~6_combout\);

-- Location: FF_X6_Y6_N21
\c3|i2CclockCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CclockCounter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(10));

-- Location: LCCOMB_X7_Y6_N22
\c3|Add21~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~22_combout\ = (\c3|i2CclockCounter\(11) & (!\c3|Add21~21\)) # (!\c3|i2CclockCounter\(11) & ((\c3|Add21~21\) # (GND)))
-- \c3|Add21~23\ = CARRY((!\c3|Add21~21\) # (!\c3|i2CclockCounter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockCounter\(11),
	datad => VCC,
	cin => \c3|Add21~21\,
	combout => \c3|Add21~22_combout\,
	cout => \c3|Add21~23\);

-- Location: LCCOMB_X6_Y6_N12
\c3|i2CclockCounter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CclockCounter~1_combout\ = (!\c3|Equal16~4_combout\ & \c3|Add21~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|Equal16~4_combout\,
	datad => \c3|Add21~22_combout\,
	combout => \c3|i2CclockCounter~1_combout\);

-- Location: FF_X6_Y6_N13
\c3|i2CclockCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CclockCounter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(11));

-- Location: LCCOMB_X7_Y6_N24
\c3|Add21~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~24_combout\ = (\c3|i2CclockCounter\(12) & (\c3|Add21~23\ $ (GND))) # (!\c3|i2CclockCounter\(12) & (!\c3|Add21~23\ & VCC))
-- \c3|Add21~25\ = CARRY((\c3|i2CclockCounter\(12) & !\c3|Add21~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CclockCounter\(12),
	datad => VCC,
	cin => \c3|Add21~23\,
	combout => \c3|Add21~24_combout\,
	cout => \c3|Add21~25\);

-- Location: LCCOMB_X6_Y6_N4
\c3|i2CclockCounter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CclockCounter~0_combout\ = (!\c3|Equal16~4_combout\ & \c3|Add21~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|Equal16~4_combout\,
	datad => \c3|Add21~24_combout\,
	combout => \c3|i2CclockCounter~0_combout\);

-- Location: FF_X6_Y6_N5
\c3|i2CclockCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CclockCounter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(12));

-- Location: LCCOMB_X7_Y6_N26
\c3|Add21~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~26_combout\ = (\c3|i2CclockCounter\(13) & (!\c3|Add21~25\)) # (!\c3|i2CclockCounter\(13) & ((\c3|Add21~25\) # (GND)))
-- \c3|Add21~27\ = CARRY((!\c3|Add21~25\) # (!\c3|i2CclockCounter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockCounter\(13),
	datad => VCC,
	cin => \c3|Add21~25\,
	combout => \c3|Add21~26_combout\,
	cout => \c3|Add21~27\);

-- Location: FF_X7_Y6_N27
\c3|i2CclockCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add21~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(13));

-- Location: LCCOMB_X7_Y6_N28
\c3|Add21~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~28_combout\ = (\c3|i2CclockCounter\(14) & (\c3|Add21~27\ $ (GND))) # (!\c3|i2CclockCounter\(14) & (!\c3|Add21~27\ & VCC))
-- \c3|Add21~29\ = CARRY((\c3|i2CclockCounter\(14) & !\c3|Add21~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CclockCounter\(14),
	datad => VCC,
	cin => \c3|Add21~27\,
	combout => \c3|Add21~28_combout\,
	cout => \c3|Add21~29\);

-- Location: FF_X7_Y6_N29
\c3|i2CclockCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add21~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(14));

-- Location: LCCOMB_X7_Y6_N30
\c3|Add21~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~30_combout\ = \c3|i2CclockCounter\(15) $ (\c3|Add21~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockCounter\(15),
	cin => \c3|Add21~29\,
	combout => \c3|Add21~30_combout\);

-- Location: FF_X7_Y6_N31
\c3|i2CclockCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add21~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(15));

-- Location: LCCOMB_X6_Y6_N26
\c3|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal16~0_combout\ = (!\c3|i2CclockCounter\(15) & (!\c3|i2CclockCounter\(14) & (\c3|i2CclockCounter\(12) & !\c3|i2CclockCounter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockCounter\(15),
	datab => \c3|i2CclockCounter\(14),
	datac => \c3|i2CclockCounter\(12),
	datad => \c3|i2CclockCounter\(13),
	combout => \c3|Equal16~0_combout\);

-- Location: LCCOMB_X6_Y6_N18
\c3|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal16~1_combout\ = (\c3|i2CclockCounter\(11) & (\c3|i2CclockCounter\(8) & (!\c3|i2CclockCounter\(7) & \c3|i2CclockCounter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockCounter\(11),
	datab => \c3|i2CclockCounter\(8),
	datac => \c3|i2CclockCounter\(7),
	datad => \c3|i2CclockCounter\(9),
	combout => \c3|Equal16~1_combout\);

-- Location: LCCOMB_X6_Y6_N10
\c3|Equal16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal16~3_combout\ = (\c3|Equal16~2_combout\ & (!\c3|i2CclockCounter\(0) & (\c3|Equal16~0_combout\ & \c3|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal16~2_combout\,
	datab => \c3|i2CclockCounter\(0),
	datac => \c3|Equal16~0_combout\,
	datad => \c3|Equal16~1_combout\,
	combout => \c3|Equal16~3_combout\);

-- Location: LCCOMB_X6_Y6_N2
\c3|Equal16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal16~4_combout\ = (\c3|Equal16~3_combout\ & (\c3|i2CclockCounter\(10) & (!\c3|i2CclockCounter\(4) & !\c3|i2CclockCounter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal16~3_combout\,
	datab => \c3|i2CclockCounter\(10),
	datac => \c3|i2CclockCounter\(4),
	datad => \c3|i2CclockCounter\(3),
	combout => \c3|Equal16~4_combout\);

-- Location: LCCOMB_X6_Y6_N28
\c3|i2CclockCounter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CclockCounter~5_combout\ = (\c3|Add21~0_combout\ & !\c3|Equal16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|Add21~0_combout\,
	datad => \c3|Equal16~4_combout\,
	combout => \c3|i2CclockCounter~5_combout\);

-- Location: FF_X6_Y6_N29
\c3|i2CclockCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CclockCounter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(0));

-- Location: LCCOMB_X7_Y6_N2
\c3|Add21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~2_combout\ = (\c3|i2CclockCounter\(1) & (!\c3|Add21~1\)) # (!\c3|i2CclockCounter\(1) & ((\c3|Add21~1\) # (GND)))
-- \c3|Add21~3\ = CARRY((!\c3|Add21~1\) # (!\c3|i2CclockCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CclockCounter\(1),
	datad => VCC,
	cin => \c3|Add21~1\,
	combout => \c3|Add21~2_combout\,
	cout => \c3|Add21~3\);

-- Location: FF_X7_Y6_N3
\c3|i2CclockCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add21~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(1));

-- Location: LCCOMB_X7_Y6_N4
\c3|Add21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add21~4_combout\ = (\c3|i2CclockCounter\(2) & (\c3|Add21~3\ $ (GND))) # (!\c3|i2CclockCounter\(2) & (!\c3|Add21~3\ & VCC))
-- \c3|Add21~5\ = CARRY((\c3|i2CclockCounter\(2) & !\c3|Add21~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CclockCounter\(2),
	datad => VCC,
	cin => \c3|Add21~3\,
	combout => \c3|Add21~4_combout\,
	cout => \c3|Add21~5\);

-- Location: FF_X7_Y6_N5
\c3|i2CclockCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add21~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(2));

-- Location: FF_X7_Y6_N7
\c3|i2CclockCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add21~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockCounter\(3));

-- Location: LCCOMB_X6_Y6_N0
\c3|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal17~0_combout\ = (\c3|i2CclockCounter\(3) & (!\c3|i2CclockCounter\(10) & (\c3|i2CclockCounter\(4) & \c3|Equal16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockCounter\(3),
	datab => \c3|i2CclockCounter\(10),
	datac => \c3|i2CclockCounter\(4),
	datad => \c3|Equal16~3_combout\,
	combout => \c3|Equal17~0_combout\);

-- Location: LCCOMB_X6_Y10_N12
\c3|i2CclockState~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CclockState~0_combout\ = \c3|Equal16~4_combout\ $ (\c3|i2CclockState~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|Equal16~4_combout\,
	datac => \c3|i2CclockState~q\,
	combout => \c3|i2CclockState~0_combout\);

-- Location: FF_X6_Y10_N13
\c3|i2CclockState\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CclockState~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CclockState~q\);

-- Location: LCCOMB_X5_Y7_N4
\c3|Equal20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal20~0_combout\ = (!\c3|i2CburstCounter\(4) & (!\c3|i2CburstCounter\(1) & !\c3|i2CburstCounter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CburstCounter\(4),
	datac => \c3|i2CburstCounter\(1),
	datad => \c3|i2CburstCounter\(2),
	combout => \c3|Equal20~0_combout\);

-- Location: LCCOMB_X5_Y7_N26
\c3|Equal20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal20~1_combout\ = (!\c3|i2CburstCounter\(6) & (!\c3|i2CburstCounter\(5) & (\c3|Equal20~0_combout\ & \c3|LessThan9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(6),
	datab => \c3|i2CburstCounter\(5),
	datac => \c3|Equal20~0_combout\,
	datad => \c3|LessThan9~2_combout\,
	combout => \c3|Equal20~1_combout\);

-- Location: LCCOMB_X7_Y7_N16
\c3|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan8~1_combout\ = (\c3|i2CburstCounter\(3)) # ((!\c3|i2CburstCounter\(2) & (\c3|i2CburstCounter\(1) & \c3|i2CburstCounter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(3),
	datab => \c3|i2CburstCounter\(2),
	datac => \c3|i2CburstCounter\(1),
	datad => \c3|i2CburstCounter\(0),
	combout => \c3|LessThan8~1_combout\);

-- Location: LCCOMB_X7_Y7_N2
\c3|LessThan8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan8~2_combout\ = (\c3|LessThan9~2_combout\ & (\c3|i2CburstCounter\(4) & (\c3|LessThan9~3_combout\ & \c3|LessThan8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan9~2_combout\,
	datab => \c3|i2CburstCounter\(4),
	datac => \c3|LessThan9~3_combout\,
	datad => \c3|LessThan8~1_combout\,
	combout => \c3|LessThan8~2_combout\);

-- Location: LCCOMB_X7_Y7_N10
\c3|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan8~0_combout\ = (\c3|i2CburstCounter\(1) & !\c3|i2CburstCounter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|i2CburstCounter\(1),
	datad => \c3|i2CburstCounter\(2),
	combout => \c3|LessThan8~0_combout\);

-- Location: LCCOMB_X7_Y7_N6
\c3|LessThan9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan9~4_combout\ = (\c3|LessThan9~3_combout\ & ((\c3|i2CburstCounter\(4)) # ((\c3|i2CburstCounter\(3) & \c3|LessThan8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(3),
	datab => \c3|i2CburstCounter\(4),
	datac => \c3|LessThan9~3_combout\,
	datad => \c3|LessThan8~0_combout\,
	combout => \c3|LessThan9~4_combout\);

-- Location: LCCOMB_X7_Y7_N8
\c3|i2CburstCounter[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CburstCounter[9]~1_combout\ = (!\c3|i2CburstCounter\(0) & (!\c3|i2CburstCounter\(3) & ((!\c3|LessThan9~4_combout\) # (!\c3|LessThan9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan9~2_combout\,
	datab => \c3|i2CburstCounter\(0),
	datac => \c3|i2CburstCounter\(3),
	datad => \c3|LessThan9~4_combout\,
	combout => \c3|i2CburstCounter[9]~1_combout\);

-- Location: LCCOMB_X6_Y10_N16
\c3|repeatReadCount[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[0]~19_combout\ = \c3|repeatReadCount\(0) $ (VCC)
-- \c3|repeatReadCount[0]~20\ = CARRY(\c3|repeatReadCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(0),
	datad => VCC,
	combout => \c3|repeatReadCount[0]~19_combout\,
	cout => \c3|repeatReadCount[0]~20\);

-- Location: LCCOMB_X6_Y9_N30
\c3|LessThan13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan13~0_combout\ = (!\c3|repeatReadCount\(11) & (!\c3|repeatReadCount\(12) & (!\c3|repeatReadCount\(10) & !\c3|repeatReadCount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|repeatReadCount\(11),
	datab => \c3|repeatReadCount\(12),
	datac => \c3|repeatReadCount\(10),
	datad => \c3|repeatReadCount\(9),
	combout => \c3|LessThan13~0_combout\);

-- Location: LCCOMB_X6_Y10_N10
\c3|LessThan13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan13~2_combout\ = (((!\c3|repeatReadCount\(2)) # (!\c3|repeatReadCount\(4))) # (!\c3|repeatReadCount\(1))) # (!\c3|repeatReadCount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|repeatReadCount\(3),
	datab => \c3|repeatReadCount\(1),
	datac => \c3|repeatReadCount\(4),
	datad => \c3|repeatReadCount\(2),
	combout => \c3|LessThan13~2_combout\);

-- Location: LCCOMB_X6_Y10_N8
\c3|LessThan13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan13~3_combout\ = (!\c3|repeatReadCount\(7) & (((!\c3|repeatReadCount\(5) & \c3|LessThan13~2_combout\)) # (!\c3|repeatReadCount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|repeatReadCount\(7),
	datab => \c3|repeatReadCount\(6),
	datac => \c3|repeatReadCount\(5),
	datad => \c3|LessThan13~2_combout\,
	combout => \c3|LessThan13~3_combout\);

-- Location: LCCOMB_X6_Y9_N18
\c3|LessThan13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan13~4_combout\ = (((\c3|repeatReadCount\(8) & !\c3|LessThan13~3_combout\)) # (!\c3|LessThan13~0_combout\)) # (!\c3|LessThan13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan13~1_combout\,
	datab => \c3|repeatReadCount\(8),
	datac => \c3|LessThan13~0_combout\,
	datad => \c3|LessThan13~3_combout\,
	combout => \c3|LessThan13~4_combout\);

-- Location: LCCOMB_X5_Y7_N0
\c3|Equal21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal21~0_combout\ = (!\c3|i2CburstCounter\(3) & (!\c3|i2CburstCounter\(0) & \c3|Equal20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(3),
	datab => \c3|i2CburstCounter\(0),
	datac => \c3|Equal20~1_combout\,
	combout => \c3|Equal21~0_combout\);

-- Location: LCCOMB_X5_Y7_N14
\c3|repeatReadCount[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[16]~17_combout\ = (!\c3|i2CburstCounter\(3) & !\c3|i2CburstCounter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|i2CburstCounter\(3),
	datad => \c3|i2CburstCounter\(4),
	combout => \c3|repeatReadCount[16]~17_combout\);

-- Location: LCCOMB_X6_Y10_N4
\c3|repeatReadCount[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[16]~18_combout\ = (((!\c3|LessThan10~0_combout\ & \c3|repeatReadCount[16]~17_combout\)) # (!\c3|LessThan9~2_combout\)) # (!\c3|LessThan9~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan9~3_combout\,
	datab => \c3|LessThan10~0_combout\,
	datac => \c3|LessThan9~2_combout\,
	datad => \c3|repeatReadCount[16]~17_combout\,
	combout => \c3|repeatReadCount[16]~18_combout\);

-- Location: LCCOMB_X6_Y10_N6
\c3|repeatReadCount[16]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[16]~39_combout\ = (\c3|Equal21~0_combout\ & (\c3|repeatReadCount[16]~18_combout\ & (\c3|Equal17~0_combout\ & !\c3|i2CclockState~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal21~0_combout\,
	datab => \c3|repeatReadCount[16]~18_combout\,
	datac => \c3|Equal17~0_combout\,
	datad => \c3|i2CclockState~q\,
	combout => \c3|repeatReadCount[16]~39_combout\);

-- Location: FF_X6_Y10_N17
\c3|repeatReadCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[0]~19_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(0));

-- Location: LCCOMB_X6_Y10_N18
\c3|repeatReadCount[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[1]~21_combout\ = (\c3|repeatReadCount\(1) & (!\c3|repeatReadCount[0]~20\)) # (!\c3|repeatReadCount\(1) & ((\c3|repeatReadCount[0]~20\) # (GND)))
-- \c3|repeatReadCount[1]~22\ = CARRY((!\c3|repeatReadCount[0]~20\) # (!\c3|repeatReadCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(1),
	datad => VCC,
	cin => \c3|repeatReadCount[0]~20\,
	combout => \c3|repeatReadCount[1]~21_combout\,
	cout => \c3|repeatReadCount[1]~22\);

-- Location: FF_X6_Y10_N19
\c3|repeatReadCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[1]~21_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(1));

-- Location: LCCOMB_X6_Y10_N20
\c3|repeatReadCount[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[2]~23_combout\ = (\c3|repeatReadCount\(2) & (\c3|repeatReadCount[1]~22\ $ (GND))) # (!\c3|repeatReadCount\(2) & (!\c3|repeatReadCount[1]~22\ & VCC))
-- \c3|repeatReadCount[2]~24\ = CARRY((\c3|repeatReadCount\(2) & !\c3|repeatReadCount[1]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(2),
	datad => VCC,
	cin => \c3|repeatReadCount[1]~22\,
	combout => \c3|repeatReadCount[2]~23_combout\,
	cout => \c3|repeatReadCount[2]~24\);

-- Location: FF_X6_Y10_N21
\c3|repeatReadCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[2]~23_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(2));

-- Location: LCCOMB_X6_Y10_N22
\c3|repeatReadCount[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[3]~25_combout\ = (\c3|repeatReadCount\(3) & (!\c3|repeatReadCount[2]~24\)) # (!\c3|repeatReadCount\(3) & ((\c3|repeatReadCount[2]~24\) # (GND)))
-- \c3|repeatReadCount[3]~26\ = CARRY((!\c3|repeatReadCount[2]~24\) # (!\c3|repeatReadCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|repeatReadCount\(3),
	datad => VCC,
	cin => \c3|repeatReadCount[2]~24\,
	combout => \c3|repeatReadCount[3]~25_combout\,
	cout => \c3|repeatReadCount[3]~26\);

-- Location: FF_X6_Y10_N23
\c3|repeatReadCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[3]~25_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(3));

-- Location: LCCOMB_X6_Y10_N24
\c3|repeatReadCount[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[4]~27_combout\ = (\c3|repeatReadCount\(4) & (\c3|repeatReadCount[3]~26\ $ (GND))) # (!\c3|repeatReadCount\(4) & (!\c3|repeatReadCount[3]~26\ & VCC))
-- \c3|repeatReadCount[4]~28\ = CARRY((\c3|repeatReadCount\(4) & !\c3|repeatReadCount[3]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(4),
	datad => VCC,
	cin => \c3|repeatReadCount[3]~26\,
	combout => \c3|repeatReadCount[4]~27_combout\,
	cout => \c3|repeatReadCount[4]~28\);

-- Location: FF_X6_Y10_N25
\c3|repeatReadCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[4]~27_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(4));

-- Location: LCCOMB_X6_Y10_N26
\c3|repeatReadCount[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[5]~29_combout\ = (\c3|repeatReadCount\(5) & (!\c3|repeatReadCount[4]~28\)) # (!\c3|repeatReadCount\(5) & ((\c3|repeatReadCount[4]~28\) # (GND)))
-- \c3|repeatReadCount[5]~30\ = CARRY((!\c3|repeatReadCount[4]~28\) # (!\c3|repeatReadCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|repeatReadCount\(5),
	datad => VCC,
	cin => \c3|repeatReadCount[4]~28\,
	combout => \c3|repeatReadCount[5]~29_combout\,
	cout => \c3|repeatReadCount[5]~30\);

-- Location: FF_X6_Y10_N27
\c3|repeatReadCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[5]~29_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(5));

-- Location: LCCOMB_X6_Y10_N28
\c3|repeatReadCount[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[6]~31_combout\ = (\c3|repeatReadCount\(6) & (\c3|repeatReadCount[5]~30\ $ (GND))) # (!\c3|repeatReadCount\(6) & (!\c3|repeatReadCount[5]~30\ & VCC))
-- \c3|repeatReadCount[6]~32\ = CARRY((\c3|repeatReadCount\(6) & !\c3|repeatReadCount[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(6),
	datad => VCC,
	cin => \c3|repeatReadCount[5]~30\,
	combout => \c3|repeatReadCount[6]~31_combout\,
	cout => \c3|repeatReadCount[6]~32\);

-- Location: FF_X6_Y10_N29
\c3|repeatReadCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[6]~31_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(6));

-- Location: LCCOMB_X6_Y10_N30
\c3|repeatReadCount[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[7]~33_combout\ = (\c3|repeatReadCount\(7) & (!\c3|repeatReadCount[6]~32\)) # (!\c3|repeatReadCount\(7) & ((\c3|repeatReadCount[6]~32\) # (GND)))
-- \c3|repeatReadCount[7]~34\ = CARRY((!\c3|repeatReadCount[6]~32\) # (!\c3|repeatReadCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|repeatReadCount\(7),
	datad => VCC,
	cin => \c3|repeatReadCount[6]~32\,
	combout => \c3|repeatReadCount[7]~33_combout\,
	cout => \c3|repeatReadCount[7]~34\);

-- Location: FF_X6_Y10_N31
\c3|repeatReadCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[7]~33_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(7));

-- Location: LCCOMB_X6_Y9_N0
\c3|repeatReadCount[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[8]~35_combout\ = (\c3|repeatReadCount\(8) & (\c3|repeatReadCount[7]~34\ $ (GND))) # (!\c3|repeatReadCount\(8) & (!\c3|repeatReadCount[7]~34\ & VCC))
-- \c3|repeatReadCount[8]~36\ = CARRY((\c3|repeatReadCount\(8) & !\c3|repeatReadCount[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(8),
	datad => VCC,
	cin => \c3|repeatReadCount[7]~34\,
	combout => \c3|repeatReadCount[8]~35_combout\,
	cout => \c3|repeatReadCount[8]~36\);

-- Location: FF_X6_Y9_N1
\c3|repeatReadCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[8]~35_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(8));

-- Location: LCCOMB_X6_Y9_N2
\c3|repeatReadCount[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[9]~37_combout\ = (\c3|repeatReadCount\(9) & (!\c3|repeatReadCount[8]~36\)) # (!\c3|repeatReadCount\(9) & ((\c3|repeatReadCount[8]~36\) # (GND)))
-- \c3|repeatReadCount[9]~38\ = CARRY((!\c3|repeatReadCount[8]~36\) # (!\c3|repeatReadCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(9),
	datad => VCC,
	cin => \c3|repeatReadCount[8]~36\,
	combout => \c3|repeatReadCount[9]~37_combout\,
	cout => \c3|repeatReadCount[9]~38\);

-- Location: FF_X6_Y9_N3
\c3|repeatReadCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[9]~37_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(9));

-- Location: LCCOMB_X6_Y9_N4
\c3|repeatReadCount[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[10]~40_combout\ = (\c3|repeatReadCount\(10) & (\c3|repeatReadCount[9]~38\ $ (GND))) # (!\c3|repeatReadCount\(10) & (!\c3|repeatReadCount[9]~38\ & VCC))
-- \c3|repeatReadCount[10]~41\ = CARRY((\c3|repeatReadCount\(10) & !\c3|repeatReadCount[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(10),
	datad => VCC,
	cin => \c3|repeatReadCount[9]~38\,
	combout => \c3|repeatReadCount[10]~40_combout\,
	cout => \c3|repeatReadCount[10]~41\);

-- Location: FF_X6_Y9_N5
\c3|repeatReadCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[10]~40_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(10));

-- Location: LCCOMB_X6_Y9_N6
\c3|repeatReadCount[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[11]~42_combout\ = (\c3|repeatReadCount\(11) & (!\c3|repeatReadCount[10]~41\)) # (!\c3|repeatReadCount\(11) & ((\c3|repeatReadCount[10]~41\) # (GND)))
-- \c3|repeatReadCount[11]~43\ = CARRY((!\c3|repeatReadCount[10]~41\) # (!\c3|repeatReadCount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|repeatReadCount\(11),
	datad => VCC,
	cin => \c3|repeatReadCount[10]~41\,
	combout => \c3|repeatReadCount[11]~42_combout\,
	cout => \c3|repeatReadCount[11]~43\);

-- Location: FF_X6_Y9_N7
\c3|repeatReadCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[11]~42_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(11));

-- Location: LCCOMB_X6_Y9_N8
\c3|repeatReadCount[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[12]~44_combout\ = (\c3|repeatReadCount\(12) & (\c3|repeatReadCount[11]~43\ $ (GND))) # (!\c3|repeatReadCount\(12) & (!\c3|repeatReadCount[11]~43\ & VCC))
-- \c3|repeatReadCount[12]~45\ = CARRY((\c3|repeatReadCount\(12) & !\c3|repeatReadCount[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(12),
	datad => VCC,
	cin => \c3|repeatReadCount[11]~43\,
	combout => \c3|repeatReadCount[12]~44_combout\,
	cout => \c3|repeatReadCount[12]~45\);

-- Location: FF_X6_Y9_N9
\c3|repeatReadCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[12]~44_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(12));

-- Location: LCCOMB_X6_Y9_N10
\c3|repeatReadCount[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[13]~46_combout\ = (\c3|repeatReadCount\(13) & (!\c3|repeatReadCount[12]~45\)) # (!\c3|repeatReadCount\(13) & ((\c3|repeatReadCount[12]~45\) # (GND)))
-- \c3|repeatReadCount[13]~47\ = CARRY((!\c3|repeatReadCount[12]~45\) # (!\c3|repeatReadCount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|repeatReadCount\(13),
	datad => VCC,
	cin => \c3|repeatReadCount[12]~45\,
	combout => \c3|repeatReadCount[13]~46_combout\,
	cout => \c3|repeatReadCount[13]~47\);

-- Location: FF_X6_Y9_N11
\c3|repeatReadCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[13]~46_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(13));

-- Location: LCCOMB_X6_Y9_N12
\c3|repeatReadCount[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[14]~48_combout\ = (\c3|repeatReadCount\(14) & (\c3|repeatReadCount[13]~47\ $ (GND))) # (!\c3|repeatReadCount\(14) & (!\c3|repeatReadCount[13]~47\ & VCC))
-- \c3|repeatReadCount[14]~49\ = CARRY((\c3|repeatReadCount\(14) & !\c3|repeatReadCount[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|repeatReadCount\(14),
	datad => VCC,
	cin => \c3|repeatReadCount[13]~47\,
	combout => \c3|repeatReadCount[14]~48_combout\,
	cout => \c3|repeatReadCount[14]~49\);

-- Location: FF_X6_Y9_N13
\c3|repeatReadCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[14]~48_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(14));

-- Location: LCCOMB_X6_Y9_N14
\c3|repeatReadCount[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[15]~50_combout\ = (\c3|repeatReadCount\(15) & (!\c3|repeatReadCount[14]~49\)) # (!\c3|repeatReadCount\(15) & ((\c3|repeatReadCount[14]~49\) # (GND)))
-- \c3|repeatReadCount[15]~51\ = CARRY((!\c3|repeatReadCount[14]~49\) # (!\c3|repeatReadCount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(15),
	datad => VCC,
	cin => \c3|repeatReadCount[14]~49\,
	combout => \c3|repeatReadCount[15]~50_combout\,
	cout => \c3|repeatReadCount[15]~51\);

-- Location: FF_X6_Y9_N15
\c3|repeatReadCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[15]~50_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(15));

-- Location: LCCOMB_X6_Y9_N16
\c3|repeatReadCount[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|repeatReadCount[16]~52_combout\ = \c3|repeatReadCount\(16) $ (!\c3|repeatReadCount[15]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|repeatReadCount\(16),
	cin => \c3|repeatReadCount[15]~51\,
	combout => \c3|repeatReadCount[16]~52_combout\);

-- Location: FF_X6_Y9_N17
\c3|repeatReadCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|repeatReadCount[16]~52_combout\,
	sclr => \c3|LessThan13~4_combout\,
	ena => \c3|repeatReadCount[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|repeatReadCount\(16));

-- Location: LCCOMB_X6_Y9_N28
\c3|LessThan13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan13~1_combout\ = (!\c3|repeatReadCount\(13) & (!\c3|repeatReadCount\(16) & (!\c3|repeatReadCount\(15) & !\c3|repeatReadCount\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|repeatReadCount\(13),
	datab => \c3|repeatReadCount\(16),
	datac => \c3|repeatReadCount\(15),
	datad => \c3|repeatReadCount\(14),
	combout => \c3|LessThan13~1_combout\);

-- Location: LCCOMB_X7_Y7_N28
\c3|i2CburstCounter[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CburstCounter[9]~0_combout\ = (((\c3|repeatReadCount\(8) & !\c3|LessThan13~3_combout\)) # (!\c3|LessThan13~0_combout\)) # (!\c3|LessThan13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan13~1_combout\,
	datab => \c3|repeatReadCount\(8),
	datac => \c3|LessThan13~3_combout\,
	datad => \c3|LessThan13~0_combout\,
	combout => \c3|i2CburstCounter[9]~0_combout\);

-- Location: LCCOMB_X7_Y7_N22
\c3|i2CburstCounter[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CburstCounter[9]~2_combout\ = (\c3|Equal20~1_combout\ & (!\c3|LessThan8~2_combout\ & (\c3|i2CburstCounter[9]~1_combout\ & \c3|i2CburstCounter[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal20~1_combout\,
	datab => \c3|LessThan8~2_combout\,
	datac => \c3|i2CburstCounter[9]~1_combout\,
	datad => \c3|i2CburstCounter[9]~0_combout\,
	combout => \c3|i2CburstCounter[9]~2_combout\);

-- Location: LCCOMB_X6_Y7_N20
\c3|i2CburstCounter[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CburstCounter[9]~3_combout\ = (\c3|Equal17~0_combout\ & (!\c3|i2CclockState~q\ & ((\c3|i2CburstCounter[9]~2_combout\) # (!\c3|LessThan10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan10~1_combout\,
	datab => \c3|Equal17~0_combout\,
	datac => \c3|i2CclockState~q\,
	datad => \c3|i2CburstCounter[9]~2_combout\,
	combout => \c3|i2CburstCounter[9]~3_combout\);

-- Location: LCCOMB_X5_Y7_N6
\c3|i2CburstCounter[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CburstCounter[6]~8_combout\ = (\c3|i2CburstCounter[9]~3_combout\ & (\c3|Add25~12_combout\ & ((!\c3|LessThan10~1_combout\)))) # (!\c3|i2CburstCounter[9]~3_combout\ & (((\c3|i2CburstCounter\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter[9]~3_combout\,
	datab => \c3|Add25~12_combout\,
	datac => \c3|i2CburstCounter\(6),
	datad => \c3|LessThan10~1_combout\,
	combout => \c3|i2CburstCounter[6]~8_combout\);

-- Location: FF_X5_Y7_N7
\c3|i2CburstCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CburstCounter[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CburstCounter\(6));

-- Location: LCCOMB_X5_Y7_N22
\c3|io_sda~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|io_sda~11_combout\ = (!\c3|i2CburstCounter\(6) & (!\c3|i2CburstCounter\(5) & ((\c3|i2CburstCounter\(3)) # (\c3|LessThan10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(6),
	datab => \c3|i2CburstCounter\(5),
	datac => \c3|i2CburstCounter\(3),
	datad => \c3|LessThan10~0_combout\,
	combout => \c3|io_sda~11_combout\);

-- Location: LCCOMB_X7_Y7_N14
\c3|LessThan9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan9~5_combout\ = (\c3|LessThan9~4_combout\ & (!\c3|i2CburstCounter\(8) & (!\c3|i2CburstCounter\(7) & !\c3|i2CburstCounter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan9~4_combout\,
	datab => \c3|i2CburstCounter\(8),
	datac => \c3|i2CburstCounter\(7),
	datad => \c3|i2CburstCounter\(9),
	combout => \c3|LessThan9~5_combout\);

-- Location: LCCOMB_X5_Y7_N20
\c3|i2CbitCount[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CbitCount[0]~4_combout\ = (!\c3|LessThan10~1_combout\ & (((!\c3|Equal20~1_combout\) # (!\c3|i2CburstCounter\(0))) # (!\c3|i2CburstCounter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(3),
	datab => \c3|i2CburstCounter\(0),
	datac => \c3|Equal20~1_combout\,
	datad => \c3|LessThan10~1_combout\,
	combout => \c3|i2CbitCount[0]~4_combout\);

-- Location: LCCOMB_X7_Y7_N12
\c3|Equal19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal19~0_combout\ = (!\c3|i2CburstCounter\(3) & (\c3|i2CburstCounter\(4) & !\c3|i2CburstCounter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(3),
	datab => \c3|i2CburstCounter\(4),
	datad => \c3|i2CburstCounter\(0),
	combout => \c3|Equal19~0_combout\);

-- Location: LCCOMB_X7_Y7_N18
\c3|Equal19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal19~1_combout\ = (\c3|Equal19~0_combout\ & (\c3|LessThan9~3_combout\ & (\c3|LessThan9~2_combout\ & \c3|LessThan8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal19~0_combout\,
	datab => \c3|LessThan9~3_combout\,
	datac => \c3|LessThan9~2_combout\,
	datad => \c3|LessThan8~0_combout\,
	combout => \c3|Equal19~1_combout\);

-- Location: LCCOMB_X6_Y8_N8
\c3|i2CbitCount[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CbitCount[0]~5_combout\ = (\c3|LessThan8~2_combout\) # ((!\c3|Equal19~1_combout\ & ((\c3|LessThan9~5_combout\) # (\c3|i2CbitCount[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan9~5_combout\,
	datab => \c3|LessThan8~2_combout\,
	datac => \c3|i2CbitCount[0]~4_combout\,
	datad => \c3|Equal19~1_combout\,
	combout => \c3|i2CbitCount[0]~5_combout\);

-- Location: LCCOMB_X6_Y8_N20
\c3|i2CbitCount[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CbitCount[1]~7_combout\ = (\c3|i2CbitCount[2]~3_combout\ & (\c3|i2CbitCount[0]~5_combout\ & (\c3|i2CbitCount\(0) $ (\c3|i2CbitCount\(1))))) # (!\c3|i2CbitCount[2]~3_combout\ & (((\c3|i2CbitCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CbitCount\(0),
	datab => \c3|i2CbitCount[0]~5_combout\,
	datac => \c3|i2CbitCount\(1),
	datad => \c3|i2CbitCount[2]~3_combout\,
	combout => \c3|i2CbitCount[1]~7_combout\);

-- Location: FF_X6_Y8_N21
\c3|i2CbitCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CbitCount[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CbitCount\(1));

-- Location: LCCOMB_X6_Y8_N6
\c3|Add22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add22~0_combout\ = (!\c3|i2CbitCount\(1)) # (!\c3|i2CbitCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|i2CbitCount\(0),
	datad => \c3|i2CbitCount\(1),
	combout => \c3|Add22~0_combout\);

-- Location: LCCOMB_X6_Y8_N22
\c3|i2CbitCount[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CbitCount[2]~8_combout\ = (\c3|i2CbitCount[2]~3_combout\ & (\c3|i2CbitCount[0]~5_combout\ & (\c3|Add22~0_combout\ $ (!\c3|i2CbitCount\(2))))) # (!\c3|i2CbitCount[2]~3_combout\ & (((\c3|i2CbitCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add22~0_combout\,
	datab => \c3|i2CbitCount[0]~5_combout\,
	datac => \c3|i2CbitCount\(2),
	datad => \c3|i2CbitCount[2]~3_combout\,
	combout => \c3|i2CbitCount[2]~8_combout\);

-- Location: FF_X6_Y8_N23
\c3|i2CbitCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CbitCount[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CbitCount\(2));

-- Location: LCCOMB_X6_Y8_N14
\c3|i2CbitCount[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CbitCount[2]~0_combout\ = (!\c3|repeatReadCount[16]~18_combout\ & (((!\c3|i2CbitCount\(1)) # (!\c3|i2CbitCount\(2))) # (!\c3|i2CbitCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CbitCount\(0),
	datab => \c3|repeatReadCount[16]~18_combout\,
	datac => \c3|i2CbitCount\(2),
	datad => \c3|i2CbitCount\(1),
	combout => \c3|i2CbitCount[2]~0_combout\);

-- Location: LCCOMB_X7_Y7_N4
\c3|Equal18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal18~2_combout\ = (\c3|LessThan9~3_combout\ & (\c3|i2CburstCounter\(4) & (\c3|LessThan9~2_combout\ & \c3|LessThan8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan9~3_combout\,
	datab => \c3|i2CburstCounter\(4),
	datac => \c3|LessThan9~2_combout\,
	datad => \c3|LessThan8~0_combout\,
	combout => \c3|Equal18~2_combout\);

-- Location: LCCOMB_X6_Y7_N30
\c3|io_sda~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|io_sda~3_combout\ = (!\c3|i2CclockState~q\ & (((!\c3|Equal18~2_combout\) # (!\c3|i2CburstCounter\(0))) # (!\c3|i2CburstCounter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(3),
	datab => \c3|i2CburstCounter\(0),
	datac => \c3|i2CclockState~q\,
	datad => \c3|Equal18~2_combout\,
	combout => \c3|io_sda~3_combout\);

-- Location: LCCOMB_X5_Y7_N28
\c3|Equal20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal20~2_combout\ = (!\c3|i2CburstCounter\(6) & (\c3|i2CburstCounter\(3) & !\c3|i2CburstCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(6),
	datac => \c3|i2CburstCounter\(3),
	datad => \c3|i2CburstCounter\(5),
	combout => \c3|Equal20~2_combout\);

-- Location: LCCOMB_X5_Y7_N10
\c3|Equal20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal20~3_combout\ = (\c3|i2CburstCounter\(0) & (\c3|Equal20~2_combout\ & (\c3|Equal20~0_combout\ & \c3|LessThan9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(0),
	datab => \c3|Equal20~2_combout\,
	datac => \c3|Equal20~0_combout\,
	datad => \c3|LessThan9~2_combout\,
	combout => \c3|Equal20~3_combout\);

-- Location: LCCOMB_X5_Y7_N18
\c3|i2CbitCount[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CbitCount[2]~1_combout\ = (\c3|Equal20~3_combout\) # ((\c3|Equal21~0_combout\ & (\c3|LessThan10~1_combout\ & \c3|LessThan13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal20~3_combout\,
	datab => \c3|Equal21~0_combout\,
	datac => \c3|LessThan10~1_combout\,
	datad => \c3|LessThan13~4_combout\,
	combout => \c3|i2CbitCount[2]~1_combout\);

-- Location: LCCOMB_X6_Y8_N16
\c3|i2CbitCount[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CbitCount[2]~2_combout\ = (!\c3|LessThan8~2_combout\ & ((\c3|Equal19~1_combout\) # ((!\c3|LessThan9~5_combout\ & \c3|i2CbitCount[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan9~5_combout\,
	datab => \c3|LessThan8~2_combout\,
	datac => \c3|i2CbitCount[2]~1_combout\,
	datad => \c3|Equal19~1_combout\,
	combout => \c3|i2CbitCount[2]~2_combout\);

-- Location: LCCOMB_X6_Y8_N2
\c3|i2CbitCount[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CbitCount[2]~3_combout\ = (\c3|Equal17~0_combout\ & (\c3|io_sda~3_combout\ & ((\c3|i2CbitCount[2]~0_combout\) # (\c3|i2CbitCount[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal17~0_combout\,
	datab => \c3|i2CbitCount[2]~0_combout\,
	datac => \c3|io_sda~3_combout\,
	datad => \c3|i2CbitCount[2]~2_combout\,
	combout => \c3|i2CbitCount[2]~3_combout\);

-- Location: LCCOMB_X6_Y8_N30
\c3|i2CbitCount[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|i2CbitCount[0]~6_combout\ = (\c3|i2CbitCount\(0) & ((!\c3|i2CbitCount[2]~3_combout\))) # (!\c3|i2CbitCount\(0) & (\c3|i2CbitCount[0]~5_combout\ & \c3|i2CbitCount[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|i2CbitCount[0]~5_combout\,
	datac => \c3|i2CbitCount\(0),
	datad => \c3|i2CbitCount[2]~3_combout\,
	combout => \c3|i2CbitCount[0]~6_combout\);

-- Location: FF_X6_Y8_N31
\c3|i2CbitCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|i2CbitCount[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|i2CbitCount\(0));

-- Location: LCCOMB_X6_Y8_N4
\c3|io_sda~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|io_sda~4_combout\ = (\c3|i2CbitCount\(1) & (((\c3|i2CbitCount\(2))) # (!\c3|i2CbitCount\(0)))) # (!\c3|i2CbitCount\(1) & (((\c3|i2CbitCount\(2) & \c3|LessThan8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CbitCount\(0),
	datab => \c3|i2CbitCount\(1),
	datac => \c3|i2CbitCount\(2),
	datad => \c3|LessThan8~2_combout\,
	combout => \c3|io_sda~4_combout\);

-- Location: LCCOMB_X6_Y8_N26
\c3|io_sda~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|io_sda~5_combout\ = (\c3|LessThan8~2_combout\ & (((\c3|io_sda~4_combout\)))) # (!\c3|LessThan8~2_combout\ & ((\c3|LessThan9~4_combout\ & ((!\c3|io_sda~4_combout\))) # (!\c3|LessThan9~4_combout\ & (\c3|io_sda~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|io_sda~11_combout\,
	datab => \c3|LessThan9~4_combout\,
	datac => \c3|io_sda~4_combout\,
	datad => \c3|LessThan8~2_combout\,
	combout => \c3|io_sda~5_combout\);

-- Location: LCCOMB_X6_Y8_N18
\c3|io_sda~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|io_sda~6_combout\ = (\c3|io_sda~3_combout\ & (((!\c3|LessThan9~2_combout\ & !\c3|LessThan8~2_combout\)) # (!\c3|io_sda~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|io_sda~5_combout\,
	datab => \c3|LessThan9~2_combout\,
	datac => \c3|io_sda~3_combout\,
	datad => \c3|LessThan8~2_combout\,
	combout => \c3|io_sda~6_combout\);

-- Location: LCCOMB_X7_Y7_N20
\c3|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal18~0_combout\ = (\c3|i2CburstCounter\(3) & (\c3|i2CburstCounter\(4) & \c3|i2CburstCounter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CburstCounter\(3),
	datab => \c3|i2CburstCounter\(4),
	datad => \c3|i2CburstCounter\(0),
	combout => \c3|Equal18~0_combout\);

-- Location: LCCOMB_X7_Y7_N30
\c3|Equal18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal18~1_combout\ = (\c3|LessThan9~2_combout\ & (\c3|Equal18~0_combout\ & (\c3|LessThan9~3_combout\ & \c3|LessThan8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|LessThan9~2_combout\,
	datab => \c3|Equal18~0_combout\,
	datac => \c3|LessThan9~3_combout\,
	datad => \c3|LessThan8~0_combout\,
	combout => \c3|Equal18~1_combout\);

-- Location: LCCOMB_X6_Y8_N0
\c3|o_scl~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|o_scl~1_combout\ = (!\c3|Equal20~3_combout\ & (\c3|repeatReadCount[16]~18_combout\ & !\c3|Equal19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal20~3_combout\,
	datac => \c3|repeatReadCount[16]~18_combout\,
	datad => \c3|Equal19~1_combout\,
	combout => \c3|o_scl~1_combout\);

-- Location: LCCOMB_X6_Y8_N28
\c3|io_sda~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|io_sda~7_combout\ = (\c3|Equal18~1_combout\) # ((!\c3|i2CclockState~q\ & ((\c3|Equal21~0_combout\) # (!\c3|o_scl~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockState~q\,
	datab => \c3|Equal18~1_combout\,
	datac => \c3|Equal21~0_combout\,
	datad => \c3|o_scl~1_combout\,
	combout => \c3|io_sda~7_combout\);

-- Location: LCCOMB_X6_Y8_N10
\c3|io_sda~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|io_sda~8_combout\ = (\c3|Equal17~0_combout\ & \c3|io_sda~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal17~0_combout\,
	datad => \c3|io_sda~7_combout\,
	combout => \c3|io_sda~8_combout\);

-- Location: FF_X6_Y8_N19
\c3|io_sda~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|io_sda~6_combout\,
	ena => \c3|io_sda~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|io_sda~reg0_q\);

-- Location: LCCOMB_X6_Y8_N24
\c3|io_sda~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|io_sda~9_combout\ = (!\c3|Equal19~1_combout\ & ((\c3|LessThan9~5_combout\) # (!\c3|Equal20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal20~3_combout\,
	datab => \c3|Equal19~1_combout\,
	datad => \c3|LessThan9~5_combout\,
	combout => \c3|io_sda~9_combout\);

-- Location: LCCOMB_X6_Y8_N12
\c3|io_sda~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|io_sda~10_combout\ = (\c3|io_sda~9_combout\) # ((\c3|LessThan8~2_combout\) # (!\c3|io_sda~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|io_sda~9_combout\,
	datac => \c3|io_sda~3_combout\,
	datad => \c3|LessThan8~2_combout\,
	combout => \c3|io_sda~10_combout\);

-- Location: FF_X6_Y8_N13
\c3|io_sda~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|io_sda~10_combout\,
	ena => \c3|io_sda~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|io_sda~en_q\);

-- Location: CLKCTRL_G3
\c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X22_Y17_N8
\c4|C1|HPOS[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[0]~11_combout\ = \c4|C1|HPOS\(0) $ (VCC)
-- \c4|C1|HPOS[0]~12\ = CARRY(\c4|C1|HPOS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|HPOS\(0),
	datad => VCC,
	combout => \c4|C1|HPOS[0]~11_combout\,
	cout => \c4|C1|HPOS[0]~12\);

-- Location: LCCOMB_X22_Y17_N20
\c4|C1|HPOS[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[6]~23_combout\ = (\c4|C1|HPOS\(6) & (\c4|C1|HPOS[5]~22\ $ (GND))) # (!\c4|C1|HPOS\(6) & (!\c4|C1|HPOS[5]~22\ & VCC))
-- \c4|C1|HPOS[6]~24\ = CARRY((\c4|C1|HPOS\(6) & !\c4|C1|HPOS[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(6),
	datad => VCC,
	cin => \c4|C1|HPOS[5]~22\,
	combout => \c4|C1|HPOS[6]~23_combout\,
	cout => \c4|C1|HPOS[6]~24\);

-- Location: LCCOMB_X22_Y17_N22
\c4|C1|HPOS[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[7]~25_combout\ = (\c4|C1|HPOS\(7) & (!\c4|C1|HPOS[6]~24\)) # (!\c4|C1|HPOS\(7) & ((\c4|C1|HPOS[6]~24\) # (GND)))
-- \c4|C1|HPOS[7]~26\ = CARRY((!\c4|C1|HPOS[6]~24\) # (!\c4|C1|HPOS\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(7),
	datad => VCC,
	cin => \c4|C1|HPOS[6]~24\,
	combout => \c4|C1|HPOS[7]~25_combout\,
	cout => \c4|C1|HPOS[7]~26\);

-- Location: FF_X22_Y17_N23
\c4|C1|HPOS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[7]~25_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(7));

-- Location: LCCOMB_X22_Y17_N24
\c4|C1|HPOS[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[8]~27_combout\ = (\c4|C1|HPOS\(8) & (\c4|C1|HPOS[7]~26\ $ (GND))) # (!\c4|C1|HPOS\(8) & (!\c4|C1|HPOS[7]~26\ & VCC))
-- \c4|C1|HPOS[8]~28\ = CARRY((\c4|C1|HPOS\(8) & !\c4|C1|HPOS[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|HPOS\(8),
	datad => VCC,
	cin => \c4|C1|HPOS[7]~26\,
	combout => \c4|C1|HPOS[8]~27_combout\,
	cout => \c4|C1|HPOS[8]~28\);

-- Location: FF_X22_Y17_N25
\c4|C1|HPOS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[8]~27_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(8));

-- Location: LCCOMB_X22_Y17_N26
\c4|C1|HPOS[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[9]~29_combout\ = (\c4|C1|HPOS\(9) & (!\c4|C1|HPOS[8]~28\)) # (!\c4|C1|HPOS\(9) & ((\c4|C1|HPOS[8]~28\) # (GND)))
-- \c4|C1|HPOS[9]~30\ = CARRY((!\c4|C1|HPOS[8]~28\) # (!\c4|C1|HPOS\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(9),
	datad => VCC,
	cin => \c4|C1|HPOS[8]~28\,
	combout => \c4|C1|HPOS[9]~29_combout\,
	cout => \c4|C1|HPOS[9]~30\);

-- Location: FF_X22_Y17_N27
\c4|C1|HPOS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[9]~29_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(9));

-- Location: LCCOMB_X22_Y17_N28
\c4|C1|HPOS[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[10]~31_combout\ = \c4|C1|HPOS\(10) $ (!\c4|C1|HPOS[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|HPOS\(10),
	cin => \c4|C1|HPOS[9]~30\,
	combout => \c4|C1|HPOS[10]~31_combout\);

-- Location: FF_X22_Y17_N29
\c4|C1|HPOS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[10]~31_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(10));

-- Location: LCCOMB_X22_Y17_N30
\c4|C1|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|LessThan4~0_combout\ = ((!\c4|C1|HPOS\(6) & (!\c4|C1|HPOS\(5) & !\c4|C1|HPOS\(7)))) # (!\c4|C1|HPOS\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(6),
	datab => \c4|C1|HPOS\(5),
	datac => \c4|C1|HPOS\(7),
	datad => \c4|C1|HPOS\(8),
	combout => \c4|C1|LessThan4~0_combout\);

-- Location: LCCOMB_X21_Y17_N0
\c4|C1|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|LessThan4~1_combout\ = (\c4|C1|HPOS\(10)) # ((\c4|C1|HPOS\(9) & !\c4|C1|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(9),
	datab => \c4|C1|HPOS\(10),
	datac => \c4|C1|LessThan4~0_combout\,
	combout => \c4|C1|LessThan4~1_combout\);

-- Location: FF_X22_Y17_N9
\c4|C1|HPOS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[0]~11_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(0));

-- Location: LCCOMB_X22_Y17_N10
\c4|C1|HPOS[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[1]~13_combout\ = (\c4|C1|HPOS\(1) & (!\c4|C1|HPOS[0]~12\)) # (!\c4|C1|HPOS\(1) & ((\c4|C1|HPOS[0]~12\) # (GND)))
-- \c4|C1|HPOS[1]~14\ = CARRY((!\c4|C1|HPOS[0]~12\) # (!\c4|C1|HPOS\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(1),
	datad => VCC,
	cin => \c4|C1|HPOS[0]~12\,
	combout => \c4|C1|HPOS[1]~13_combout\,
	cout => \c4|C1|HPOS[1]~14\);

-- Location: FF_X22_Y17_N11
\c4|C1|HPOS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[1]~13_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(1));

-- Location: LCCOMB_X22_Y17_N12
\c4|C1|HPOS[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[2]~15_combout\ = (\c4|C1|HPOS\(2) & (\c4|C1|HPOS[1]~14\ $ (GND))) # (!\c4|C1|HPOS\(2) & (!\c4|C1|HPOS[1]~14\ & VCC))
-- \c4|C1|HPOS[2]~16\ = CARRY((\c4|C1|HPOS\(2) & !\c4|C1|HPOS[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(2),
	datad => VCC,
	cin => \c4|C1|HPOS[1]~14\,
	combout => \c4|C1|HPOS[2]~15_combout\,
	cout => \c4|C1|HPOS[2]~16\);

-- Location: FF_X22_Y17_N13
\c4|C1|HPOS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[2]~15_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(2));

-- Location: LCCOMB_X22_Y17_N14
\c4|C1|HPOS[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[3]~17_combout\ = (\c4|C1|HPOS\(3) & (!\c4|C1|HPOS[2]~16\)) # (!\c4|C1|HPOS\(3) & ((\c4|C1|HPOS[2]~16\) # (GND)))
-- \c4|C1|HPOS[3]~18\ = CARRY((!\c4|C1|HPOS[2]~16\) # (!\c4|C1|HPOS\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|HPOS\(3),
	datad => VCC,
	cin => \c4|C1|HPOS[2]~16\,
	combout => \c4|C1|HPOS[3]~17_combout\,
	cout => \c4|C1|HPOS[3]~18\);

-- Location: FF_X22_Y17_N15
\c4|C1|HPOS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[3]~17_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(3));

-- Location: LCCOMB_X22_Y17_N16
\c4|C1|HPOS[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[4]~19_combout\ = (\c4|C1|HPOS\(4) & (\c4|C1|HPOS[3]~18\ $ (GND))) # (!\c4|C1|HPOS\(4) & (!\c4|C1|HPOS[3]~18\ & VCC))
-- \c4|C1|HPOS[4]~20\ = CARRY((\c4|C1|HPOS\(4) & !\c4|C1|HPOS[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|HPOS\(4),
	datad => VCC,
	cin => \c4|C1|HPOS[3]~18\,
	combout => \c4|C1|HPOS[4]~19_combout\,
	cout => \c4|C1|HPOS[4]~20\);

-- Location: FF_X22_Y17_N17
\c4|C1|HPOS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[4]~19_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(4));

-- Location: LCCOMB_X22_Y17_N18
\c4|C1|HPOS[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|HPOS[5]~21_combout\ = (\c4|C1|HPOS\(5) & (!\c4|C1|HPOS[4]~20\)) # (!\c4|C1|HPOS\(5) & ((\c4|C1|HPOS[4]~20\) # (GND)))
-- \c4|C1|HPOS[5]~22\ = CARRY((!\c4|C1|HPOS[4]~20\) # (!\c4|C1|HPOS\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|HPOS\(5),
	datad => VCC,
	cin => \c4|C1|HPOS[4]~20\,
	combout => \c4|C1|HPOS[5]~21_combout\,
	cout => \c4|C1|HPOS[5]~22\);

-- Location: FF_X22_Y17_N19
\c4|C1|HPOS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[5]~21_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(5));

-- Location: FF_X22_Y17_N21
\c4|C1|HPOS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|HPOS[6]~23_combout\,
	sclr => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HPOS\(6));

-- Location: LCCOMB_X22_Y17_N4
\c4|C1|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|LessThan6~0_combout\ = (\c4|C1|HPOS\(1)) # ((\c4|C1|HPOS\(0)) # ((\c4|C1|HPOS\(3)) # (\c4|C1|HPOS\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(1),
	datab => \c4|C1|HPOS\(0),
	datac => \c4|C1|HPOS\(3),
	datad => \c4|C1|HPOS\(2),
	combout => \c4|C1|LessThan6~0_combout\);

-- Location: LCCOMB_X22_Y17_N2
\c4|C1|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|process_0~1_combout\ = (\c4|C1|HPOS\(6) & (\c4|C1|HPOS\(4) & (\c4|C1|LessThan6~0_combout\ & \c4|C1|HPOS\(5)))) # (!\c4|C1|HPOS\(6) & (!\c4|C1|HPOS\(5) & ((!\c4|C1|LessThan6~0_combout\) # (!\c4|C1|HPOS\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(6),
	datab => \c4|C1|HPOS\(4),
	datac => \c4|C1|LessThan6~0_combout\,
	datad => \c4|C1|HPOS\(5),
	combout => \c4|C1|process_0~1_combout\);

-- Location: LCCOMB_X19_Y17_N30
\c4|C1|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|process_0~0_combout\ = (\c4|C1|HPOS\(10)) # (((\c4|C1|HPOS\(8)) # (!\c4|C1|HPOS\(7))) # (!\c4|C1|HPOS\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(10),
	datab => \c4|C1|HPOS\(9),
	datac => \c4|C1|HPOS\(7),
	datad => \c4|C1|HPOS\(8),
	combout => \c4|C1|process_0~0_combout\);

-- Location: LCCOMB_X19_Y17_N16
\c4|C1|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|process_0~2_combout\ = (\c4|C1|process_0~1_combout\) # (\c4|C1|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|process_0~1_combout\,
	datac => \c4|C1|process_0~0_combout\,
	combout => \c4|C1|process_0~2_combout\);

-- Location: FF_X19_Y17_N17
\c4|C1|HSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|process_0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|HSYNC~q\);

-- Location: LCCOMB_X21_Y17_N10
\c4|C1|VPOS[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|VPOS[0]~10_combout\ = \c4|C1|VPOS\(0) $ (VCC)
-- \c4|C1|VPOS[0]~11\ = CARRY(\c4|C1|VPOS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|VPOS\(0),
	datad => VCC,
	combout => \c4|C1|VPOS[0]~10_combout\,
	cout => \c4|C1|VPOS[0]~11\);

-- Location: LCCOMB_X21_Y17_N12
\c4|C1|VPOS[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|VPOS[1]~12_combout\ = (\c4|C1|VPOS\(1) & (!\c4|C1|VPOS[0]~11\)) # (!\c4|C1|VPOS\(1) & ((\c4|C1|VPOS[0]~11\) # (GND)))
-- \c4|C1|VPOS[1]~13\ = CARRY((!\c4|C1|VPOS[0]~11\) # (!\c4|C1|VPOS\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|VPOS\(1),
	datad => VCC,
	cin => \c4|C1|VPOS[0]~11\,
	combout => \c4|C1|VPOS[1]~12_combout\,
	cout => \c4|C1|VPOS[1]~13\);

-- Location: LCCOMB_X21_Y17_N14
\c4|C1|VPOS[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|VPOS[2]~14_combout\ = (\c4|C1|VPOS\(2) & (\c4|C1|VPOS[1]~13\ $ (GND))) # (!\c4|C1|VPOS\(2) & (!\c4|C1|VPOS[1]~13\ & VCC))
-- \c4|C1|VPOS[2]~15\ = CARRY((\c4|C1|VPOS\(2) & !\c4|C1|VPOS[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|VPOS\(2),
	datad => VCC,
	cin => \c4|C1|VPOS[1]~13\,
	combout => \c4|C1|VPOS[2]~14_combout\,
	cout => \c4|C1|VPOS[2]~15\);

-- Location: FF_X21_Y17_N15
\c4|C1|VPOS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|VPOS[2]~14_combout\,
	sclr => \c4|C1|LessThan5~1_combout\,
	ena => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VPOS\(2));

-- Location: LCCOMB_X21_Y17_N16
\c4|C1|VPOS[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|VPOS[3]~16_combout\ = (\c4|C1|VPOS\(3) & (!\c4|C1|VPOS[2]~15\)) # (!\c4|C1|VPOS\(3) & ((\c4|C1|VPOS[2]~15\) # (GND)))
-- \c4|C1|VPOS[3]~17\ = CARRY((!\c4|C1|VPOS[2]~15\) # (!\c4|C1|VPOS\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|VPOS\(3),
	datad => VCC,
	cin => \c4|C1|VPOS[2]~15\,
	combout => \c4|C1|VPOS[3]~16_combout\,
	cout => \c4|C1|VPOS[3]~17\);

-- Location: FF_X21_Y17_N17
\c4|C1|VPOS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|VPOS[3]~16_combout\,
	sclr => \c4|C1|LessThan5~1_combout\,
	ena => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VPOS\(3));

-- Location: LCCOMB_X21_Y17_N18
\c4|C1|VPOS[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|VPOS[4]~18_combout\ = (\c4|C1|VPOS\(4) & (\c4|C1|VPOS[3]~17\ $ (GND))) # (!\c4|C1|VPOS\(4) & (!\c4|C1|VPOS[3]~17\ & VCC))
-- \c4|C1|VPOS[4]~19\ = CARRY((\c4|C1|VPOS\(4) & !\c4|C1|VPOS[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|VPOS\(4),
	datad => VCC,
	cin => \c4|C1|VPOS[3]~17\,
	combout => \c4|C1|VPOS[4]~18_combout\,
	cout => \c4|C1|VPOS[4]~19\);

-- Location: FF_X21_Y17_N19
\c4|C1|VPOS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|VPOS[4]~18_combout\,
	sclr => \c4|C1|LessThan5~1_combout\,
	ena => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VPOS\(4));

-- Location: LCCOMB_X21_Y17_N20
\c4|C1|VPOS[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|VPOS[5]~20_combout\ = (\c4|C1|VPOS\(5) & (!\c4|C1|VPOS[4]~19\)) # (!\c4|C1|VPOS\(5) & ((\c4|C1|VPOS[4]~19\) # (GND)))
-- \c4|C1|VPOS[5]~21\ = CARRY((!\c4|C1|VPOS[4]~19\) # (!\c4|C1|VPOS\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|VPOS\(5),
	datad => VCC,
	cin => \c4|C1|VPOS[4]~19\,
	combout => \c4|C1|VPOS[5]~20_combout\,
	cout => \c4|C1|VPOS[5]~21\);

-- Location: FF_X21_Y17_N21
\c4|C1|VPOS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|VPOS[5]~20_combout\,
	sclr => \c4|C1|LessThan5~1_combout\,
	ena => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VPOS\(5));

-- Location: LCCOMB_X21_Y17_N22
\c4|C1|VPOS[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|VPOS[6]~22_combout\ = (\c4|C1|VPOS\(6) & (\c4|C1|VPOS[5]~21\ $ (GND))) # (!\c4|C1|VPOS\(6) & (!\c4|C1|VPOS[5]~21\ & VCC))
-- \c4|C1|VPOS[6]~23\ = CARRY((\c4|C1|VPOS\(6) & !\c4|C1|VPOS[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|VPOS\(6),
	datad => VCC,
	cin => \c4|C1|VPOS[5]~21\,
	combout => \c4|C1|VPOS[6]~22_combout\,
	cout => \c4|C1|VPOS[6]~23\);

-- Location: FF_X21_Y17_N23
\c4|C1|VPOS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|VPOS[6]~22_combout\,
	sclr => \c4|C1|LessThan5~1_combout\,
	ena => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VPOS\(6));

-- Location: LCCOMB_X21_Y17_N24
\c4|C1|VPOS[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|VPOS[7]~24_combout\ = (\c4|C1|VPOS\(7) & (!\c4|C1|VPOS[6]~23\)) # (!\c4|C1|VPOS\(7) & ((\c4|C1|VPOS[6]~23\) # (GND)))
-- \c4|C1|VPOS[7]~25\ = CARRY((!\c4|C1|VPOS[6]~23\) # (!\c4|C1|VPOS\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|VPOS\(7),
	datad => VCC,
	cin => \c4|C1|VPOS[6]~23\,
	combout => \c4|C1|VPOS[7]~24_combout\,
	cout => \c4|C1|VPOS[7]~25\);

-- Location: FF_X21_Y17_N25
\c4|C1|VPOS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|VPOS[7]~24_combout\,
	sclr => \c4|C1|LessThan5~1_combout\,
	ena => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VPOS\(7));

-- Location: LCCOMB_X19_Y17_N24
\c4|C1|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|LessThan5~0_combout\ = (!\c4|C1|VPOS\(5) & (!\c4|C1|VPOS\(7) & (!\c4|C1|VPOS\(4) & !\c4|C1|VPOS\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|VPOS\(5),
	datab => \c4|C1|VPOS\(7),
	datac => \c4|C1|VPOS\(4),
	datad => \c4|C1|VPOS\(6),
	combout => \c4|C1|LessThan5~0_combout\);

-- Location: LCCOMB_X21_Y17_N26
\c4|C1|VPOS[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|VPOS[8]~26_combout\ = (\c4|C1|VPOS\(8) & (\c4|C1|VPOS[7]~25\ $ (GND))) # (!\c4|C1|VPOS\(8) & (!\c4|C1|VPOS[7]~25\ & VCC))
-- \c4|C1|VPOS[8]~27\ = CARRY((\c4|C1|VPOS\(8) & !\c4|C1|VPOS[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|VPOS\(8),
	datad => VCC,
	cin => \c4|C1|VPOS[7]~25\,
	combout => \c4|C1|VPOS[8]~26_combout\,
	cout => \c4|C1|VPOS[8]~27\);

-- Location: FF_X21_Y17_N27
\c4|C1|VPOS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|VPOS[8]~26_combout\,
	sclr => \c4|C1|LessThan5~1_combout\,
	ena => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VPOS\(8));

-- Location: LCCOMB_X21_Y17_N28
\c4|C1|VPOS[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|VPOS[9]~28_combout\ = \c4|C1|VPOS\(9) $ (\c4|C1|VPOS[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c4|C1|VPOS\(9),
	cin => \c4|C1|VPOS[8]~27\,
	combout => \c4|C1|VPOS[9]~28_combout\);

-- Location: FF_X21_Y17_N29
\c4|C1|VPOS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|VPOS[9]~28_combout\,
	sclr => \c4|C1|LessThan5~1_combout\,
	ena => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VPOS\(9));

-- Location: LCCOMB_X21_Y17_N4
\c4|C1|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|LessThan9~0_combout\ = (\c4|C1|VPOS\(3) & (\c4|C1|VPOS\(2) & ((\c4|C1|VPOS\(1)) # (\c4|C1|VPOS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|VPOS\(1),
	datab => \c4|C1|VPOS\(3),
	datac => \c4|C1|VPOS\(2),
	datad => \c4|C1|VPOS\(0),
	combout => \c4|C1|LessThan9~0_combout\);

-- Location: LCCOMB_X21_Y17_N2
\c4|C1|LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|LessThan5~1_combout\ = (\c4|C1|VPOS\(9) & (((\c4|C1|VPOS\(8)) # (\c4|C1|LessThan9~0_combout\)) # (!\c4|C1|LessThan5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|LessThan5~0_combout\,
	datab => \c4|C1|VPOS\(9),
	datac => \c4|C1|VPOS\(8),
	datad => \c4|C1|LessThan9~0_combout\,
	combout => \c4|C1|LessThan5~1_combout\);

-- Location: FF_X21_Y17_N11
\c4|C1|VPOS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|VPOS[0]~10_combout\,
	sclr => \c4|C1|LessThan5~1_combout\,
	ena => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VPOS\(0));

-- Location: FF_X21_Y17_N13
\c4|C1|VPOS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|VPOS[1]~12_combout\,
	sclr => \c4|C1|LessThan5~1_combout\,
	ena => \c4|C1|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VPOS\(1));

-- Location: LCCOMB_X21_Y17_N30
\c4|C1|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|process_0~3_combout\ = ((!\c4|C1|VPOS\(2) & ((!\c4|C1|VPOS\(0)) # (!\c4|C1|VPOS\(1))))) # (!\c4|C1|VPOS\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|VPOS\(1),
	datab => \c4|C1|VPOS\(3),
	datac => \c4|C1|VPOS\(2),
	datad => \c4|C1|VPOS\(0),
	combout => \c4|C1|process_0~3_combout\);

-- Location: LCCOMB_X21_Y17_N8
\c4|C1|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|process_0~4_combout\ = (((\c4|C1|VPOS\(9)) # (!\c4|C1|VPOS\(6))) # (!\c4|C1|VPOS\(5))) # (!\c4|C1|VPOS\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|VPOS\(8),
	datab => \c4|C1|VPOS\(5),
	datac => \c4|C1|VPOS\(6),
	datad => \c4|C1|VPOS\(9),
	combout => \c4|C1|process_0~4_combout\);

-- Location: LCCOMB_X21_Y17_N6
\c4|C1|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|process_0~5_combout\ = (\c4|C1|process_0~3_combout\) # ((\c4|C1|VPOS\(4)) # ((\c4|C1|process_0~4_combout\) # (\c4|C1|LessThan9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|process_0~3_combout\,
	datab => \c4|C1|VPOS\(4),
	datac => \c4|C1|process_0~4_combout\,
	datad => \c4|C1|LessThan9~0_combout\,
	combout => \c4|C1|process_0~5_combout\);

-- Location: LCCOMB_X19_Y17_N18
\c4|C1|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|process_0~6_combout\ = (\c4|C1|process_0~5_combout\) # (!\c4|C1|VPOS\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|process_0~5_combout\,
	datad => \c4|C1|VPOS\(7),
	combout => \c4|C1|process_0~6_combout\);

-- Location: FF_X19_Y17_N19
\c4|C1|VSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|process_0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|VSYNC~q\);

-- Location: LCCOMB_X19_Y17_N8
\c4|C1|R~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|R~4_combout\ = (\c4|C1|VPOS\(4)) # ((\c4|C1|VPOS\(5) & \c4|C1|LessThan9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|VPOS\(5),
	datab => \c4|C1|VPOS\(4),
	datad => \c4|C1|LessThan9~0_combout\,
	combout => \c4|C1|R~4_combout\);

-- Location: LCCOMB_X19_Y17_N26
\c4|C1|R~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|R~5_combout\ = (\c4|C1|VPOS\(7) & (!\c4|C1|VPOS\(5) & (!\c4|C1|R~4_combout\ & !\c4|C1|VPOS\(6)))) # (!\c4|C1|VPOS\(7) & ((\c4|C1|VPOS\(6)) # ((\c4|C1|VPOS\(5) & \c4|C1|R~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|VPOS\(5),
	datab => \c4|C1|VPOS\(7),
	datac => \c4|C1|R~4_combout\,
	datad => \c4|C1|VPOS\(6),
	combout => \c4|C1|R~5_combout\);

-- Location: LCCOMB_X19_Y17_N10
\c4|C1|R~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|R~3_combout\ = (!\c4|C1|HPOS\(10) & (!\c4|C1|HPOS\(9) & (!\c4|C1|VPOS\(9) & \c4|C1|VPOS\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(10),
	datab => \c4|C1|HPOS\(9),
	datac => \c4|C1|VPOS\(9),
	datad => \c4|C1|VPOS\(8),
	combout => \c4|C1|R~3_combout\);

-- Location: LCCOMB_X19_Y17_N12
\c4|C1|R~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|R~6_combout\ = (\c4|C1|R~5_combout\ & \c4|C1|R~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c4|C1|R~5_combout\,
	datad => \c4|C1|R~3_combout\,
	combout => \c4|C1|R~6_combout\);

-- Location: LCCOMB_X22_Y17_N0
\c4|C1|R~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|R~0_combout\ = (\c4|C1|HPOS\(5) & ((\c4|C1|HPOS\(2)) # (\c4|C1|HPOS\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(2),
	datab => \c4|C1|HPOS\(5),
	datad => \c4|C1|HPOS\(4),
	combout => \c4|C1|R~0_combout\);

-- Location: LCCOMB_X22_Y17_N6
\c4|C1|R~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|R~1_combout\ = (\c4|C1|R~0_combout\ & ((\c4|C1|HPOS\(4)) # ((!\c4|C1|HPOS\(6) & \c4|C1|HPOS\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|HPOS\(6),
	datab => \c4|C1|HPOS\(4),
	datac => \c4|C1|HPOS\(3),
	datad => \c4|C1|R~0_combout\,
	combout => \c4|C1|R~1_combout\);

-- Location: LCCOMB_X19_Y17_N28
\c4|C1|R~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|R~2_combout\ = (\c4|C1|R~1_combout\ & (\c4|C1|HPOS\(6) & (\c4|C1|HPOS\(7) & !\c4|C1|HPOS\(8)))) # (!\c4|C1|R~1_combout\ & (!\c4|C1|HPOS\(6) & (!\c4|C1|HPOS\(7) & \c4|C1|HPOS\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|R~1_combout\,
	datab => \c4|C1|HPOS\(6),
	datac => \c4|C1|HPOS\(7),
	datad => \c4|C1|HPOS\(8),
	combout => \c4|C1|R~2_combout\);

-- Location: LCCOMB_X8_Y19_N22
\c3|compMulv1[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv1[13]~0_combout\ = (!\c3|inferenceMulOK~q\ & \c3|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|inferenceMulOK~q\,
	datac => \c3|CMD\(0),
	combout => \c3|compMulv1[13]~0_combout\);

-- Location: LCCOMB_X8_Y19_N24
\c3|doOperCycles[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|doOperCycles[1]~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|Equal8~1_combout\ & (\c3|inferenceMulOK~q\ & \c3|CMD\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|Equal8~1_combout\,
	datac => \c3|inferenceMulOK~q\,
	datad => \c3|CMD\(0),
	combout => \c3|doOperCycles[1]~0_combout\);

-- Location: LCCOMB_X8_Y19_N30
\c3|doOperCycles[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|doOperCycles[1]~1_combout\ = (\c3|doOperCycles[1]~0_combout\) # ((\c3|doOperCycles\(1) & ((!\c3|Equal8~1_combout\) # (!\c3|compMulv1[13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv1[13]~0_combout\,
	datab => \c3|Equal8~1_combout\,
	datac => \c3|doOperCycles\(1),
	datad => \c3|doOperCycles[1]~0_combout\,
	combout => \c3|doOperCycles[1]~1_combout\);

-- Location: FF_X8_Y19_N31
\c3|doOperCycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|doOperCycles[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|doOperCycles\(1));

-- Location: LCCOMB_X10_Y19_N6
\c3|currentOperCycles[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[3]~5_combout\ = (!\c3|currNeuronsLayerArraySubId~q\ & \c3|inferenceMulOK~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|inferenceMulOK~q\,
	combout => \c3|currentOperCycles[3]~5_combout\);

-- Location: LCCOMB_X9_Y19_N2
\c3|currentOperCycles~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles~6_combout\ = (!\c3|currentOperCycles[6]~0_combout\ & ((\c3|currentOperCycles[3]~5_combout\) # ((!\c3|Equal8~1_combout\) # (!\c3|CMD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles[3]~5_combout\,
	datab => \c3|currentOperCycles[6]~0_combout\,
	datac => \c3|CMD\(0),
	datad => \c3|Equal8~1_combout\,
	combout => \c3|currentOperCycles~6_combout\);

-- Location: LCCOMB_X9_Y19_N12
\c3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add0~0_combout\ = \c3|currentOperCycles\(0) $ (VCC)
-- \c3|Add0~1\ = CARRY(\c3|currentOperCycles\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currentOperCycles\(0),
	datad => VCC,
	combout => \c3|Add0~0_combout\,
	cout => \c3|Add0~1\);

-- Location: LCCOMB_X9_Y19_N14
\c3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add0~2_combout\ = (\c3|currentOperCycles\(1) & (!\c3|Add0~1\)) # (!\c3|currentOperCycles\(1) & ((\c3|Add0~1\) # (GND)))
-- \c3|Add0~3\ = CARRY((!\c3|Add0~1\) # (!\c3|currentOperCycles\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles\(1),
	datad => VCC,
	cin => \c3|Add0~1\,
	combout => \c3|Add0~2_combout\,
	cout => \c3|Add0~3\);

-- Location: LCCOMB_X9_Y19_N26
\c3|currentOperCycles[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[1]~13_combout\ = (\c3|currentOperCycles[3]~3_combout\ & (((\c3|currentOperCycles\(1))))) # (!\c3|currentOperCycles[3]~3_combout\ & (\c3|Add0~2_combout\ & ((\c3|currentOperCycles[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles[3]~3_combout\,
	datab => \c3|Add0~2_combout\,
	datac => \c3|currentOperCycles\(1),
	datad => \c3|currentOperCycles[6]~0_combout\,
	combout => \c3|currentOperCycles[1]~13_combout\);

-- Location: FF_X9_Y19_N27
\c3|currentOperCycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currentOperCycles[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currentOperCycles\(1));

-- Location: LCCOMB_X9_Y19_N16
\c3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add0~4_combout\ = (\c3|currentOperCycles\(2) & (!\c3|Add0~3\ & VCC)) # (!\c3|currentOperCycles\(2) & (\c3|Add0~3\ $ (GND)))
-- \c3|Add0~5\ = CARRY((!\c3|currentOperCycles\(2) & !\c3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles\(2),
	datad => VCC,
	cin => \c3|Add0~3\,
	combout => \c3|Add0~4_combout\,
	cout => \c3|Add0~5\);

-- Location: LCCOMB_X10_Y19_N16
\c3|currentOperCycles[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[2]~14_combout\ = (\c3|currentOperCycles[6]~0_combout\ & \c3|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles[6]~0_combout\,
	datac => \c3|Add0~4_combout\,
	combout => \c3|currentOperCycles[2]~14_combout\);

-- Location: LCCOMB_X10_Y19_N2
\c3|currentOperCycles[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[2]~15_combout\ = (\c3|currentOperCycles[3]~3_combout\ & (((\c3|currentOperCycles\(2))))) # (!\c3|currentOperCycles[3]~3_combout\ & (!\c3|currentOperCycles~6_combout\ & ((!\c3|currentOperCycles[2]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles~6_combout\,
	datab => \c3|currentOperCycles[3]~3_combout\,
	datac => \c3|currentOperCycles\(2),
	datad => \c3|currentOperCycles[2]~14_combout\,
	combout => \c3|currentOperCycles[2]~15_combout\);

-- Location: FF_X10_Y19_N3
\c3|currentOperCycles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currentOperCycles[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currentOperCycles\(2));

-- Location: LCCOMB_X8_Y19_N2
\c3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan0~1_combout\ = (\c3|currentOperCycles\(2)) # ((\c3|doOperCycles\(1) & ((!\c3|currentOperCycles\(1)) # (!\c3|currentOperCycles\(0)))) # (!\c3|doOperCycles\(1) & (!\c3|currentOperCycles\(0) & !\c3|currentOperCycles\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|doOperCycles\(1),
	datab => \c3|currentOperCycles\(0),
	datac => \c3|currentOperCycles\(2),
	datad => \c3|currentOperCycles\(1),
	combout => \c3|LessThan0~1_combout\);

-- Location: LCCOMB_X9_Y19_N18
\c3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add0~6_combout\ = (\c3|currentOperCycles\(3) & (!\c3|Add0~5\)) # (!\c3|currentOperCycles\(3) & ((\c3|Add0~5\) # (GND)))
-- \c3|Add0~7\ = CARRY((!\c3|Add0~5\) # (!\c3|currentOperCycles\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|currentOperCycles\(3),
	datad => VCC,
	cin => \c3|Add0~5\,
	combout => \c3|Add0~6_combout\,
	cout => \c3|Add0~7\);

-- Location: LCCOMB_X9_Y19_N28
\c3|currentOperCycles[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[3]~11_combout\ = (\c3|currentOperCycles\(3)) # ((!\c3|currentOperCycles[3]~3_combout\ & (\c3|currentOperCycles[6]~0_combout\ & \c3|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles[3]~3_combout\,
	datab => \c3|currentOperCycles[6]~0_combout\,
	datac => \c3|currentOperCycles\(3),
	datad => \c3|Add0~6_combout\,
	combout => \c3|currentOperCycles[3]~11_combout\);

-- Location: FF_X9_Y19_N29
\c3|currentOperCycles[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currentOperCycles[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currentOperCycles\(3));

-- Location: LCCOMB_X9_Y19_N20
\c3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add0~8_combout\ = (\c3|currentOperCycles\(4) & (\c3|Add0~7\ $ (GND))) # (!\c3|currentOperCycles\(4) & (!\c3|Add0~7\ & VCC))
-- \c3|Add0~9\ = CARRY((\c3|currentOperCycles\(4) & !\c3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles\(4),
	datad => VCC,
	cin => \c3|Add0~7\,
	combout => \c3|Add0~8_combout\,
	cout => \c3|Add0~9\);

-- Location: LCCOMB_X9_Y19_N10
\c3|currentOperCycles[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[4]~12_combout\ = (\c3|currentOperCycles\(4)) # ((!\c3|currentOperCycles[3]~3_combout\ & (\c3|currentOperCycles[6]~0_combout\ & \c3|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles[3]~3_combout\,
	datab => \c3|currentOperCycles[6]~0_combout\,
	datac => \c3|currentOperCycles\(4),
	datad => \c3|Add0~8_combout\,
	combout => \c3|currentOperCycles[4]~12_combout\);

-- Location: FF_X9_Y19_N11
\c3|currentOperCycles[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currentOperCycles[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currentOperCycles\(4));

-- Location: LCCOMB_X9_Y19_N22
\c3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add0~10_combout\ = (\c3|currentOperCycles\(5) & ((\c3|Add0~9\) # (GND))) # (!\c3|currentOperCycles\(5) & (!\c3|Add0~9\))
-- \c3|Add0~11\ = CARRY((\c3|currentOperCycles\(5)) # (!\c3|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|currentOperCycles\(5),
	datad => VCC,
	cin => \c3|Add0~9\,
	combout => \c3|Add0~10_combout\,
	cout => \c3|Add0~11\);

-- Location: LCCOMB_X10_Y19_N28
\c3|currentOperCycles[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[5]~7_combout\ = (\c3|currentOperCycles[6]~0_combout\ & \c3|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|currentOperCycles[6]~0_combout\,
	datad => \c3|Add0~10_combout\,
	combout => \c3|currentOperCycles[5]~7_combout\);

-- Location: LCCOMB_X10_Y19_N0
\c3|currentOperCycles[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[5]~8_combout\ = (\c3|currentOperCycles[3]~3_combout\ & (((\c3|currentOperCycles\(5))))) # (!\c3|currentOperCycles[3]~3_combout\ & (!\c3|currentOperCycles~6_combout\ & ((!\c3|currentOperCycles[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles~6_combout\,
	datab => \c3|currentOperCycles[3]~3_combout\,
	datac => \c3|currentOperCycles\(5),
	datad => \c3|currentOperCycles[5]~7_combout\,
	combout => \c3|currentOperCycles[5]~8_combout\);

-- Location: FF_X10_Y19_N1
\c3|currentOperCycles[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currentOperCycles[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currentOperCycles\(5));

-- Location: LCCOMB_X9_Y19_N4
\c3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan0~0_combout\ = (\c3|currentOperCycles\(6) & (!\c3|currentOperCycles\(3) & (\c3|currentOperCycles\(5) & !\c3|currentOperCycles\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles\(6),
	datab => \c3|currentOperCycles\(3),
	datac => \c3|currentOperCycles\(5),
	datad => \c3|currentOperCycles\(4),
	combout => \c3|LessThan0~0_combout\);

-- Location: LCCOMB_X8_Y19_N4
\c3|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|LessThan0~2_combout\ = (\c3|LessThan0~1_combout\ & \c3|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|LessThan0~1_combout\,
	datad => \c3|LessThan0~0_combout\,
	combout => \c3|LessThan0~2_combout\);

-- Location: LCCOMB_X8_Y19_N28
\c3|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal9~0_combout\ = (!\c3|currentOperCycles\(2) & (\c3|LessThan0~0_combout\ & (\c3|doOperCycles\(1) $ (!\c3|currentOperCycles\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|doOperCycles\(1),
	datab => \c3|currentOperCycles\(1),
	datac => \c3|currentOperCycles\(2),
	datad => \c3|LessThan0~0_combout\,
	combout => \c3|Equal9~0_combout\);

-- Location: LCCOMB_X8_Y19_N20
\c3|currentOperCycles[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[6]~0_combout\ = (\c3|LessThan0~2_combout\ & (((\c3|currentOperCycles\(0)) # (!\c3|Equal9~0_combout\)) # (!\c3|compMulv1[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv1[13]~0_combout\,
	datab => \c3|LessThan0~2_combout\,
	datac => \c3|currentOperCycles\(0),
	datad => \c3|Equal9~0_combout\,
	combout => \c3|currentOperCycles[6]~0_combout\);

-- Location: LCCOMB_X9_Y19_N0
\c3|currentOperCycles[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[0]~4_combout\ = (\c3|currentOperCycles[3]~3_combout\ & (((\c3|currentOperCycles\(0))))) # (!\c3|currentOperCycles[3]~3_combout\ & (\c3|currentOperCycles[6]~0_combout\ & ((\c3|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles[3]~3_combout\,
	datab => \c3|currentOperCycles[6]~0_combout\,
	datac => \c3|currentOperCycles\(0),
	datad => \c3|Add0~0_combout\,
	combout => \c3|currentOperCycles[0]~4_combout\);

-- Location: FF_X9_Y19_N1
\c3|currentOperCycles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currentOperCycles[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currentOperCycles\(0));

-- Location: LCCOMB_X8_Y19_N16
\c3|inferenceMulOK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|inferenceMulOK~0_combout\ = (\c3|compMulv1[13]~0_combout\ & (!\c3|currentOperCycles\(0) & (!\c3|Equal8~1_combout\ & \c3|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv1[13]~0_combout\,
	datab => \c3|currentOperCycles\(0),
	datac => \c3|Equal8~1_combout\,
	datad => \c3|Equal9~0_combout\,
	combout => \c3|inferenceMulOK~0_combout\);

-- Location: LCCOMB_X8_Y19_N14
\c3|inferenceMulOK~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|inferenceMulOK~1_combout\ = (\c3|inferenceMulOK~0_combout\) # ((\c3|inferenceMulOK~q\ & ((\c3|currNeuronsLayerArraySubId~0_combout\) # (!\c3|CMD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|inferenceMulOK~0_combout\,
	datab => \c3|CMD\(0),
	datac => \c3|inferenceMulOK~q\,
	datad => \c3|currNeuronsLayerArraySubId~0_combout\,
	combout => \c3|inferenceMulOK~1_combout\);

-- Location: FF_X8_Y19_N15
\c3|inferenceMulOK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|inferenceMulOK~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|inferenceMulOK~q\);

-- Location: LCCOMB_X8_Y19_N18
\c3|currentOperCycles[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[3]~1_combout\ = (!\c3|Equal8~1_combout\ & ((\c3|inferenceMulOK~q\) # ((\c3|currentOperCycles\(0)) # (!\c3|Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|inferenceMulOK~q\,
	datab => \c3|currentOperCycles\(0),
	datac => \c3|Equal8~1_combout\,
	datad => \c3|Equal9~0_combout\,
	combout => \c3|currentOperCycles[3]~1_combout\);

-- Location: LCCOMB_X8_Y19_N12
\c3|currentOperCycles[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[6]~2_combout\ = ((\c3|currentOperCycles[3]~1_combout\) # ((!\c3|currNeuronsLayerArraySubId~q\ & \c3|inferenceMulOK~q\))) # (!\c3|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|CMD\(0),
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|inferenceMulOK~q\,
	datad => \c3|currentOperCycles[3]~1_combout\,
	combout => \c3|currentOperCycles[6]~2_combout\);

-- Location: LCCOMB_X8_Y19_N10
\c3|currentOperCycles[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[3]~3_combout\ = (\c3|currentOperCycles[6]~2_combout\ & (!\c3|LessThan0~2_combout\ & ((!\c3|Equal9~0_combout\) # (!\c3|currentOperCycles\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles[6]~2_combout\,
	datab => \c3|LessThan0~2_combout\,
	datac => \c3|currentOperCycles\(0),
	datad => \c3|Equal9~0_combout\,
	combout => \c3|currentOperCycles[3]~3_combout\);

-- Location: LCCOMB_X9_Y19_N24
\c3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add0~12_combout\ = \c3|currentOperCycles\(6) $ (\c3|Add0~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles\(6),
	cin => \c3|Add0~11\,
	combout => \c3|Add0~12_combout\);

-- Location: LCCOMB_X10_Y19_N26
\c3|currentOperCycles[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[6]~9_combout\ = (\c3|currentOperCycles[6]~0_combout\ & \c3|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|currentOperCycles[6]~0_combout\,
	datad => \c3|Add0~12_combout\,
	combout => \c3|currentOperCycles[6]~9_combout\);

-- Location: LCCOMB_X9_Y19_N30
\c3|currentOperCycles[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currentOperCycles[6]~10_combout\ = (\c3|currentOperCycles[3]~3_combout\ & (((\c3|currentOperCycles\(6))))) # (!\c3|currentOperCycles[3]~3_combout\ & (!\c3|currentOperCycles~6_combout\ & ((!\c3|currentOperCycles[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles[3]~3_combout\,
	datab => \c3|currentOperCycles~6_combout\,
	datac => \c3|currentOperCycles\(6),
	datad => \c3|currentOperCycles[6]~9_combout\,
	combout => \c3|currentOperCycles[6]~10_combout\);

-- Location: FF_X9_Y19_N31
\c3|currentOperCycles[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currentOperCycles[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currentOperCycles\(6));

-- Location: LCCOMB_X9_Y19_N6
\c3|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal8~0_combout\ = (!\c3|currentOperCycles\(4) & (!\c3|currentOperCycles\(3) & (!\c3|currentOperCycles\(1) & !\c3|currentOperCycles\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles\(4),
	datab => \c3|currentOperCycles\(3),
	datac => \c3|currentOperCycles\(1),
	datad => \c3|currentOperCycles\(0),
	combout => \c3|Equal8~0_combout\);

-- Location: LCCOMB_X9_Y19_N8
\c3|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Equal8~1_combout\ = (!\c3|currentOperCycles\(6) & (!\c3|currentOperCycles\(5) & (!\c3|currentOperCycles\(2) & \c3|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currentOperCycles\(6),
	datab => \c3|currentOperCycles\(5),
	datac => \c3|currentOperCycles\(2),
	datad => \c3|Equal8~0_combout\,
	combout => \c3|Equal8~1_combout\);

-- Location: LCCOMB_X8_Y19_N0
\c3|currNeuronsLayerArraySubId~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currNeuronsLayerArraySubId~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|Equal8~1_combout\) # ((!\c3|Equal9~0_combout\) # (!\c3|currentOperCycles\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal8~1_combout\,
	datab => \c3|currentOperCycles\(0),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|Equal9~0_combout\,
	combout => \c3|currNeuronsLayerArraySubId~0_combout\);

-- Location: LCCOMB_X8_Y19_N26
\c3|geomNeuronOut[4][13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][13]~0_combout\ = (\c3|inferenceMulOK~q\ & \c3|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|inferenceMulOK~q\,
	datac => \c3|CMD\(0),
	combout => \c3|geomNeuronOut[4][13]~0_combout\);

-- Location: FF_X8_Y19_N1
\c3|currNeuronsLayerArraySubId\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currNeuronsLayerArraySubId~0_combout\,
	asdata => VCC,
	sload => \c3|ALT_INV_currNeuronsLayerArraySubId~q\,
	ena => \c3|geomNeuronOut[4][13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currNeuronsLayerArraySubId~q\);

-- Location: LCCOMB_X18_Y5_N14
\c3|adjMatrixLinkWeight~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|adjMatrixLinkWeight~46_combout\ = (!\c3|adjMatrixLinkWeight~44_combout\ & (!\c3|currAdjNeuronData\(1) & (!\c3|currAdjNeuronData\(0) & !\c3|currAdjNeuronData\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight~44_combout\,
	datab => \c3|currAdjNeuronData\(1),
	datac => \c3|currAdjNeuronData\(0),
	datad => \c3|currAdjNeuronData\(2),
	combout => \c3|adjMatrixLinkWeight~46_combout\);

-- Location: LCCOMB_X14_Y20_N4
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X18_Y9_N4
\c3|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add2~2_combout\ = \c3|currLinksArrayId\(3) $ (((\c3|adjMatField~q\ & ((!\c3|currLinksArrayId\(2)))) # (!\c3|adjMatField~q\ & (\c3|currLinksArrayId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datab => \c3|currLinksArrayId\(1),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|Add2~2_combout\);

-- Location: LCCOMB_X18_Y9_N10
\c3|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add2~3_combout\ = (\c3|currLinksArrayId\(3) & (((!\c3|currLinksArrayId\(2))) # (!\c3|adjMatField~q\))) # (!\c3|currLinksArrayId\(3) & ((\c3|adjMatField~q\) # ((\c3|currLinksArrayId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datab => \c3|adjMatField~q\,
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|Add2~3_combout\);

-- Location: LCCOMB_X19_Y9_N0
\c3|Add2~3_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add2~3_wirecell_combout\ = !\c3|Add2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|Add2~3_combout\,
	combout => \c3|Add2~3_wirecell_combout\);

-- Location: LCCOMB_X18_Y9_N22
\c3|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add2~6_combout\ = (\c3|adjMatField~q\ & (!\c3|currLinksArrayId\(3) & ((\c3|currLinksArrayId\(2))))) # (!\c3|adjMatField~q\ & (((!\c3|currLinksArrayId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datab => \c3|currLinksArrayId\(1),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|Add2~6_combout\);

-- Location: LCCOMB_X18_Y9_N2
\c3|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add2~4_combout\ = \c3|currLinksArrayId\(3) $ (((!\c3|adjMatField~q\ & \c3|currLinksArrayId\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|adjMatField~q\,
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|currLinksArrayId\(3),
	combout => \c3|Add2~4_combout\);

-- Location: LCCOMB_X18_Y9_N12
\c3|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add2~5_combout\ = (\c3|currLinksArrayId\(1) & (!\c3|adjMatField~q\ & \c3|currLinksArrayId\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currLinksArrayId\(1),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(3),
	combout => \c3|Add2~5_combout\);

-- Location: LCCOMB_X12_Y19_N12
\c3|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add13~0_combout\ = \c3|currGeomNeuronId\(0) $ (!\c3|currGeomNeuronId\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|currGeomNeuronId\(1),
	combout => \c3|Add13~0_combout\);

-- Location: LCCOMB_X12_Y19_N24
\c3|Add13~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add13~0_wirecell_combout\ = !\c3|Add13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|Add13~0_combout\,
	combout => \c3|Add13~0_wirecell_combout\);

-- Location: LCCOMB_X12_Y19_N26
\c3|currGeomNeuronId[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currGeomNeuronId[0]~_wirecell_combout\ = !\c3|currGeomNeuronId\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|currGeomNeuronId[0]~_wirecell_combout\);

-- Location: LCCOMB_X10_Y19_N4
\c3|compAddv0[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[30]~32_combout\ = (\c3|inferenceMulOK~q\ & (\c3|currNeuronsLayerArraySubId~q\ & \c3|CMD\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|inferenceMulOK~q\,
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|CMD\(0),
	combout => \c3|compAddv0[30]~32_combout\);

-- Location: LCCOMB_X8_Y19_N8
\c3|currGeomNeuronId[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currGeomNeuronId[0]~2_combout\ = (\c3|compAddv0[30]~32_combout\ & (\c3|currentOperCycles\(0) & (!\c3|Equal8~1_combout\ & \c3|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0[30]~32_combout\,
	datab => \c3|currentOperCycles\(0),
	datac => \c3|Equal8~1_combout\,
	datad => \c3|Equal9~0_combout\,
	combout => \c3|currGeomNeuronId[0]~2_combout\);

-- Location: FF_X12_Y19_N25
\c3|currGeomNeuronId[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|Add13~0_wirecell_combout\,
	asdata => \c3|currGeomNeuronId[0]~_wirecell_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|currGeomNeuronId[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currGeomNeuronId\(0));

-- Location: LCCOMB_X12_Y19_N2
\c3|currGeomNeuronId[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currGeomNeuronId[2]~4_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|currGeomNeuronId[0]~2_combout\ & (!\c3|currGeomNeuronId\(1))) # (!\c3|currGeomNeuronId[0]~2_combout\ & ((\c3|currGeomNeuronId\(2)))))) # (!\c3|currGeomNeuronId\(0) & 
-- (((\c3|currGeomNeuronId\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|currGeomNeuronId\(2),
	datad => \c3|currGeomNeuronId[0]~2_combout\,
	combout => \c3|currGeomNeuronId[2]~4_combout\);

-- Location: FF_X12_Y19_N3
\c3|currGeomNeuronId[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currGeomNeuronId[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currGeomNeuronId\(2));

-- Location: LCCOMB_X18_Y17_N0
\c3|currGeomNeuronId~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currGeomNeuronId~3_combout\ = (\c3|currGeomNeuronId\(1) & ((!\c3|currGeomNeuronId\(0)))) # (!\c3|currGeomNeuronId\(1) & (!\c3|currGeomNeuronId\(2) & \c3|currGeomNeuronId\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currGeomNeuronId\(2),
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|currGeomNeuronId~3_combout\);

-- Location: FF_X18_Y17_N1
\c3|currGeomNeuronId[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currGeomNeuronId~3_combout\,
	ena => \c3|currGeomNeuronId[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currGeomNeuronId\(1));

-- Location: LCCOMB_X12_Y19_N28
\c3|currNeuronsLayerArrayId~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currNeuronsLayerArrayId~0_combout\ = (\c3|currGeomNeuronId\(1) & (\c3|currGeomNeuronId\(0) & \c3|currGeomNeuronId\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(0),
	datad => \c3|currGeomNeuronId\(2),
	combout => \c3|currNeuronsLayerArrayId~0_combout\);

-- Location: LCCOMB_X12_Y19_N4
\c3|currNeuronsLayerArrayId[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currNeuronsLayerArrayId[1]~4_combout\ = (\c3|currNeuronsLayerArrayId[0]~2_combout\ & (!\c3|currNeuronsLayerArrayId~0_combout\ & (\c3|currNeuronsLayerArrayId\(0) $ (\c3|currNeuronsLayerArrayId\(1))))) # (!\c3|currNeuronsLayerArrayId[0]~2_combout\ & 
-- (((\c3|currNeuronsLayerArrayId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|currNeuronsLayerArrayId[0]~2_combout\,
	datac => \c3|currNeuronsLayerArrayId\(1),
	datad => \c3|currNeuronsLayerArrayId~0_combout\,
	combout => \c3|currNeuronsLayerArrayId[1]~4_combout\);

-- Location: FF_X12_Y19_N5
\c3|currNeuronsLayerArrayId[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currNeuronsLayerArrayId[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currNeuronsLayerArrayId\(1));

-- Location: LCCOMB_X12_Y19_N10
\c3|currNeuronsLayerArrayId[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currNeuronsLayerArrayId[1]~1_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(2) $ (!\c3|currNeuronsLayerArrayId\(1))) # (!\c3|currNeuronsLayerArrayId\(0)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|currNeuronsLayerArrayId\(0)) # 
-- (\c3|currGeomNeuronId\(2) $ (\c3|currNeuronsLayerArrayId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(2),
	datac => \c3|currNeuronsLayerArrayId\(1),
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|currNeuronsLayerArrayId[1]~1_combout\);

-- Location: LCCOMB_X12_Y19_N8
\c3|currNeuronsLayerArrayId[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currNeuronsLayerArrayId[0]~2_combout\ = (\c3|currGeomNeuronId[0]~2_combout\ & ((\c3|currNeuronsLayerArrayId~0_combout\) # ((!\c3|currNeuronsLayerArrayId[1]~1_combout\ & \c3|currGeomNeuronId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId[1]~1_combout\,
	datab => \c3|currNeuronsLayerArrayId~0_combout\,
	datac => \c3|currGeomNeuronId[0]~2_combout\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|currNeuronsLayerArrayId[0]~2_combout\);

-- Location: LCCOMB_X12_Y19_N6
\c3|currNeuronsLayerArrayId[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|currNeuronsLayerArrayId[0]~3_combout\ = (\c3|currNeuronsLayerArrayId[0]~2_combout\ & (!\c3|currNeuronsLayerArrayId\(0) & !\c3|currNeuronsLayerArrayId~0_combout\)) # (!\c3|currNeuronsLayerArrayId[0]~2_combout\ & (\c3|currNeuronsLayerArrayId\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currNeuronsLayerArrayId[0]~2_combout\,
	datac => \c3|currNeuronsLayerArrayId\(0),
	datad => \c3|currNeuronsLayerArrayId~0_combout\,
	combout => \c3|currNeuronsLayerArrayId[0]~3_combout\);

-- Location: FF_X12_Y19_N7
\c3|currNeuronsLayerArrayId[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|currNeuronsLayerArrayId[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|currNeuronsLayerArrayId\(0));

-- Location: LCCOMB_X12_Y19_N14
\c3|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add14~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (\c3|currGeomNeuronId\(0) $ (VCC))) # (!\c3|currNeuronsLayerArrayId\(0) & (\c3|currGeomNeuronId\(0) & VCC))
-- \c3|Add14~1\ = CARRY((\c3|currNeuronsLayerArrayId\(0) & \c3|currGeomNeuronId\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|currGeomNeuronId\(0),
	datad => VCC,
	combout => \c3|Add14~0_combout\,
	cout => \c3|Add14~1\);

-- Location: LCCOMB_X12_Y19_N16
\c3|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add14~2_combout\ = (\c3|Add13~0_combout\ & ((\c3|currNeuronsLayerArrayId\(1) & (\c3|Add14~1\ & VCC)) # (!\c3|currNeuronsLayerArrayId\(1) & (!\c3|Add14~1\)))) # (!\c3|Add13~0_combout\ & ((\c3|currNeuronsLayerArrayId\(1) & (!\c3|Add14~1\)) # 
-- (!\c3|currNeuronsLayerArrayId\(1) & ((\c3|Add14~1\) # (GND)))))
-- \c3|Add14~3\ = CARRY((\c3|Add13~0_combout\ & (!\c3|currNeuronsLayerArrayId\(1) & !\c3|Add14~1\)) # (!\c3|Add13~0_combout\ & ((!\c3|Add14~1\) # (!\c3|currNeuronsLayerArrayId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add13~0_combout\,
	datab => \c3|currNeuronsLayerArrayId\(1),
	datad => VCC,
	cin => \c3|Add14~1\,
	combout => \c3|Add14~2_combout\,
	cout => \c3|Add14~3\);

-- Location: LCCOMB_X12_Y19_N30
\c3|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add13~1_combout\ = \c3|currGeomNeuronId\(2) $ (((!\c3|currGeomNeuronId\(0) & !\c3|currGeomNeuronId\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|currGeomNeuronId\(2),
	combout => \c3|Add13~1_combout\);

-- Location: LCCOMB_X12_Y19_N18
\c3|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add14~4_combout\ = (\c3|Add13~1_combout\ & (\c3|Add14~3\ $ (GND))) # (!\c3|Add13~1_combout\ & (!\c3|Add14~3\ & VCC))
-- \c3|Add14~5\ = CARRY((\c3|Add13~1_combout\ & !\c3|Add14~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add13~1_combout\,
	datad => VCC,
	cin => \c3|Add14~3\,
	combout => \c3|Add14~4_combout\,
	cout => \c3|Add14~5\);

-- Location: LCCOMB_X12_Y19_N0
\c3|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add13~2_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(2)))) # (!\c3|currGeomNeuronId\(1) & (\c3|currGeomNeuronId\(0) & !\c3|currGeomNeuronId\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(0),
	datad => \c3|currGeomNeuronId\(2),
	combout => \c3|Add13~2_combout\);

-- Location: LCCOMB_X12_Y19_N20
\c3|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add14~6_combout\ = (\c3|Add13~2_combout\ & (!\c3|Add14~5\)) # (!\c3|Add13~2_combout\ & ((\c3|Add14~5\) # (GND)))
-- \c3|Add14~7\ = CARRY((!\c3|Add14~5\) # (!\c3|Add13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|Add13~2_combout\,
	datad => VCC,
	cin => \c3|Add14~5\,
	combout => \c3|Add14~6_combout\,
	cout => \c3|Add14~7\);

-- Location: LCCOMB_X12_Y19_N22
\c3|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add14~8_combout\ = \c3|Add14~7\ $ (((\c3|currGeomNeuronId\(1)) # (!\c3|currGeomNeuronId\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datad => \c3|currGeomNeuronId\(2),
	cin => \c3|Add14~7\,
	combout => \c3|Add14~8_combout\);

-- Location: LCCOMB_X18_Y9_N0
\c3|linksWeightArray~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|linksWeightArray~259_combout\ = (!\c3|currLinksArrayId\(1) & ((\c3|currLinksArrayId\(3)) # (\c3|currLinksArrayId\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|linksWeightArray~259_combout\);

-- Location: LCCOMB_X18_Y9_N26
\c3|linksWeightArray~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|linksWeightArray~260_combout\ = (\c3|currLinksArrayId\(3) & (\c3|currLinksArrayId\(1))) # (!\c3|currLinksArrayId\(3) & ((!\c3|currLinksArrayId\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|linksWeightArray~260_combout\);

-- Location: LCCOMB_X18_Y9_N28
\c3|linksWeightArray~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|linksWeightArray~261_combout\ = (\c3|currLinksArrayId\(3) & (\c3|currLinksArrayId\(1) $ (\c3|currLinksArrayId\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|linksWeightArray~261_combout\);

-- Location: M9K_X15_Y18_N0
\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "net:c3|altsyncram:adjMatrixLinkWeight_rtl_0|altsyncram_epd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 36,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 36,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c3|adjMatrixLinkWeight~46_combout\,
	portbre => VCC,
	clk0 => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \c3|adjMatrixLinkWeight~46_combout\,
	ena1 => \c3|compMulv1[13]~0_combout\,
	portadatain => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y13_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) $ (VCC)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\ = CARRY(\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\);

-- Location: LCCOMB_X16_Y13_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\);

-- Location: LCCOMB_X16_Y13_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ = !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\);

-- Location: LCCOMB_X16_Y13_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\);

-- Location: FF_X16_Y13_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LCCOMB_X16_Y13_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\);

-- Location: FF_X16_Y13_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: LCCOMB_X16_Y13_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[0]~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[0]~feeder_combout\);

-- Location: FF_X16_Y13_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a\(0));

-- Location: LCCOMB_X16_Y13_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]~0_combout\ = !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]~0_combout\);

-- Location: FF_X16_Y13_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a\(1));

-- Location: LCCOMB_X16_Y13_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ = !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\);

-- Location: LCCOMB_X7_Y17_N24
\c3|geomNeuronOut[4][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][31]~feeder_combout\ = \c3|geomNeuronOut~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~40_combout\,
	combout => \c3|geomNeuronOut[4][31]~feeder_combout\);

-- Location: LCCOMB_X8_Y19_N6
\c3|geomNeuronOut[5][30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][30]~2_combout\ = (\c3|currGeomNeuronId\(1) & (\c3|CMD\(0) & (\c3|inferenceMulOK~q\ & !\c3|currNeuronsLayerArraySubId~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|CMD\(0),
	datac => \c3|inferenceMulOK~q\,
	datad => \c3|currNeuronsLayerArraySubId~0_combout\,
	combout => \c3|geomNeuronOut[5][30]~2_combout\);

-- Location: LCCOMB_X8_Y17_N30
\c3|geomNeuronOut[4][30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][30]~3_combout\ = (\c3|currGeomNeuronId\(2) & (!\c3|currGeomNeuronId\(0) & \c3|geomNeuronOut[5][30]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currGeomNeuronId\(2),
	datac => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[5][30]~2_combout\,
	combout => \c3|geomNeuronOut[4][30]~3_combout\);

-- Location: FF_X7_Y17_N25
\c3|geomNeuronOut[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][31]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][31]~q\);

-- Location: LCCOMB_X13_Y17_N28
\c3|compAddv0[31]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[31]~8_combout\ = (\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[5][31]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[4][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][31]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[4][31]~q\,
	combout => \c3|compAddv0[31]~8_combout\);

-- Location: LCCOMB_X8_Y17_N12
\c3|geomNeuronOut[0][30]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][30]~8_combout\ = (!\c3|currGeomNeuronId\(2) & (!\c3|currGeomNeuronId\(0) & \c3|geomNeuronOut[5][30]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currGeomNeuronId\(2),
	datac => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[5][30]~2_combout\,
	combout => \c3|geomNeuronOut[0][30]~8_combout\);

-- Location: FF_X12_Y18_N15
\c3|geomNeuronOut[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~40_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][31]~q\);

-- Location: LCCOMB_X8_Y17_N18
\c3|geomNeuronOut[1][30]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][30]~7_combout\ = (!\c3|currGeomNeuronId\(2) & (\c3|currGeomNeuronId\(0) & \c3|geomNeuronOut[5][30]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currGeomNeuronId\(2),
	datac => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[5][30]~2_combout\,
	combout => \c3|geomNeuronOut[1][30]~7_combout\);

-- Location: FF_X12_Y18_N17
\c3|geomNeuronOut[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~40_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][31]~q\);

-- Location: LCCOMB_X12_Y18_N16
\c3|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux38~0_combout\ = (\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[1][31]~q\) # (!\c3|currGeomNeuronId\(1))))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[0][31]~q\ & ((\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[0][31]~q\,
	datac => \c3|geomNeuronOut[1][31]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux38~0_combout\);

-- Location: LCCOMB_X12_Y16_N18
\c3|geomNeuronOut[3][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][31]~feeder_combout\ = \c3|geomNeuronOut~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~40_combout\,
	combout => \c3|geomNeuronOut[3][31]~feeder_combout\);

-- Location: LCCOMB_X13_Y17_N14
\c3|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add18~0_combout\ = (!\c3|currGeomNeuronId\(1) & \c3|currGeomNeuronId\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|currGeomNeuronId\(0),
	combout => \c3|Add18~0_combout\);

-- Location: LCCOMB_X16_Y15_N30
\c3|geomNeuronOut[3][30]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][30]~9_combout\ = (\c3|Add18~0_combout\ & (!\c3|currNeuronsLayerArraySubId~0_combout\ & (\c3|geomNeuronOut[4][13]~0_combout\ & !\c3|currGeomNeuronId\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add18~0_combout\,
	datab => \c3|currNeuronsLayerArraySubId~0_combout\,
	datac => \c3|geomNeuronOut[4][13]~0_combout\,
	datad => \c3|currGeomNeuronId\(2),
	combout => \c3|geomNeuronOut[3][30]~9_combout\);

-- Location: FF_X12_Y16_N19
\c3|geomNeuronOut[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][31]~feeder_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][31]~q\);

-- Location: LCCOMB_X16_Y15_N22
\c3|geomNeuronOut[2][30]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[2][30]~5_combout\ = (!\c3|currGeomNeuronId\(0) & !\c3|currGeomNeuronId\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currGeomNeuronId\(0),
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|geomNeuronOut[2][30]~5_combout\);

-- Location: LCCOMB_X16_Y15_N4
\c3|geomNeuronOut[2][30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[2][30]~6_combout\ = (\c3|geomNeuronOut[4][13]~0_combout\ & (!\c3|currGeomNeuronId\(2) & (!\c3|currNeuronsLayerArraySubId~0_combout\ & \c3|geomNeuronOut[2][30]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][13]~0_combout\,
	datab => \c3|currGeomNeuronId\(2),
	datac => \c3|currNeuronsLayerArraySubId~0_combout\,
	datad => \c3|geomNeuronOut[2][30]~5_combout\,
	combout => \c3|geomNeuronOut[2][30]~6_combout\);

-- Location: FF_X12_Y16_N25
\c3|geomNeuronOut[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~40_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][31]~q\);

-- Location: LCCOMB_X12_Y16_N24
\c3|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux38~1_combout\ = (\c3|Mux38~0_combout\ & ((\c3|geomNeuronOut[3][31]~q\) # ((\c3|currGeomNeuronId\(1))))) # (!\c3|Mux38~0_combout\ & (((\c3|geomNeuronOut[2][31]~q\ & !\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux38~0_combout\,
	datab => \c3|geomNeuronOut[3][31]~q\,
	datac => \c3|geomNeuronOut[2][31]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux38~1_combout\);

-- Location: FF_X13_Y17_N29
\c3|compAddv0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[31]~8_combout\,
	asdata => \c3|Mux38~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(31));

-- Location: FF_X13_Y14_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|compAddv0\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\);

-- Location: LCCOMB_X16_Y10_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\);

-- Location: LCCOMB_X7_Y17_N4
\c3|geomNeuronOut[4][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][30]~feeder_combout\ = \c3|geomNeuronOut~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~10_combout\,
	combout => \c3|geomNeuronOut[4][30]~feeder_combout\);

-- Location: FF_X7_Y17_N5
\c3|geomNeuronOut[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][30]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][30]~q\);

-- Location: LCCOMB_X13_Y16_N18
\c3|compMulv0[30]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[30]~7_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][30]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][30]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][30]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][30]~q\,
	combout => \c3|compMulv0[30]~7_combout\);

-- Location: FF_X16_Y15_N23
\c3|geomNeuronOut[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~10_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][30]~q\);

-- Location: FF_X16_Y15_N17
\c3|geomNeuronOut[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~10_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][30]~q\);

-- Location: FF_X16_Y16_N19
\c3|geomNeuronOut[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~10_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][30]~q\);

-- Location: FF_X16_Y16_N25
\c3|geomNeuronOut[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~10_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][30]~q\);

-- Location: LCCOMB_X16_Y16_N24
\c3|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux7~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (((\c3|currNeuronsLayerArraySubId~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[1][30]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- ((\c3|geomNeuronOut[0][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[1][30]~q\,
	datac => \c3|geomNeuronOut[0][30]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|Mux7~0_combout\);

-- Location: LCCOMB_X16_Y15_N20
\c3|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux7~1_combout\ = (\c3|Mux7~0_combout\ & ((\c3|geomNeuronOut[3][30]~q\) # ((!\c3|currNeuronsLayerArrayId\(0))))) # (!\c3|Mux7~0_combout\ & (((\c3|geomNeuronOut[2][30]~q\ & \c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][30]~q\,
	datab => \c3|geomNeuronOut[2][30]~q\,
	datac => \c3|Mux7~0_combout\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux7~1_combout\);

-- Location: FF_X13_Y16_N19
\c3|compMulv0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[30]~7_combout\,
	asdata => \c3|Mux7~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(30));

-- Location: LCCOMB_X13_Y15_N26
\c3|geomNeuronOut[5][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][28]~feeder_combout\ = \c3|geomNeuronOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~12_combout\,
	combout => \c3|geomNeuronOut[5][28]~feeder_combout\);

-- Location: LCCOMB_X8_Y17_N16
\c3|geomNeuronOut[5][30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][30]~4_combout\ = (\c3|currGeomNeuronId\(2) & (\c3|currGeomNeuronId\(0) & \c3|geomNeuronOut[5][30]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currGeomNeuronId\(2),
	datac => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[5][30]~2_combout\,
	combout => \c3|geomNeuronOut[5][30]~4_combout\);

-- Location: FF_X13_Y15_N27
\c3|geomNeuronOut[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][28]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][28]~q\);

-- Location: LCCOMB_X13_Y15_N4
\c3|compAddv0[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[28]~2_combout\ = (\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[5][28]~q\))) # (!\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[4][28]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[4][28]~q\,
	datad => \c3|geomNeuronOut[5][28]~q\,
	combout => \c3|compAddv0[28]~2_combout\);

-- Location: FF_X16_Y16_N31
\c3|geomNeuronOut[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~12_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][28]~q\);

-- Location: FF_X16_Y16_N29
\c3|geomNeuronOut[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~12_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][28]~q\);

-- Location: LCCOMB_X16_Y16_N30
\c3|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux41~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[1][28]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[0][28]~q\))))) # (!\c3|currGeomNeuronId\(1) & (\c3|currGeomNeuronId\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|geomNeuronOut[1][28]~q\,
	datad => \c3|geomNeuronOut[0][28]~q\,
	combout => \c3|Mux41~0_combout\);

-- Location: LCCOMB_X16_Y14_N26
\c3|geomNeuronOut[3][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][28]~feeder_combout\ = \c3|geomNeuronOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~12_combout\,
	combout => \c3|geomNeuronOut[3][28]~feeder_combout\);

-- Location: FF_X16_Y14_N27
\c3|geomNeuronOut[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][28]~feeder_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][28]~q\);

-- Location: FF_X17_Y16_N15
\c3|geomNeuronOut[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~12_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][28]~q\);

-- Location: LCCOMB_X16_Y15_N12
\c3|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux41~1_combout\ = (\c3|Mux41~0_combout\ & ((\c3|currGeomNeuronId\(1)) # ((!\c3|geomNeuronOut[3][28]~q\)))) # (!\c3|Mux41~0_combout\ & (!\c3|currGeomNeuronId\(1) & ((!\c3|geomNeuronOut[2][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux41~0_combout\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[3][28]~q\,
	datad => \c3|geomNeuronOut[2][28]~q\,
	combout => \c3|Mux41~1_combout\);

-- Location: FF_X13_Y15_N5
\c3|compAddv0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[28]~2_combout\,
	asdata => \c3|Mux41~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(28));

-- Location: LCCOMB_X14_Y13_N2
\c3|geomNeuronOut[4][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][27]~feeder_combout\ = \c3|geomNeuronOut~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~13_combout\,
	combout => \c3|geomNeuronOut[4][27]~feeder_combout\);

-- Location: FF_X14_Y13_N3
\c3|geomNeuronOut[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][27]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][27]~q\);

-- Location: LCCOMB_X13_Y16_N12
\c3|compMulv0[27]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[27]~4_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[5][27]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[4][27]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][27]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][27]~q\,
	combout => \c3|compMulv0[27]~4_combout\);

-- Location: FF_X17_Y17_N9
\c3|geomNeuronOut[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~13_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][27]~q\);

-- Location: FF_X16_Y16_N11
\c3|geomNeuronOut[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~13_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][27]~q\);

-- Location: FF_X16_Y16_N21
\c3|geomNeuronOut[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~13_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][27]~q\);

-- Location: LCCOMB_X16_Y16_N20
\c3|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux10~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[1][27]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((!\c3|geomNeuronOut[0][27]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][27]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[0][27]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux10~0_combout\);

-- Location: FF_X17_Y16_N17
\c3|geomNeuronOut[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~13_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][27]~q\);

-- Location: LCCOMB_X17_Y16_N16
\c3|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux10~1_combout\ = (\c3|Mux10~0_combout\ & (((!\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[3][27]~q\))) # (!\c3|Mux10~0_combout\ & (((!\c3|geomNeuronOut[2][27]~q\ & \c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][27]~q\,
	datab => \c3|Mux10~0_combout\,
	datac => \c3|geomNeuronOut[2][27]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux10~1_combout\);

-- Location: FF_X13_Y16_N13
\c3|compMulv0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[27]~4_combout\,
	asdata => \c3|Mux10~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(27));

-- Location: LCCOMB_X14_Y13_N24
\c3|geomNeuronOut[4][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][26]~feeder_combout\ = \c3|geomNeuronOut~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~14_combout\,
	combout => \c3|geomNeuronOut[4][26]~feeder_combout\);

-- Location: FF_X14_Y13_N25
\c3|geomNeuronOut[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][26]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][26]~q\);

-- Location: LCCOMB_X14_Y15_N26
\c3|compAddv0[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[26]~4_combout\ = (\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[5][26]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[4][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][26]~q\,
	datab => \c3|geomNeuronOut[4][26]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[26]~4_combout\);

-- Location: FF_X16_Y16_N7
\c3|geomNeuronOut[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~14_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][26]~q\);

-- Location: FF_X16_Y16_N1
\c3|geomNeuronOut[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~14_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][26]~q\);

-- Location: LCCOMB_X16_Y16_N6
\c3|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux43~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[1][26]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[0][26]~q\))))) # (!\c3|currGeomNeuronId\(1) & (\c3|currGeomNeuronId\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|geomNeuronOut[1][26]~q\,
	datad => \c3|geomNeuronOut[0][26]~q\,
	combout => \c3|Mux43~0_combout\);

-- Location: FF_X12_Y16_N31
\c3|geomNeuronOut[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~14_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][26]~q\);

-- Location: FF_X12_Y16_N17
\c3|geomNeuronOut[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~14_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][26]~q\);

-- Location: LCCOMB_X12_Y16_N30
\c3|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux43~1_combout\ = (\c3|Mux43~0_combout\ & ((\c3|currGeomNeuronId\(1)) # ((!\c3|geomNeuronOut[3][26]~q\)))) # (!\c3|Mux43~0_combout\ & (!\c3|currGeomNeuronId\(1) & ((!\c3|geomNeuronOut[2][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux43~0_combout\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[3][26]~q\,
	datad => \c3|geomNeuronOut[2][26]~q\,
	combout => \c3|Mux43~1_combout\);

-- Location: FF_X14_Y15_N27
\c3|compAddv0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[26]~4_combout\,
	asdata => \c3|Mux43~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(26));

-- Location: LCCOMB_X14_Y15_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[7]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv1\(30))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|compAddv0\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|compAddv1\(30),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|compAddv0\(30),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[7]~1_combout\);

-- Location: LCCOMB_X10_Y16_N8
\c3|geomNeuronOut[5][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][29]~feeder_combout\ = \c3|geomNeuronOut~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~11_combout\,
	combout => \c3|geomNeuronOut[5][29]~feeder_combout\);

-- Location: FF_X10_Y16_N9
\c3|geomNeuronOut[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][29]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][29]~q\);

-- Location: LCCOMB_X13_Y15_N18
\c3|compAddv0[29]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[29]~1_combout\ = (\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[5][29]~q\))) # (!\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[4][29]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[4][29]~q\,
	datad => \c3|geomNeuronOut[5][29]~q\,
	combout => \c3|compAddv0[29]~1_combout\);

-- Location: FF_X17_Y15_N19
\c3|geomNeuronOut[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut~11_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][29]~q\);

-- Location: FF_X16_Y16_N23
\c3|geomNeuronOut[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~11_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][29]~q\);

-- Location: FF_X16_Y16_N13
\c3|geomNeuronOut[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~11_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][29]~q\);

-- Location: LCCOMB_X16_Y16_N22
\c3|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux40~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[1][29]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[0][29]~q\))))) # (!\c3|currGeomNeuronId\(1) & (\c3|currGeomNeuronId\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|geomNeuronOut[1][29]~q\,
	datad => \c3|geomNeuronOut[0][29]~q\,
	combout => \c3|Mux40~0_combout\);

-- Location: FF_X14_Y16_N13
\c3|geomNeuronOut[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~11_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][29]~q\);

-- Location: LCCOMB_X14_Y16_N30
\c3|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux40~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux40~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux40~0_combout\ & (!\c3|geomNeuronOut[3][29]~q\)) # (!\c3|Mux40~0_combout\ & ((!\c3|geomNeuronOut[2][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][29]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|Mux40~0_combout\,
	datad => \c3|geomNeuronOut[2][29]~q\,
	combout => \c3|Mux40~1_combout\);

-- Location: FF_X13_Y15_N19
\c3|compAddv0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[29]~1_combout\,
	asdata => \c3|Mux40~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(29));

-- Location: FF_X12_Y15_N29
\c3|compAddv1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(6),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(29));

-- Location: LCCOMB_X13_Y15_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[6]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|compAddv1\(29)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv0\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|compAddv0\(29),
	datac => \c3|compAddv1\(29),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[6]~2_combout\);

-- Location: LCCOMB_X13_Y15_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[5]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv1\(28))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|compAddv0\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(28),
	datac => \c3|compAddv0\(28),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[5]~3_combout\);

-- Location: FF_X12_Y15_N23
\c3|compAddv1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(4),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(27));

-- Location: LCCOMB_X13_Y15_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[4]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|compAddv1\(27)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv0\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|compAddv0\(27),
	datad => \c3|compAddv1\(27),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[4]~4_combout\);

-- Location: LCCOMB_X14_Y15_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[3]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv1\(26))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|compAddv0\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|compAddv1\(26),
	datac => \c3|compAddv0\(26),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[3]~5_combout\);

-- Location: LCCOMB_X14_Y15_N0
\c3|geomNeuronOut[5][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][25]~feeder_combout\ = \c3|geomNeuronOut~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~15_combout\,
	combout => \c3|geomNeuronOut[5][25]~feeder_combout\);

-- Location: FF_X14_Y15_N1
\c3|geomNeuronOut[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][25]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][25]~q\);

-- Location: LCCOMB_X14_Y15_N4
\c3|compAddv0[25]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[25]~5_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][25]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][25]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][25]~q\,
	datab => \c3|geomNeuronOut[5][25]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[25]~5_combout\);

-- Location: LCCOMB_X17_Y16_N6
\c3|geomNeuronOut[0][25]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][25]~67_combout\ = !\c3|geomNeuronOut~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~15_combout\,
	combout => \c3|geomNeuronOut[0][25]~67_combout\);

-- Location: FF_X17_Y16_N7
\c3|geomNeuronOut[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][25]~67_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][25]~q\);

-- Location: LCCOMB_X17_Y17_N2
\c3|geomNeuronOut[1][25]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][25]~66_combout\ = !\c3|geomNeuronOut~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~15_combout\,
	combout => \c3|geomNeuronOut[1][25]~66_combout\);

-- Location: FF_X17_Y17_N3
\c3|geomNeuronOut[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][25]~66_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][25]~q\);

-- Location: LCCOMB_X17_Y16_N12
\c3|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux44~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[1][25]~q\))) # (!\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[0][25]~q\)))) # (!\c3|currGeomNeuronId\(1) & (((\c3|currGeomNeuronId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[0][25]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[1][25]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|Mux44~0_combout\);

-- Location: FF_X17_Y16_N21
\c3|geomNeuronOut[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~15_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][25]~q\);

-- Location: FF_X17_Y15_N13
\c3|geomNeuronOut[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut~15_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][25]~q\);

-- Location: LCCOMB_X17_Y16_N20
\c3|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux44~1_combout\ = (\c3|Mux44~0_combout\ & ((\c3|currGeomNeuronId\(1)) # ((\c3|geomNeuronOut[3][25]~q\)))) # (!\c3|Mux44~0_combout\ & (!\c3|currGeomNeuronId\(1) & (\c3|geomNeuronOut[2][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux44~0_combout\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][25]~q\,
	datad => \c3|geomNeuronOut[3][25]~q\,
	combout => \c3|Mux44~1_combout\);

-- Location: FF_X14_Y15_N5
\c3|compAddv0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[25]~5_combout\,
	asdata => \c3|Mux44~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(25));

-- Location: FF_X12_Y15_N13
\c3|compAddv1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(2),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(25));

-- Location: LCCOMB_X14_Y15_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[2]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|compAddv1\(25)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv0\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|compAddv0\(25),
	datad => \c3|compAddv1\(25),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[2]~6_combout\);

-- Location: LCCOMB_X14_Y15_N2
\c3|geomNeuronOut[5][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][24]~feeder_combout\ = \c3|geomNeuronOut~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~16_combout\,
	combout => \c3|geomNeuronOut[5][24]~feeder_combout\);

-- Location: FF_X14_Y15_N3
\c3|geomNeuronOut[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][24]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][24]~q\);

-- Location: LCCOMB_X14_Y15_N14
\c3|compAddv0[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[24]~6_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][24]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][24]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][24]~q\,
	datab => \c3|geomNeuronOut[5][24]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[24]~6_combout\);

-- Location: LCCOMB_X16_Y14_N24
\c3|geomNeuronOut[3][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][24]~feeder_combout\ = \c3|geomNeuronOut~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~16_combout\,
	combout => \c3|geomNeuronOut[3][24]~feeder_combout\);

-- Location: FF_X16_Y14_N25
\c3|geomNeuronOut[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][24]~feeder_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][24]~q\);

-- Location: FF_X17_Y16_N19
\c3|geomNeuronOut[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~16_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][24]~q\);

-- Location: FF_X16_Y16_N15
\c3|geomNeuronOut[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~16_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][24]~q\);

-- Location: FF_X16_Y16_N9
\c3|geomNeuronOut[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~16_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][24]~q\);

-- Location: LCCOMB_X16_Y16_N14
\c3|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux45~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[1][24]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[0][24]~q\))))) # (!\c3|currGeomNeuronId\(1) & (\c3|currGeomNeuronId\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|geomNeuronOut[1][24]~q\,
	datad => \c3|geomNeuronOut[0][24]~q\,
	combout => \c3|Mux45~0_combout\);

-- Location: LCCOMB_X17_Y16_N18
\c3|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux45~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux45~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux45~0_combout\ & (\c3|geomNeuronOut[3][24]~q\)) # (!\c3|Mux45~0_combout\ & ((\c3|geomNeuronOut[2][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][24]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][24]~q\,
	datad => \c3|Mux45~0_combout\,
	combout => \c3|Mux45~1_combout\);

-- Location: FF_X14_Y15_N15
\c3|compAddv0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[24]~6_combout\,
	asdata => \c3|Mux45~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(24));

-- Location: LCCOMB_X14_Y15_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[1]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|compAddv1\(24)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv0\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|compAddv0\(24),
	datad => \c3|compAddv1\(24),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[1]~7_combout\);

-- Location: FF_X12_Y15_N5
\c3|compAddv1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(0),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(23));

-- Location: LCCOMB_X12_Y15_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~0_combout\ = (\c3|compAddv0\(23) & ((GND) # (!\c3|compAddv1\(23)))) # (!\c3|compAddv0\(23) & (\c3|compAddv1\(23) $ (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~1\ = CARRY((\c3|compAddv0\(23)) # (!\c3|compAddv1\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(23),
	datab => \c3|compAddv1\(23),
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~0_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~1\);

-- Location: LCCOMB_X12_Y15_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~2_combout\ = (\c3|compAddv0\(24) & ((\c3|compAddv1\(24) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~1\)) # (!\c3|compAddv1\(24) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~1\ & VCC)))) # (!\c3|compAddv0\(24) & ((\c3|compAddv1\(24) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~1\) # (GND))) # 
-- (!\c3|compAddv1\(24) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~1\))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~3\ = CARRY((\c3|compAddv0\(24) & (\c3|compAddv1\(24) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~1\)) # (!\c3|compAddv0\(24) & 
-- ((\c3|compAddv1\(24)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(24),
	datab => \c3|compAddv1\(24),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~1\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~2_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~3\);

-- Location: LCCOMB_X12_Y15_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~4_combout\ = ((\c3|compAddv1\(25) $ (\c3|compAddv0\(25) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~3\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~5\ = CARRY((\c3|compAddv1\(25) & (\c3|compAddv0\(25) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~3\)) # (!\c3|compAddv1\(25) & 
-- ((\c3|compAddv0\(25)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(25),
	datab => \c3|compAddv0\(25),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~3\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~4_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~5\);

-- Location: LCCOMB_X12_Y15_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~6_combout\ = (\c3|compAddv0\(26) & ((\c3|compAddv1\(26) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~5\)) # (!\c3|compAddv1\(26) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~5\ & VCC)))) # (!\c3|compAddv0\(26) & ((\c3|compAddv1\(26) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~5\) # (GND))) # 
-- (!\c3|compAddv1\(26) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~5\))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~7\ = CARRY((\c3|compAddv0\(26) & (\c3|compAddv1\(26) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~5\)) # (!\c3|compAddv0\(26) & 
-- ((\c3|compAddv1\(26)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(26),
	datab => \c3|compAddv1\(26),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~5\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~6_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~7\);

-- Location: LCCOMB_X12_Y15_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~8_combout\ = ((\c3|compAddv0\(27) $ (\c3|compAddv1\(27) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~7\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~9\ = CARRY((\c3|compAddv0\(27) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~7\) # (!\c3|compAddv1\(27)))) # (!\c3|compAddv0\(27) & 
-- (!\c3|compAddv1\(27) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(27),
	datab => \c3|compAddv1\(27),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~7\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~8_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~9\);

-- Location: LCCOMB_X10_Y15_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~0_combout\ = (\c3|compAddv1\(23) & ((GND) # (!\c3|compAddv0\(23)))) # (!\c3|compAddv1\(23) & (\c3|compAddv0\(23) $ (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~1\ = CARRY((\c3|compAddv1\(23)) # (!\c3|compAddv0\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(23),
	datab => \c3|compAddv0\(23),
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~0_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~1\);

-- Location: LCCOMB_X10_Y15_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~2_combout\ = (\c3|compAddv1\(24) & ((\c3|compAddv0\(24) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~1\)) # (!\c3|compAddv0\(24) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~1\ & VCC)))) # (!\c3|compAddv1\(24) & ((\c3|compAddv0\(24) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~1\) # (GND))) # (!\c3|compAddv0\(24) 
-- & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~1\))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~3\ = CARRY((\c3|compAddv1\(24) & (\c3|compAddv0\(24) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~1\)) # (!\c3|compAddv1\(24) & 
-- ((\c3|compAddv0\(24)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(24),
	datab => \c3|compAddv0\(24),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~1\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~2_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~3\);

-- Location: LCCOMB_X10_Y15_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~4_combout\ = ((\c3|compAddv1\(25) $ (\c3|compAddv0\(25) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~3\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~5\ = CARRY((\c3|compAddv1\(25) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~3\) # (!\c3|compAddv0\(25)))) # (!\c3|compAddv1\(25) & 
-- (!\c3|compAddv0\(25) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(25),
	datab => \c3|compAddv0\(25),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~3\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~4_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~5\);

-- Location: LCCOMB_X10_Y15_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~6_combout\ = (\c3|compAddv0\(26) & ((\c3|compAddv1\(26) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~5\)) # (!\c3|compAddv1\(26) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~5\) # (GND))))) # (!\c3|compAddv0\(26) & ((\c3|compAddv1\(26) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~5\ & VCC)) # (!\c3|compAddv1\(26) 
-- & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~5\))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~7\ = CARRY((\c3|compAddv0\(26) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~5\) # (!\c3|compAddv1\(26)))) # (!\c3|compAddv0\(26) & 
-- (!\c3|compAddv1\(26) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(26),
	datab => \c3|compAddv1\(26),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~5\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~6_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~7\);

-- Location: LCCOMB_X10_Y15_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~8_combout\ = ((\c3|compAddv0\(27) $ (\c3|compAddv1\(27) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~7\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~9\ = CARRY((\c3|compAddv0\(27) & (\c3|compAddv1\(27) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~7\)) # (!\c3|compAddv0\(27) & 
-- ((\c3|compAddv1\(27)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(27),
	datab => \c3|compAddv1\(27),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~7\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~8_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~9\);

-- Location: LCCOMB_X10_Y15_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~10_combout\ = (\c3|compAddv1\(28) & ((\c3|compAddv0\(28) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~9\)) # (!\c3|compAddv0\(28) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~9\ & VCC)))) # (!\c3|compAddv1\(28) & ((\c3|compAddv0\(28) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~9\) # (GND))) # (!\c3|compAddv0\(28) 
-- & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~9\))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~11\ = CARRY((\c3|compAddv1\(28) & (\c3|compAddv0\(28) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~9\)) # (!\c3|compAddv1\(28) & 
-- ((\c3|compAddv0\(28)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(28),
	datab => \c3|compAddv0\(28),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~9\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~10_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~11\);

-- Location: LCCOMB_X10_Y15_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~12_combout\ = ((\c3|compAddv0\(29) $ (\c3|compAddv1\(29) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~11\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~13\ = CARRY((\c3|compAddv0\(29) & (\c3|compAddv1\(29) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~11\)) # (!\c3|compAddv0\(29) & 
-- ((\c3|compAddv1\(29)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(29),
	datab => \c3|compAddv1\(29),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~11\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~12_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~13\);

-- Location: LCCOMB_X10_Y15_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~14_combout\ = \c3|compAddv0\(30) $ (\c3|compAddv1\(30) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(30),
	datab => \c3|compAddv1\(30),
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~13\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X10_Y15_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~10_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~14_combout\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~10_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~14_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\);

-- Location: LCCOMB_X12_Y15_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~10_combout\ = (\c3|compAddv0\(28) & ((\c3|compAddv1\(28) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~9\)) # (!\c3|compAddv1\(28) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~9\ & VCC)))) # (!\c3|compAddv0\(28) & ((\c3|compAddv1\(28) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~9\) # (GND))) # 
-- (!\c3|compAddv1\(28) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~9\))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~11\ = CARRY((\c3|compAddv0\(28) & (\c3|compAddv1\(28) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~9\)) # (!\c3|compAddv0\(28) & 
-- ((\c3|compAddv1\(28)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(28),
	datab => \c3|compAddv1\(28),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~9\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~10_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~11\);

-- Location: LCCOMB_X12_Y15_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~12_combout\ = ((\c3|compAddv0\(29) $ (\c3|compAddv1\(29) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~11\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~13\ = CARRY((\c3|compAddv0\(29) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~11\) # (!\c3|compAddv1\(29)))) # (!\c3|compAddv0\(29) 
-- & (!\c3|compAddv1\(29) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(29),
	datab => \c3|compAddv1\(29),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~11\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~12_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~13\);

-- Location: LCCOMB_X12_Y15_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~14_combout\ = (\c3|compAddv1\(30) & ((\c3|compAddv0\(30) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~13\)) # (!\c3|compAddv0\(30) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~13\) # (GND))))) # (!\c3|compAddv1\(30) & ((\c3|compAddv0\(30) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~13\ & VCC)) # 
-- (!\c3|compAddv0\(30) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~13\))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~15\ = CARRY((\c3|compAddv1\(30) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~13\) # (!\c3|compAddv0\(30)))) # (!\c3|compAddv1\(30) 
-- & (!\c3|compAddv0\(30) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(30),
	datab => \c3|compAddv0\(30),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~13\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~14_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~15\);

-- Location: LCCOMB_X12_Y15_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~14_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~10_combout\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~14_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[5]~10_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[6]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\);

-- Location: LCCOMB_X10_Y15_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\);

-- Location: LCCOMB_X10_Y15_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~8_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~8_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\);

-- Location: LCCOMB_X10_Y12_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_diff_abs_w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_diff_abs_w[2]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~4_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_diff_abs_w[2]~0_combout\);

-- Location: LCCOMB_X10_Y12_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_diff_abs_w[2]~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_diff_abs_w[2]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2));

-- Location: LCCOMB_X10_Y15_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[0]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~0_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[0]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[0]~1_combout\);

-- Location: LCCOMB_X10_Y15_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[0]~1_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[0]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0));

-- Location: LCCOMB_X11_Y12_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[1]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~2_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[1]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[1]~0_combout\);

-- Location: LCCOMB_X11_Y12_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[1]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1));

-- Location: LCCOMB_X12_Y15_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~1_combout\ = (\c3|compAddv1\(25)) # ((\c3|compAddv1\(24)) # ((\c3|compAddv1\(23)) # (\c3|compAddv1\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(25),
	datab => \c3|compAddv1\(24),
	datac => \c3|compAddv1\(23),
	datad => \c3|compAddv1\(26),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~1_combout\);

-- Location: LCCOMB_X12_Y15_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0));

-- Location: LCCOMB_X13_Y15_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\ = (\c3|compAddv1\(28) & (\c3|compAddv1\(27) & (\c3|compAddv1\(29) & \c3|compAddv1\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(28),
	datab => \c3|compAddv1\(27),
	datac => \c3|compAddv1\(29),
	datad => \c3|compAddv1\(30),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\);

-- Location: LCCOMB_X11_Y16_N18
\c3|geomNeuronOut[4][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][1]~feeder_combout\ = \c3|geomNeuronOut~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~38_combout\,
	combout => \c3|geomNeuronOut[4][1]~feeder_combout\);

-- Location: FF_X11_Y16_N19
\c3|geomNeuronOut[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][1]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][1]~q\);

-- Location: LCCOMB_X13_Y16_N10
\c3|compMulv0[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[1]~9_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[5][1]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][1]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[4][1]~q\,
	combout => \c3|compMulv0[1]~9_combout\);

-- Location: LCCOMB_X11_Y18_N16
\c3|geomNeuronOut[1][1]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][1]~113_combout\ = !\c3|geomNeuronOut~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~38_combout\,
	combout => \c3|geomNeuronOut[1][1]~113_combout\);

-- Location: FF_X11_Y18_N17
\c3|geomNeuronOut[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][1]~113_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][1]~q\);

-- Location: FF_X11_Y18_N19
\c3|geomNeuronOut[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~38_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][1]~q\);

-- Location: LCCOMB_X11_Y18_N18
\c3|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux36~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (((\c3|currNeuronsLayerArraySubId~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[1][1]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- ((\c3|geomNeuronOut[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[1][1]~q\,
	datac => \c3|geomNeuronOut[0][1]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|Mux36~0_combout\);

-- Location: FF_X12_Y16_N27
\c3|geomNeuronOut[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~38_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][1]~q\);

-- Location: FF_X12_Y16_N1
\c3|geomNeuronOut[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~38_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][1]~q\);

-- Location: LCCOMB_X12_Y16_N26
\c3|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux36~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux36~0_combout\ & (\c3|geomNeuronOut[3][1]~q\)) # (!\c3|Mux36~0_combout\ & ((\c3|geomNeuronOut[2][1]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (\c3|Mux36~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|Mux36~0_combout\,
	datac => \c3|geomNeuronOut[3][1]~q\,
	datad => \c3|geomNeuronOut[2][1]~q\,
	combout => \c3|Mux36~1_combout\);

-- Location: FF_X13_Y16_N11
\c3|compMulv0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[1]~9_combout\,
	asdata => \c3|Mux36~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(1));

-- Location: LCCOMB_X19_Y15_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|expmod[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(1) = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(1));

-- Location: LCCOMB_X14_Y15_N28
\c3|geomNeuronOut[5][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][23]~feeder_combout\ = \c3|geomNeuronOut~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~1_combout\,
	combout => \c3|geomNeuronOut[5][23]~feeder_combout\);

-- Location: FF_X14_Y15_N29
\c3|geomNeuronOut[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][23]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][23]~q\);

-- Location: LCCOMB_X13_Y16_N4
\c3|compMulv0[23]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[23]~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][23]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][23]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][23]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][23]~q\,
	combout => \c3|compMulv0[23]~0_combout\);

-- Location: FF_X17_Y15_N1
\c3|geomNeuronOut[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~1_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][23]~q\);

-- Location: LCCOMB_X16_Y16_N4
\c3|geomNeuronOut[1][23]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][23]~41_combout\ = !\c3|geomNeuronOut~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~1_combout\,
	combout => \c3|geomNeuronOut[1][23]~41_combout\);

-- Location: FF_X16_Y16_N5
\c3|geomNeuronOut[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][23]~41_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][23]~q\);

-- Location: FF_X16_Y16_N27
\c3|geomNeuronOut[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~1_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][23]~q\);

-- Location: LCCOMB_X16_Y16_N26
\c3|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux14~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[1][23]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((\c3|geomNeuronOut[0][23]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[1][23]~q\,
	datac => \c3|geomNeuronOut[0][23]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux14~0_combout\);

-- Location: FF_X17_Y16_N29
\c3|geomNeuronOut[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~1_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][23]~q\);

-- Location: LCCOMB_X17_Y16_N4
\c3|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux14~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux14~0_combout\ & (\c3|geomNeuronOut[3][23]~q\)) # (!\c3|Mux14~0_combout\ & ((\c3|geomNeuronOut[2][23]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[3][23]~q\,
	datac => \c3|Mux14~0_combout\,
	datad => \c3|geomNeuronOut[2][23]~q\,
	combout => \c3|Mux14~1_combout\);

-- Location: FF_X13_Y16_N5
\c3|compMulv0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[23]~0_combout\,
	asdata => \c3|Mux14~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(23));

-- Location: LCCOMB_X14_Y18_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~9_combout\ = (\c3|compMulv0\(23) & (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a23\ $ (VCC))) # (!\c3|compMulv0\(23) & 
-- (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a23\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~10\ = CARRY((\c3|compMulv0\(23) & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(23),
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a23\,
	datad => VCC,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~9_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~10\);

-- Location: LCCOMB_X14_Y18_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~11_combout\ = (\c3|compMulv0\(24) & ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~10\ & VCC)) # (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~10\)))) # (!\c3|compMulv0\(24) & ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~10\)) # (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~10\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~12\ = CARRY((\c3|compMulv0\(24) & (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~10\)) # (!\c3|compMulv0\(24) & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~10\) # 
-- (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(24),
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~10\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~11_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~12\);

-- Location: FF_X14_Y18_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(1));

-- Location: LCCOMB_X21_Y15_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[1]~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(1),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[1]~feeder_combout\);

-- Location: FF_X21_Y15_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(1));

-- Location: FF_X14_Y18_N1
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(0));

-- Location: LCCOMB_X18_Y16_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[0]~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(0),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[0]~feeder_combout\);

-- Location: FF_X18_Y16_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(0));

-- Location: LCCOMB_X21_Y15_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~9_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(1) & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(0) $ (VCC))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(1) & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(0) & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~10\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(1) & \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(1),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(0),
	datad => VCC,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~9_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~10\);

-- Location: FF_X21_Y15_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(1));

-- Location: FF_X19_Y15_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(1));

-- Location: LCCOMB_X18_Y16_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[0]~27_combout\ = !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(0),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[0]~27_combout\);

-- Location: FF_X18_Y16_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(0));

-- Location: FF_X19_Y15_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(0));

-- Location: LCCOMB_X19_Y15_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~0_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(0) & (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(0) $ (VCC))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(0) & (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(0) & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~1\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(0) & \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(0),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(0),
	datad => VCC,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~0_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y15_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~2_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(1) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(1) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~1\ & VCC)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(1) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~1\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(1) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(1) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~1\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(1) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~1\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~3\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(1) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(1) & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~1\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(1) & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~1\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(1),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(1),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~1\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~2_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y15_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~0_combout\ = (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~4_combout\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~2_combout\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~0_combout\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~4_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~2_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~6_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~0_combout\);

-- Location: LCCOMB_X14_Y18_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]~23_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\ & ((\c3|compMulv0\(30) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~22\ & VCC)) # (!\c3|compMulv0\(30) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~22\)))) # 
-- (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\ & ((\c3|compMulv0\(30) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~22\)) # (!\c3|compMulv0\(30) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~22\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]~24\ = CARRY((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\ & (!\c3|compMulv0\(30) & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~22\)) # (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\ & 
-- ((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~22\) # (!\c3|compMulv0\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\,
	datab => \c3|compMulv0\(30),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~22\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]~23_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]~24\);

-- Location: FF_X14_Y18_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(7));

-- Location: LCCOMB_X21_Y15_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[7]~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(7),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[7]~feeder_combout\);

-- Location: FF_X21_Y15_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(7));

-- Location: LCCOMB_X14_Y18_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~17_combout\ = ((\c3|compMulv0\(27) $ (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a27\ $ 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~16\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~18\ = CARRY((\c3|compMulv0\(27) & ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a27\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~16\))) # (!\c3|compMulv0\(27) & (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a27\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(27),
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a27\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~16\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~17_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~18\);

-- Location: LCCOMB_X14_Y18_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~19_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\ & ((\c3|compMulv0\(28) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~18\ & VCC)) # (!\c3|compMulv0\(28) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~18\)))) # 
-- (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\ & ((\c3|compMulv0\(28) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~18\)) # (!\c3|compMulv0\(28) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~18\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~20\ = CARRY((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\ & (!\c3|compMulv0\(28) & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~18\)) # (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\ & 
-- ((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~18\) # (!\c3|compMulv0\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\,
	datab => \c3|compMulv0\(28),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~18\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~19_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~20\);

-- Location: FF_X14_Y18_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(5));

-- Location: LCCOMB_X21_Y15_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[5]~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(5),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[5]~feeder_combout\);

-- Location: FF_X21_Y15_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(5));

-- Location: LCCOMB_X21_Y15_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~11_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(2) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~10\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(2) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~10\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~12\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~10\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(2),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[1]~10\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~11_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~12\);

-- Location: LCCOMB_X21_Y15_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~13_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(3) & (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~12\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(3) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~12\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~14\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(3) & !\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(3),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~12\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~13_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~14\);

-- Location: LCCOMB_X21_Y15_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~15_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(4) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~14\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(4) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~14\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~16\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~14\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(4),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~14\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~15_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~16\);

-- Location: LCCOMB_X21_Y15_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~17_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(5) & (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~16\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(5) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~16\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~18\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(5) & !\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(5),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~16\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~17_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~18\);

-- Location: LCCOMB_X21_Y15_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~19_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(6) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~18\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(6) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~18\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~20\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~18\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(6),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~18\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~19_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~20\);

-- Location: LCCOMB_X21_Y15_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~21_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(7) & ((GND) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~20\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(7) & (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~20\ $ (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~22\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(7)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(7),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~20\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~21_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~22\);

-- Location: FF_X21_Y15_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(7));

-- Location: FF_X19_Y15_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(7));

-- Location: FF_X21_Y15_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(5));

-- Location: FF_X19_Y15_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(5));

-- Location: LCCOMB_X19_Y15_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~4_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(2) & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~3\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(2) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~3\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~5\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(2) & !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(2),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~3\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~4_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y15_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~6_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(3) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~5\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(3) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~5\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~7\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~5\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(3),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~5\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~6_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y15_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~8_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(4) & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~7\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(4) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~7\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~9\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(4) & !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(4),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~7\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~8_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y15_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~10_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(5) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~9\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(5) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~9\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~11\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~9\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(5),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~9\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~10_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y15_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~12_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(6) & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~11\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(6) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~11\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~13\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(6) & !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(6),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~11\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~12_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y15_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~14_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(7) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~13\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(7) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~13\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~15\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~13\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(7),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~13\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~14_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y15_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~1_combout\ = (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~14_combout\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~10_combout\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~8_combout\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~14_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~10_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~8_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~12_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~1_combout\);

-- Location: LCCOMB_X21_Y15_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]~23_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(8) & (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~22\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(8) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~22\))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]~24\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(8) & !\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(8),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[7]~22\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]~23_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]~24\);

-- Location: FF_X21_Y15_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(8));

-- Location: FF_X19_Y15_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(8));

-- Location: LCCOMB_X19_Y15_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~16_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(8) & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~15\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(8) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~15\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~17\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(8) & !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(8),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~15\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~16_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y15_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~2_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~0_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~1_combout\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~0_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~1_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~16_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~2_combout\);

-- Location: LCCOMB_X18_Y15_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~2_combout\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_result_exp_not_zero_range448w449w[0]~2_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~1_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~0_combout\);

-- Location: LCCOMB_X23_Y18_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[23]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[23]~0_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~56_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~56_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~54_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[23]~0_combout\);

-- Location: FF_X23_Y18_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(22));

-- Location: DSPMULT_X20_Y17_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAA_bus\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y17_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: FF_X22_Y20_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe77~q\);

-- Location: FF_X22_Y20_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe75~q\);

-- Location: FF_X21_Y11_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(15));

-- Location: LCCOMB_X19_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2\(25) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2\(25));

-- Location: FF_X19_Y11_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(25));

-- Location: LCCOMB_X10_Y17_N28
\c3|geomNeuronOut[5][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][20]~feeder_combout\ = \c3|geomNeuronOut~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~20_combout\,
	combout => \c3|geomNeuronOut[5][20]~feeder_combout\);

-- Location: FF_X10_Y17_N29
\c3|geomNeuronOut[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][20]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][20]~q\);

-- Location: LCCOMB_X13_Y17_N12
\c3|compAddv0[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[20]~11_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][20]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][20]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][20]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[5][20]~q\,
	combout => \c3|compAddv0[20]~11_combout\);

-- Location: FF_X17_Y17_N25
\c3|geomNeuronOut[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut~20_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][20]~q\);

-- Location: FF_X14_Y16_N5
\c3|geomNeuronOut[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~20_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][20]~q\);

-- Location: FF_X14_Y16_N15
\c3|geomNeuronOut[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~20_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][20]~q\);

-- Location: LCCOMB_X17_Y17_N26
\c3|geomNeuronOut[1][20]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][20]~78_combout\ = !\c3|geomNeuronOut~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~20_combout\,
	combout => \c3|geomNeuronOut[1][20]~78_combout\);

-- Location: FF_X17_Y17_N27
\c3|geomNeuronOut[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][20]~78_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][20]~q\);

-- Location: LCCOMB_X14_Y16_N24
\c3|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux49~0_combout\ = (\c3|currGeomNeuronId\(0) & (((!\c3|geomNeuronOut[1][20]~q\)) # (!\c3|currGeomNeuronId\(1)))) # (!\c3|currGeomNeuronId\(0) & (\c3|currGeomNeuronId\(1) & (\c3|geomNeuronOut[0][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[0][20]~q\,
	datad => \c3|geomNeuronOut[1][20]~q\,
	combout => \c3|Mux49~0_combout\);

-- Location: LCCOMB_X14_Y16_N4
\c3|Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux49~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux49~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux49~0_combout\ & (\c3|geomNeuronOut[3][20]~q\)) # (!\c3|Mux49~0_combout\ & ((\c3|geomNeuronOut[2][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][20]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][20]~q\,
	datad => \c3|Mux49~0_combout\,
	combout => \c3|Mux49~1_combout\);

-- Location: FF_X13_Y17_N13
\c3|compAddv0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[20]~11_combout\,
	asdata => \c3|Mux49~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(20));

-- Location: LCCOMB_X10_Y15_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~8_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~8_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\);

-- Location: LCCOMB_X11_Y17_N24
\c3|geomNeuronOut[4][22]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][22]~69_combout\ = !\c3|geomNeuronOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~18_combout\,
	combout => \c3|geomNeuronOut[4][22]~69_combout\);

-- Location: FF_X11_Y17_N25
\c3|geomNeuronOut[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][22]~69_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][22]~q\);

-- Location: LCCOMB_X13_Y17_N16
\c3|compAddv0[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[22]~9_combout\ = (\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[5][22]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[4][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][22]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[4][22]~q\,
	combout => \c3|compAddv0[22]~9_combout\);

-- Location: LCCOMB_X17_Y17_N12
\c3|geomNeuronOut[3][22]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][22]~73_combout\ = !\c3|geomNeuronOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~18_combout\,
	combout => \c3|geomNeuronOut[3][22]~73_combout\);

-- Location: FF_X17_Y17_N13
\c3|geomNeuronOut[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][22]~73_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][22]~q\);

-- Location: LCCOMB_X14_Y17_N18
\c3|geomNeuronOut[2][22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[2][22]~71_combout\ = !\c3|geomNeuronOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~18_combout\,
	combout => \c3|geomNeuronOut[2][22]~71_combout\);

-- Location: FF_X14_Y17_N19
\c3|geomNeuronOut[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[2][22]~71_combout\,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][22]~q\);

-- Location: LCCOMB_X17_Y16_N10
\c3|geomNeuronOut[0][22]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][22]~72_combout\ = !\c3|geomNeuronOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~18_combout\,
	combout => \c3|geomNeuronOut[0][22]~72_combout\);

-- Location: FF_X17_Y16_N11
\c3|geomNeuronOut[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][22]~72_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][22]~q\);

-- Location: FF_X18_Y17_N29
\c3|geomNeuronOut[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~18_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][22]~q\);

-- Location: LCCOMB_X18_Y17_N28
\c3|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux47~0_combout\ = (\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[1][22]~q\) # (!\c3|currGeomNeuronId\(1))))) # (!\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[0][22]~q\ & ((\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[0][22]~q\,
	datac => \c3|geomNeuronOut[1][22]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux47~0_combout\);

-- Location: LCCOMB_X14_Y17_N12
\c3|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux47~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux47~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux47~0_combout\ & (!\c3|geomNeuronOut[3][22]~q\)) # (!\c3|Mux47~0_combout\ & ((!\c3|geomNeuronOut[2][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][22]~q\,
	datab => \c3|geomNeuronOut[2][22]~q\,
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|Mux47~0_combout\,
	combout => \c3|Mux47~1_combout\);

-- Location: FF_X13_Y17_N17
\c3|compAddv0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[22]~9_combout\,
	asdata => \c3|Mux47~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(22));

-- Location: LCCOMB_X11_Y15_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\);

-- Location: LCCOMB_X11_Y15_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & ((\c3|compAddv0\(22)) # ((\c3|compAddv1\(22) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & (((\c3|compAddv1\(22) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	datab => \c3|compAddv0\(22),
	datac => \c3|compAddv1\(22),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\);

-- Location: LCCOMB_X14_Y12_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\);

-- Location: LCCOMB_X13_Y12_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4_combout\);

-- Location: LCCOMB_X12_Y15_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~1_combout\) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\);

-- Location: DSPMULT_X20_Y18_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAA_bus\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y18_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X7_Y17_N26
\c3|geomNeuronOut[4][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][11]~feeder_combout\ = \c3|geomNeuronOut~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~29_combout\,
	combout => \c3|geomNeuronOut[4][11]~feeder_combout\);

-- Location: FF_X7_Y17_N27
\c3|geomNeuronOut[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][11]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][11]~q\);

-- Location: LCCOMB_X9_Y17_N6
\c3|compMulv0[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[11]~19_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[5][11]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[4][11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][11]~q\,
	datab => \c3|geomNeuronOut[5][11]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[11]~19_combout\);

-- Location: LCCOMB_X17_Y15_N14
\c3|geomNeuronOut[3][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][11]~feeder_combout\ = \c3|geomNeuronOut~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~29_combout\,
	combout => \c3|geomNeuronOut[3][11]~feeder_combout\);

-- Location: FF_X17_Y15_N15
\c3|geomNeuronOut[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][11]~feeder_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][11]~q\);

-- Location: FF_X13_Y18_N25
\c3|geomNeuronOut[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~29_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][11]~q\);

-- Location: FF_X16_Y18_N5
\c3|geomNeuronOut[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~29_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][11]~q\);

-- Location: FF_X16_Y18_N11
\c3|geomNeuronOut[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~29_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][11]~q\);

-- Location: LCCOMB_X16_Y18_N10
\c3|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux26~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[1][11]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((!\c3|geomNeuronOut[0][11]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[1][11]~q\,
	datac => \c3|geomNeuronOut[0][11]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux26~0_combout\);

-- Location: LCCOMB_X13_Y18_N24
\c3|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux26~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux26~0_combout\ & (!\c3|geomNeuronOut[3][11]~q\)) # (!\c3|Mux26~0_combout\ & ((!\c3|geomNeuronOut[2][11]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[3][11]~q\,
	datac => \c3|geomNeuronOut[2][11]~q\,
	datad => \c3|Mux26~0_combout\,
	combout => \c3|Mux26~1_combout\);

-- Location: FF_X9_Y17_N7
\c3|compMulv0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[11]~19_combout\,
	asdata => \c3|Mux26~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(11));

-- Location: LCCOMB_X8_Y17_N20
\c3|geomNeuronOut[5][12]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][12]~91_combout\ = !\c3|geomNeuronOut~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~28_combout\,
	combout => \c3|geomNeuronOut[5][12]~91_combout\);

-- Location: FF_X8_Y17_N21
\c3|geomNeuronOut[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][12]~91_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][12]~q\);

-- Location: LCCOMB_X9_Y17_N24
\c3|compMulv0[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[12]~20_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[5][12]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[4][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][12]~q\,
	datab => \c3|geomNeuronOut[4][12]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[12]~20_combout\);

-- Location: FF_X16_Y17_N27
\c3|geomNeuronOut[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~28_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][12]~q\);

-- Location: LCCOMB_X17_Y17_N6
\c3|geomNeuronOut[1][12]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][12]~93_combout\ = !\c3|geomNeuronOut~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~28_combout\,
	combout => \c3|geomNeuronOut[1][12]~93_combout\);

-- Location: FF_X17_Y17_N7
\c3|geomNeuronOut[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][12]~93_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][12]~q\);

-- Location: LCCOMB_X16_Y17_N18
\c3|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux25~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|currNeuronsLayerArrayId\(0)) # ((!\c3|geomNeuronOut[1][12]~q\)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|currNeuronsLayerArrayId\(0) & (\c3|geomNeuronOut[0][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|currNeuronsLayerArrayId\(0),
	datac => \c3|geomNeuronOut[0][12]~q\,
	datad => \c3|geomNeuronOut[1][12]~q\,
	combout => \c3|Mux25~0_combout\);

-- Location: LCCOMB_X16_Y17_N0
\c3|geomNeuronOut[2][12]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[2][12]~92_combout\ = !\c3|geomNeuronOut~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~28_combout\,
	combout => \c3|geomNeuronOut[2][12]~92_combout\);

-- Location: FF_X16_Y17_N1
\c3|geomNeuronOut[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[2][12]~92_combout\,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][12]~q\);

-- Location: LCCOMB_X17_Y17_N0
\c3|geomNeuronOut[3][12]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][12]~94_combout\ = !\c3|geomNeuronOut~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~28_combout\,
	combout => \c3|geomNeuronOut[3][12]~94_combout\);

-- Location: FF_X17_Y17_N1
\c3|geomNeuronOut[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][12]~94_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][12]~q\);

-- Location: LCCOMB_X16_Y17_N24
\c3|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux25~1_combout\ = (\c3|Mux25~0_combout\ & (((!\c3|currNeuronsLayerArrayId\(0)) # (!\c3|geomNeuronOut[3][12]~q\)))) # (!\c3|Mux25~0_combout\ & (!\c3|geomNeuronOut[2][12]~q\ & ((\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux25~0_combout\,
	datab => \c3|geomNeuronOut[2][12]~q\,
	datac => \c3|geomNeuronOut[3][12]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux25~1_combout\);

-- Location: FF_X9_Y17_N25
\c3|compMulv0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[12]~20_combout\,
	asdata => \c3|Mux25~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(12));

-- Location: LCCOMB_X19_Y19_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[1]~21_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(2))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(2),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(1),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[1]~21_combout\);

-- Location: FF_X19_Y19_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(1));

-- Location: FF_X12_Y14_N3
\c3|compAddv1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(1),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(1));

-- Location: LCCOMB_X12_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~35_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~35_combout\);

-- Location: LCCOMB_X12_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~35_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~35_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\);

-- Location: LCCOMB_X11_Y17_N28
\c3|geomNeuronOut[4][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][19]~feeder_combout\ = \c3|geomNeuronOut~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~21_combout\,
	combout => \c3|geomNeuronOut[4][19]~feeder_combout\);

-- Location: FF_X11_Y17_N29
\c3|geomNeuronOut[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][19]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][19]~q\);

-- Location: LCCOMB_X13_Y17_N22
\c3|compAddv0[19]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[19]~12_combout\ = (\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[5][19]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][19]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[4][19]~q\,
	combout => \c3|compAddv0[19]~12_combout\);

-- Location: LCCOMB_X17_Y17_N10
\c3|geomNeuronOut[1][19]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][19]~79_combout\ = !\c3|geomNeuronOut~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~21_combout\,
	combout => \c3|geomNeuronOut[1][19]~79_combout\);

-- Location: FF_X17_Y17_N11
\c3|geomNeuronOut[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][19]~79_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][19]~q\);

-- Location: LCCOMB_X16_Y17_N10
\c3|geomNeuronOut[0][19]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][19]~80_combout\ = !\c3|geomNeuronOut~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~21_combout\,
	combout => \c3|geomNeuronOut[0][19]~80_combout\);

-- Location: FF_X16_Y17_N11
\c3|geomNeuronOut[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][19]~80_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][19]~q\);

-- Location: LCCOMB_X18_Y17_N6
\c3|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux50~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[1][19]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[0][19]~q\))))) # (!\c3|currGeomNeuronId\(1) & (((\c3|currGeomNeuronId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][19]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[0][19]~q\,
	combout => \c3|Mux50~0_combout\);

-- Location: FF_X16_Y17_N29
\c3|geomNeuronOut[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~21_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][19]~q\);

-- Location: FF_X17_Y17_N29
\c3|geomNeuronOut[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut~21_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][19]~q\);

-- Location: LCCOMB_X16_Y17_N28
\c3|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux50~1_combout\ = (\c3|Mux50~0_combout\ & ((\c3|currGeomNeuronId\(1)) # ((\c3|geomNeuronOut[3][19]~q\)))) # (!\c3|Mux50~0_combout\ & (!\c3|currGeomNeuronId\(1) & (\c3|geomNeuronOut[2][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux50~0_combout\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][19]~q\,
	datad => \c3|geomNeuronOut[3][19]~q\,
	combout => \c3|Mux50~1_combout\);

-- Location: FF_X13_Y17_N23
\c3|compAddv0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[19]~12_combout\,
	asdata => \c3|Mux50~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(19));

-- Location: FF_X11_Y15_N15
\c3|compAddv1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(19),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(19));

-- Location: LCCOMB_X11_Y15_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\ = (\c3|compAddv0\(19) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ & \c3|compAddv1\(19))))) # (!\c3|compAddv0\(19) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ & 
-- (\c3|compAddv1\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(19),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	datac => \c3|compAddv1\(19),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\);

-- Location: LCCOMB_X21_Y20_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT19\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT1\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT1\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT19\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT1\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT1\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT19\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT1\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT19\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT19\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT1\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~2\);

-- Location: LCCOMB_X21_Y20_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT20\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT2\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT20\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT2\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT20\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT2\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT20\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT2\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~2\);

-- Location: LCCOMB_X21_Y20_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT21\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT3\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT3\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT21\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT3\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT3\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT21\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT3\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT21\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT21\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT3\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~2\);

-- Location: LCCOMB_X21_Y20_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT4\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT22\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT4\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT22\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT4\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT22\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT4\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT22\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~2\);

-- Location: LCCOMB_X21_Y20_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT23\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT5\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT5\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT23\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT5\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT5\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT23\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT5\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT23\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT23\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT5\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~2\);

-- Location: FF_X21_Y20_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~q\);

-- Location: FF_X21_Y20_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~q\);

-- Location: LCCOMB_X8_Y17_N26
\c3|geomNeuronOut[4][16]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][16]~82_combout\ = !\c3|geomNeuronOut~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~24_combout\,
	combout => \c3|geomNeuronOut[4][16]~82_combout\);

-- Location: FF_X8_Y17_N27
\c3|geomNeuronOut[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][16]~82_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][16]~q\);

-- Location: LCCOMB_X13_Y19_N16
\c3|compMulv0[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[16]~24_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[5][16]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[4][16]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][16]~q\,
	datab => \c3|geomNeuronOut[5][16]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[16]~24_combout\);

-- Location: LCCOMB_X17_Y17_N4
\c3|geomNeuronOut[3][16]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][16]~86_combout\ = !\c3|geomNeuronOut~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~24_combout\,
	combout => \c3|geomNeuronOut[3][16]~86_combout\);

-- Location: FF_X17_Y17_N5
\c3|geomNeuronOut[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][16]~86_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][16]~q\);

-- Location: LCCOMB_X16_Y17_N6
\c3|geomNeuronOut[0][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][16]~feeder_combout\ = \c3|geomNeuronOut~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~24_combout\,
	combout => \c3|geomNeuronOut[0][16]~feeder_combout\);

-- Location: FF_X16_Y17_N7
\c3|geomNeuronOut[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][16]~feeder_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][16]~q\);

-- Location: LCCOMB_X17_Y17_N18
\c3|geomNeuronOut[1][16]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][16]~85_combout\ = !\c3|geomNeuronOut~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~24_combout\,
	combout => \c3|geomNeuronOut[1][16]~85_combout\);

-- Location: FF_X17_Y17_N19
\c3|geomNeuronOut[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][16]~85_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][16]~q\);

-- Location: LCCOMB_X18_Y17_N8
\c3|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux21~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (((\c3|currNeuronsLayerArraySubId~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[1][16]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- (\c3|geomNeuronOut[0][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[0][16]~q\,
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[1][16]~q\,
	combout => \c3|Mux21~0_combout\);

-- Location: LCCOMB_X16_Y17_N8
\c3|geomNeuronOut[2][16]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[2][16]~84_combout\ = !\c3|geomNeuronOut~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~24_combout\,
	combout => \c3|geomNeuronOut[2][16]~84_combout\);

-- Location: FF_X16_Y17_N9
\c3|geomNeuronOut[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[2][16]~84_combout\,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][16]~q\);

-- Location: LCCOMB_X18_Y17_N14
\c3|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux21~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux21~0_combout\ & (!\c3|geomNeuronOut[3][16]~q\)) # (!\c3|Mux21~0_combout\ & ((!\c3|geomNeuronOut[2][16]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[3][16]~q\,
	datac => \c3|Mux21~0_combout\,
	datad => \c3|geomNeuronOut[2][16]~q\,
	combout => \c3|Mux21~1_combout\);

-- Location: FF_X13_Y19_N17
\c3|compMulv0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[16]~24_combout\,
	asdata => \c3|Mux21~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(16));

-- Location: LCCOMB_X10_Y17_N12
\c3|geomNeuronOut[4][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][17]~feeder_combout\ = \c3|geomNeuronOut~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~23_combout\,
	combout => \c3|geomNeuronOut[4][17]~feeder_combout\);

-- Location: FF_X10_Y17_N13
\c3|geomNeuronOut[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][17]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][17]~q\);

-- Location: LCCOMB_X13_Y19_N10
\c3|compMulv0[17]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[17]~25_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][17]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][17]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][17]~q\,
	datab => \c3|geomNeuronOut[5][17]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[17]~25_combout\);

-- Location: LCCOMB_X13_Y18_N26
\c3|geomNeuronOut[3][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][17]~feeder_combout\ = \c3|geomNeuronOut~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~23_combout\,
	combout => \c3|geomNeuronOut[3][17]~feeder_combout\);

-- Location: FF_X13_Y18_N27
\c3|geomNeuronOut[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][17]~feeder_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][17]~q\);

-- Location: FF_X12_Y18_N29
\c3|geomNeuronOut[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~23_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][17]~q\);

-- Location: FF_X12_Y18_N27
\c3|geomNeuronOut[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~23_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][17]~q\);

-- Location: LCCOMB_X12_Y18_N28
\c3|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux20~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (\c3|currNeuronsLayerArraySubId~q\)) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[1][17]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- (\c3|geomNeuronOut[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[0][17]~q\,
	datad => \c3|geomNeuronOut[1][17]~q\,
	combout => \c3|Mux20~0_combout\);

-- Location: FF_X13_Y18_N17
\c3|geomNeuronOut[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~23_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][17]~q\);

-- Location: LCCOMB_X13_Y18_N16
\c3|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux20~1_combout\ = (\c3|Mux20~0_combout\ & ((\c3|geomNeuronOut[3][17]~q\) # ((!\c3|currNeuronsLayerArrayId\(0))))) # (!\c3|Mux20~0_combout\ & (((\c3|geomNeuronOut[2][17]~q\ & \c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][17]~q\,
	datab => \c3|Mux20~0_combout\,
	datac => \c3|geomNeuronOut[2][17]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux20~1_combout\);

-- Location: FF_X13_Y19_N11
\c3|compMulv0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[17]~25_combout\,
	asdata => \c3|Mux20~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(17));

-- Location: DSPMULT_X20_Y20_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAA_bus\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y20_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: FF_X22_Y20_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT20\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe67~q\);

-- Location: FF_X21_Y20_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~q\);

-- Location: FF_X22_Y20_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT19\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe65~q\);

-- Location: LCCOMB_X21_Y20_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~dataout\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT18\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~dataout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT18\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~dataout\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT18\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~dataout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT18\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~2\);

-- Location: FF_X21_Y20_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~q\);

-- Location: DSPMULT_X20_Y19_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAA_bus\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y19_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X22_Y20_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT35\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe61~q\);

-- Location: FF_X22_Y20_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT34\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe59~q\);

-- Location: FF_X22_Y20_N1
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT33\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe57~q\);

-- Location: FF_X22_Y19_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT32\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe55~q\);

-- Location: LCCOMB_X21_Y21_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~dataout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~dataout\ $ (VCC))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~dataout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~dataout\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~dataout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~dataout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~2\);

-- Location: LCCOMB_X21_Y21_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT1\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT1\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT1\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT1\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT1\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT1\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT1\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT1\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~2\);

-- Location: LCCOMB_X21_Y21_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT2\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT2\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT2\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT2\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT2\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT2\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT2\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~2\);

-- Location: LCCOMB_X21_Y21_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT3\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT3\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT3\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT3\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT3\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT3\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT3\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT3\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~2\);

-- Location: LCCOMB_X21_Y21_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT4\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT4\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT4\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT4\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT4\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT4\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT4\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT4\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~2\);

-- Location: LCCOMB_X21_Y21_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT5\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT5\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT5\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT5\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT5\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT5\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT5\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT5\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT5\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~2\);

-- Location: LCCOMB_X21_Y21_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT6\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT6\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT6\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT6\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT6\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT6\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT6\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~2\);

-- Location: LCCOMB_X21_Y21_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT7\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT7\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT7\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT7\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT7\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT7\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT7\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT7\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT7\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT7\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~2\);

-- Location: LCCOMB_X21_Y21_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT8\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT8\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT8\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT8\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT8\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT8\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT8\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~2\);

-- Location: LCCOMB_X21_Y21_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT9\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT9\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT9\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT9\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT9\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT9\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT9\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT9\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~2\);

-- Location: LCCOMB_X21_Y21_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT10\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT10\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT10\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT10\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT10\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT10\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT10\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~2\);

-- Location: LCCOMB_X21_Y21_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT11\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT11\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT11\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT11\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT11\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT11\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT11\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT11\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~2\);

-- Location: LCCOMB_X21_Y20_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT12\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT12\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT12\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT12\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT12\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT12\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT12\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~2\);

-- Location: LCCOMB_X21_Y20_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT13\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT13\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT13\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT13\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT13\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT13\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT13\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT13\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT13\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~2\);

-- Location: LCCOMB_X21_Y20_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT14\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT14\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT14\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT14\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT14\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT14\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT14\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT14\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~2\);

-- Location: FF_X21_Y20_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~q\);

-- Location: LCCOMB_X21_Y21_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT31\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~feeder_combout\);

-- Location: FF_X21_Y21_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~q\);

-- Location: FF_X21_Y20_N1
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~q\);

-- Location: FF_X22_Y21_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT29\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe49~q\);

-- Location: FF_X21_Y21_N31
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~q\);

-- Location: FF_X21_Y21_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~q\);

-- Location: FF_X22_Y21_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT27\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe45~q\);

-- Location: FF_X21_Y21_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~q\);

-- Location: FF_X21_Y21_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~q\);

-- Location: FF_X21_Y21_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~q\);

-- Location: FF_X21_Y19_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT24\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe39~q\);

-- Location: FF_X21_Y21_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~q\);

-- Location: LCCOMB_X21_Y21_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT23\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~feeder_combout\);

-- Location: FF_X21_Y21_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~q\);

-- Location: FF_X21_Y21_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~q\);

-- Location: FF_X21_Y21_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~q\);

-- Location: FF_X22_Y21_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT22\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe35~q\);

-- Location: FF_X21_Y21_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~q\);

-- Location: FF_X22_Y21_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT21\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe33~q\);

-- Location: FF_X21_Y21_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~q\);

-- Location: LCCOMB_X21_Y21_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT20\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT20\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~feeder_combout\);

-- Location: FF_X21_Y21_N1
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~q\);

-- Location: FF_X21_Y21_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~q\);

-- Location: FF_X21_Y21_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT19\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe29~q\);

-- Location: FF_X21_Y21_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~q\);

-- Location: LCCOMB_X23_Y20_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT18\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT18\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~feeder_combout\);

-- Location: FF_X23_Y20_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~q\);

-- Location: LCCOMB_X22_Y21_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~0_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~q\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~q\ $ (VCC))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~q\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~q\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~1\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~q\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe28~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe27~q\,
	datad => VCC,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~0_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~1\);

-- Location: LCCOMB_X22_Y21_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~2_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe29~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~1\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe29~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~1\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe29~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~1\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe29~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~1\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~3\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe29~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~1\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~1\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe29~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe30~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe29~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~1\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~2_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~3\);

-- Location: LCCOMB_X22_Y21_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~4_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~3\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~5\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~3\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe32~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe31~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~3\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~4_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~5\);

-- Location: LCCOMB_X22_Y21_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~6_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe33~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~5\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe33~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~5\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe33~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~5\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe33~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~5\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~7\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe33~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~5\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~5\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe33~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe34~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe33~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~5\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~6_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~7\);

-- Location: LCCOMB_X22_Y21_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~8_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe35~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~7\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~9\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe35~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~7\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe35~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe36~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe35~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~7\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~8_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~9\);

-- Location: LCCOMB_X22_Y21_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~10_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~9\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~9\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~9\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~9\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~11\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~9\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~9\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe37~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe38~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~9\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~10_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~11\);

-- Location: LCCOMB_X22_Y21_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~12_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe39~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~11\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~13\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe39~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~11\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe39~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe39~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe40~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~11\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~12_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~13\);

-- Location: LCCOMB_X22_Y21_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~14_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~13\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~13\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~13\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~13\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~15\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~13\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~13\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe42~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~13\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~14_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~15\);

-- Location: LCCOMB_X22_Y21_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~16_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe43~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~15\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~17\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe43~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~15\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe43~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe43~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe44~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~15\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~16_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~17\);

-- Location: LCCOMB_X22_Y21_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~18_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe45~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~17\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~17\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe45~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~17\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~17\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~19\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe45~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~17\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe45~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~17\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe45~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe46~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~17\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~18_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~19\);

-- Location: LCCOMB_X22_Y21_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~20_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe47~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~19\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~21\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe47~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~19\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe47~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe47~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe48~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~19\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~20_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~21\);

-- Location: LCCOMB_X22_Y21_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~22_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe49~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~21\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~21\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe49~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~21\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~21\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~23\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe49~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~21\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe49~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~21\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe49~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe50~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~21\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~22_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~23\);

-- Location: LCCOMB_X22_Y21_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~24_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe51~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~23\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~25\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe51~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~23\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe51~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe51~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe52~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~23\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~24_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~25\);

-- Location: LCCOMB_X22_Y21_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~26_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~25\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~25\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~25\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~25\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~27\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~25\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~25\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe53~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~25\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~26_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~27\);

-- Location: LCCOMB_X22_Y21_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~28_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe55~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~27\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~29\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe55~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~27\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe55~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe55~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~27\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~28_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~29\);

-- Location: LCCOMB_X22_Y20_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~30_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe57~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~29\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe57~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~29\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe57~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~29\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe57~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~29\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~31\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe57~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~29\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~29\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe57~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe57~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~29\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~30_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~31\);

-- Location: LCCOMB_X22_Y20_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~32_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe59~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~31\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~33\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe59~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~31\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe59~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe59~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~31\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~32_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~33\);

-- Location: LCCOMB_X22_Y20_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~34_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe61~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~33\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe61~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~33\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe61~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~33\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe61~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~33\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~35\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe61~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~33\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~33\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe61~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe61~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~33\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~34_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~35\);

-- Location: LCCOMB_X22_Y20_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~36_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe63~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~35\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~37\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe63~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~35\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe63~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe63~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe64~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~35\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~36_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~37\);

-- Location: LCCOMB_X22_Y20_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~38_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe65~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~37\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe65~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~37\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe65~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~37\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe65~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~37\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~39\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe65~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~37\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~37\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe65~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe65~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~37\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~38_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~39\);

-- Location: LCCOMB_X22_Y20_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~40_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe67~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~39\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~41\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe67~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~39\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe67~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe67~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe68~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~39\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~40_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~41\);

-- Location: FF_X21_Y20_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~q\);

-- Location: LCCOMB_X22_Y20_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~42_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe69~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~41\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~41\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe69~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~41\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~41\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~43\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe69~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~41\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe69~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~41\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe69~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe70~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~41\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~42_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~43\);

-- Location: LCCOMB_X22_Y19_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[16]~7_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~42_combout\))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~40_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~42_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[16]~7_combout\);

-- Location: FF_X22_Y19_N31
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[16]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(15));

-- Location: LCCOMB_X22_Y19_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[13]~10_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~36_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~36_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~34_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[13]~10_combout\);

-- Location: FF_X22_Y19_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[13]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(12));

-- Location: LCCOMB_X22_Y19_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[9]~14_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~28_combout\))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~26_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~28_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[9]~14_combout\);

-- Location: FF_X22_Y19_N1
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(8));

-- Location: LCCOMB_X22_Y19_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[6]~17_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~22_combout\))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~20_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~22_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[6]~17_combout\);

-- Location: FF_X22_Y19_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[6]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(5));

-- Location: LCCOMB_X22_Y19_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[4]~19_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~18_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~18_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~16_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[4]~19_combout\);

-- Location: FF_X22_Y19_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(3));

-- Location: LCCOMB_X23_Y21_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[0]~22_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~10_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~10_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~8_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[0]~22_combout\);

-- Location: FF_X23_Y21_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|round_dffe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|round_dffe~q\);

-- Location: LCCOMB_X21_Y19_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe18~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe18~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT9\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe18~feeder_combout\);

-- Location: FF_X21_Y19_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe18~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe18~q\);

-- Location: LCCOMB_X21_Y19_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe17~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe17~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT8\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe17~feeder_combout\);

-- Location: FF_X21_Y19_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe17~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe17~q\);

-- Location: FF_X21_Y19_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe19~q\);

-- Location: FF_X21_Y19_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe16~q\);

-- Location: LCCOMB_X21_Y19_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~4_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe18~q\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe17~q\) # ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe19~q\) # 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe18~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe17~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe19~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe16~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~4_combout\);

-- Location: LCCOMB_X21_Y19_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe22~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe22~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT13\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe22~feeder_combout\);

-- Location: FF_X21_Y19_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe22~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe22~q\);

-- Location: LCCOMB_X21_Y19_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe21~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe21~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT12\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT12\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe21~feeder_combout\);

-- Location: FF_X21_Y19_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe21~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe21~q\);

-- Location: FF_X21_Y19_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe23~q\);

-- Location: FF_X21_Y19_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe20~q\);

-- Location: LCCOMB_X21_Y19_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~5_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe22~q\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe21~q\) # ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe23~q\) # 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe20~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe22~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe21~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe23~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe20~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~5_combout\);

-- Location: LCCOMB_X21_Y19_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe25~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe25~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT16\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT16\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe25~feeder_combout\);

-- Location: FF_X21_Y19_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe25~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe25~q\);

-- Location: FF_X21_Y19_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT17\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe26~q\);

-- Location: FF_X21_Y19_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe9~q\);

-- Location: LCCOMB_X21_Y19_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe24~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe24~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT15\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe24~feeder_combout\);

-- Location: FF_X21_Y19_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe24~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe24~q\);

-- Location: LCCOMB_X21_Y19_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~3_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe25~q\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe26~q\) # ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe9~q\) # 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe24~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe25~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe26~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe9~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe24~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~3_combout\);

-- Location: LCCOMB_X21_Y19_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~6_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~4_combout\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~5_combout\) # (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~4_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~5_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~3_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~6_combout\);

-- Location: FF_X23_Y19_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe14~q\);

-- Location: LCCOMB_X23_Y19_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe13~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe13~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT4\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe13~feeder_combout\);

-- Location: FF_X23_Y19_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe13~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe13~q\);

-- Location: FF_X23_Y19_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe15~q\);

-- Location: LCCOMB_X23_Y19_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe12~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe12~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT3\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe12~feeder_combout\);

-- Location: FF_X23_Y19_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe12~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe12~q\);

-- Location: LCCOMB_X23_Y19_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~0_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe14~q\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe13~q\) # ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe15~q\) # 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe12~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe14~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe13~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe15~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe12~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~0_combout\);

-- Location: LCCOMB_X22_Y21_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~4_combout\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~2_combout\) # ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~6_combout\) # 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~4_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~2_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~6_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~1_combout\);

-- Location: LCCOMB_X23_Y21_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe11~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe11~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe11~feeder_combout\);

-- Location: FF_X23_Y21_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe11~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe11~q\);

-- Location: FF_X23_Y21_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe10~q\);

-- Location: LCCOMB_X23_Y21_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~2_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~1_combout\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe11~q\) # ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe10~q\) # 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~1_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe11~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe10~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~2_combout\);

-- Location: LCCOMB_X23_Y21_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w\(0) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~6_combout\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~2_combout\) # ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~8_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~8_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~6_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w[0]~2_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w\(0));

-- Location: FF_X23_Y21_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|sticky_dffe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_sticky_bit_range370w373w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|sticky_dffe~q\);

-- Location: LCCOMB_X23_Y21_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_man_shift_full_range379w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_man_shift_full_range379w[0]~0_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~12_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~12_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~10_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_man_shift_full_range379w[0]~0_combout\);

-- Location: FF_X23_Y21_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|lsb_dffe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_man_shift_full_range379w[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|lsb_dffe~q\);

-- Location: LCCOMB_X23_Y21_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_man_round_adder_datab[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_man_round_adder_datab[0]~0_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|round_dffe~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|sticky_dffe~q\) # 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|lsb_dffe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|round_dffe~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|sticky_dffe~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|lsb_dffe~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_man_round_adder_datab[0]~0_combout\);

-- Location: LCCOMB_X19_Y19_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~25_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_man_round_adder_datab[0]~0_combout\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|lsb_dffe~q\ $ (VCC))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|wire_man_round_adder_datab[0]~0_combout\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|lsb_dffe~q\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~26\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|wire_man_round_adder_datab[0]~0_combout\ & \c3|c0|altfp_mul_altfp_mult_trn_component|lsb_dffe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_man_round_adder_datab[0]~0_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|lsb_dffe~q\,
	datad => VCC,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~25_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~26\);

-- Location: LCCOMB_X19_Y19_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~27_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(1) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~26\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(1) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~26\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~28\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~26\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(1),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~26\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~27_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~28\);

-- Location: LCCOMB_X19_Y19_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~29_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(2) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~28\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(2) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~28\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~30\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(2) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(2),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~28\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~29_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~30\);

-- Location: LCCOMB_X19_Y19_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~31_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(3) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~30\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(3) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~30\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~32\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~30\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(3),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~30\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~31_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~32\);

-- Location: LCCOMB_X19_Y19_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~33_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(4) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~32\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(4) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~32\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~34\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(4) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(4),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~32\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~33_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~34\);

-- Location: LCCOMB_X19_Y19_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~35_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(5) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~34\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(5) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~34\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~36\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~34\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(5),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~34\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~35_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~36\);

-- Location: LCCOMB_X19_Y19_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~37_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(6) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~36\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(6) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~36\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~38\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(6) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(6),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~36\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~37_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~38\);

-- Location: LCCOMB_X19_Y19_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~39_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(7) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~38\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(7) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~38\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~40\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~38\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(7),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~38\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~39_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~40\);

-- Location: LCCOMB_X19_Y19_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~41_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(8) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~40\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(8) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~40\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~42\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(8) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(8),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~40\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~41_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~42\);

-- Location: LCCOMB_X19_Y19_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~43_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(9) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~42\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(9) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~42\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~44\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~42\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(9),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~42\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~43_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~44\);

-- Location: LCCOMB_X19_Y19_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~45_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(10) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~44\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(10) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~44\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~46\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(10) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(10),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~44\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~45_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~46\);

-- Location: LCCOMB_X19_Y19_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~47_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(11) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~46\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(11) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~46\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~48\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~46\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(11),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~46\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~47_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~48\);

-- Location: LCCOMB_X19_Y18_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~49_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(12) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~48\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(12) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~48\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~50\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(12) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(12),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~48\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~49_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~50\);

-- Location: LCCOMB_X19_Y18_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~51_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(13) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~50\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(13) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~50\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~52\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~50\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(13),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~50\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~51_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~52\);

-- Location: LCCOMB_X19_Y18_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~53_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(14) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~52\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(14) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~52\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~54\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(14) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(14),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~52\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~53_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~54\);

-- Location: LCCOMB_X19_Y18_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~55_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(15) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~54\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(15) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~54\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~56\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~54\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(15),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~54\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~55_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~56\);

-- Location: FF_X19_Y18_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(15));

-- Location: LCCOMB_X19_Y16_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[15]~8_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(16))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(16),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(15),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[15]~8_combout\);

-- Location: FF_X19_Y16_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(15));

-- Location: LCCOMB_X10_Y15_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~6_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~6_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~6_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\);

-- Location: LCCOMB_X10_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_diff_abs_w[2]~0_combout\)) 
-- # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_diff_abs_w[2]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\);

-- Location: LCCOMB_X11_Y17_N4
\c3|geomNeuronOut[5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][3]~feeder_combout\ = \c3|geomNeuronOut~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~36_combout\,
	combout => \c3|geomNeuronOut[5][3]~feeder_combout\);

-- Location: FF_X11_Y17_N5
\c3|geomNeuronOut[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][3]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][3]~q\);

-- Location: LCCOMB_X11_Y16_N20
\c3|compAddv0[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[3]~28_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][3]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][3]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[5][3]~q\,
	combout => \c3|compAddv0[3]~28_combout\);

-- Location: LCCOMB_X17_Y17_N14
\c3|geomNeuronOut[1][3]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][3]~110_combout\ = !\c3|geomNeuronOut~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~36_combout\,
	combout => \c3|geomNeuronOut[1][3]~110_combout\);

-- Location: FF_X17_Y17_N15
\c3|geomNeuronOut[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][3]~110_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][3]~q\);

-- Location: LCCOMB_X14_Y16_N16
\c3|geomNeuronOut[0][3]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][3]~111_combout\ = !\c3|geomNeuronOut~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~36_combout\,
	combout => \c3|geomNeuronOut[0][3]~111_combout\);

-- Location: FF_X14_Y16_N17
\c3|geomNeuronOut[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][3]~111_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][3]~q\);

-- Location: LCCOMB_X14_Y16_N6
\c3|Mux66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux66~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[1][3]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[0][3]~q\))))) # (!\c3|currGeomNeuronId\(1) & (((\c3|currGeomNeuronId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][3]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[0][3]~q\,
	combout => \c3|Mux66~0_combout\);

-- Location: LCCOMB_X14_Y14_N26
\c3|geomNeuronOut[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][3]~feeder_combout\ = \c3|geomNeuronOut~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~36_combout\,
	combout => \c3|geomNeuronOut[3][3]~feeder_combout\);

-- Location: FF_X14_Y14_N27
\c3|geomNeuronOut[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][3]~feeder_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][3]~q\);

-- Location: FF_X14_Y16_N27
\c3|geomNeuronOut[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~36_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][3]~q\);

-- Location: LCCOMB_X14_Y16_N26
\c3|Mux66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux66~1_combout\ = (\c3|Mux66~0_combout\ & ((\c3|geomNeuronOut[3][3]~q\) # ((\c3|currGeomNeuronId\(1))))) # (!\c3|Mux66~0_combout\ & (((\c3|geomNeuronOut[2][3]~q\ & !\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux66~0_combout\,
	datab => \c3|geomNeuronOut[3][3]~q\,
	datac => \c3|geomNeuronOut[2][3]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux66~1_combout\);

-- Location: FF_X11_Y16_N21
\c3|compAddv0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[3]~28_combout\,
	asdata => \c3|Mux66~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(3));

-- Location: LCCOMB_X11_Y14_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~34_combout\ = (\c3|compAddv0\(3) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~34_combout\);

-- Location: FF_X11_Y14_N15
\c3|compAddv1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(3),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(3));

-- Location: LCCOMB_X11_Y14_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~34_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (((\c3|compAddv1\(3) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~34_combout\,
	datab => \c3|compAddv1\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\);

-- Location: LCCOMB_X8_Y17_N8
\c3|geomNeuronOut[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][2]~feeder_combout\ = \c3|geomNeuronOut~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~37_combout\,
	combout => \c3|geomNeuronOut[5][2]~feeder_combout\);

-- Location: FF_X8_Y17_N9
\c3|geomNeuronOut[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][2]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][2]~q\);

-- Location: LCCOMB_X10_Y14_N30
\c3|compAddv0[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[2]~29_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][2]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][2]~q\,
	datab => \c3|geomNeuronOut[5][2]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[2]~29_combout\);

-- Location: FF_X13_Y18_N9
\c3|geomNeuronOut[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~37_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][2]~q\);

-- Location: FF_X13_Y18_N15
\c3|geomNeuronOut[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~37_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][2]~q\);

-- Location: FF_X11_Y18_N15
\c3|geomNeuronOut[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~37_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][2]~q\);

-- Location: LCCOMB_X11_Y18_N20
\c3|geomNeuronOut[0][2]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][2]~112_combout\ = !\c3|geomNeuronOut~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~37_combout\,
	combout => \c3|geomNeuronOut[0][2]~112_combout\);

-- Location: FF_X11_Y18_N21
\c3|geomNeuronOut[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][2]~112_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][2]~q\);

-- Location: LCCOMB_X11_Y18_N30
\c3|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux67~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[1][2]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[0][2]~q\))))) # (!\c3|currGeomNeuronId\(1) & (\c3|currGeomNeuronId\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|geomNeuronOut[1][2]~q\,
	datad => \c3|geomNeuronOut[0][2]~q\,
	combout => \c3|Mux67~0_combout\);

-- Location: LCCOMB_X13_Y18_N14
\c3|Mux67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux67~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux67~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux67~0_combout\ & (\c3|geomNeuronOut[3][2]~q\)) # (!\c3|Mux67~0_combout\ & ((\c3|geomNeuronOut[2][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|geomNeuronOut[3][2]~q\,
	datac => \c3|geomNeuronOut[2][2]~q\,
	datad => \c3|Mux67~0_combout\,
	combout => \c3|Mux67~1_combout\);

-- Location: FF_X10_Y14_N31
\c3|compAddv0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[2]~29_combout\,
	asdata => \c3|Mux67~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(2));

-- Location: FF_X12_Y14_N21
\c3|compAddv1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(2),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(2));

-- Location: LCCOMB_X12_Y14_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~36_combout\ = (\c3|compAddv1\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\,
	datac => \c3|compAddv1\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~36_combout\);

-- Location: LCCOMB_X14_Y15_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\ = (\c3|compAddv0\(26)) # ((\c3|compAddv0\(25)) # ((\c3|compAddv0\(24)) # (\c3|compAddv0\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(26),
	datab => \c3|compAddv0\(25),
	datac => \c3|compAddv0\(24),
	datad => \c3|compAddv0\(23),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\);

-- Location: LCCOMB_X12_Y14_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~64_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~64_combout\);

-- Location: LCCOMB_X11_Y14_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv0\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~64_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|compAddv0\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~36_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~64_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\);

-- Location: LCCOMB_X11_Y14_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[4]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[4]~0_combout\);

-- Location: FF_X19_Y19_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(5));

-- Location: LCCOMB_X19_Y16_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[4]~18_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(5))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(5),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(4),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[4]~18_combout\);

-- Location: FF_X19_Y16_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(4));

-- Location: FF_X12_Y14_N13
\c3|compAddv1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(4),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(4));

-- Location: LCCOMB_X11_Y17_N0
\c3|geomNeuronOut[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][4]~feeder_combout\ = \c3|geomNeuronOut~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~35_combout\,
	combout => \c3|geomNeuronOut[5][4]~feeder_combout\);

-- Location: FF_X11_Y17_N1
\c3|geomNeuronOut[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][4]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][4]~q\);

-- Location: LCCOMB_X10_Y14_N16
\c3|compAddv0[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[4]~27_combout\ = (\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[5][4]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[5][4]~q\,
	datad => \c3|geomNeuronOut[4][4]~q\,
	combout => \c3|compAddv0[4]~27_combout\);

-- Location: FF_X13_Y18_N1
\c3|geomNeuronOut[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~35_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][4]~q\);

-- Location: FF_X13_Y18_N19
\c3|geomNeuronOut[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~35_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][4]~q\);

-- Location: LCCOMB_X12_Y18_N10
\c3|geomNeuronOut[1][4]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][4]~109_combout\ = !\c3|geomNeuronOut~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~35_combout\,
	combout => \c3|geomNeuronOut[1][4]~109_combout\);

-- Location: FF_X12_Y18_N11
\c3|geomNeuronOut[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][4]~109_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][4]~q\);

-- Location: FF_X12_Y18_N5
\c3|geomNeuronOut[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~35_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][4]~q\);

-- Location: LCCOMB_X12_Y18_N22
\c3|Mux65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux65~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[1][4]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[0][4]~q\))))) # (!\c3|currGeomNeuronId\(1) & (((\c3|currGeomNeuronId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][4]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[0][4]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|Mux65~0_combout\);

-- Location: LCCOMB_X13_Y18_N18
\c3|Mux65~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux65~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux65~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux65~0_combout\ & (\c3|geomNeuronOut[3][4]~q\)) # (!\c3|Mux65~0_combout\ & ((\c3|geomNeuronOut[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|geomNeuronOut[3][4]~q\,
	datac => \c3|geomNeuronOut[2][4]~q\,
	datad => \c3|Mux65~0_combout\,
	combout => \c3|Mux65~1_combout\);

-- Location: FF_X10_Y14_N17
\c3|compAddv0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[4]~27_combout\,
	asdata => \c3|Mux65~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(4));

-- Location: LCCOMB_X12_Y14_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~29_combout\ = (\c3|compAddv0\(4) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datab => \c3|compAddv0\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~29_combout\);

-- Location: LCCOMB_X12_Y14_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~29_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv1\(4) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(4),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~29_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\);

-- Location: LCCOMB_X11_Y17_N22
\c3|geomNeuronOut[4][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][5]~feeder_combout\ = \c3|geomNeuronOut~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~34_combout\,
	combout => \c3|geomNeuronOut[4][5]~feeder_combout\);

-- Location: FF_X11_Y17_N23
\c3|geomNeuronOut[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][5]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][5]~q\);

-- Location: LCCOMB_X10_Y14_N18
\c3|compAddv0[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[5]~26_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][5]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[4][5]~q\,
	datad => \c3|geomNeuronOut[5][5]~q\,
	combout => \c3|compAddv0[5]~26_combout\);

-- Location: FF_X12_Y18_N25
\c3|geomNeuronOut[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~34_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][5]~q\);

-- Location: FF_X12_Y18_N19
\c3|geomNeuronOut[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~34_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][5]~q\);

-- Location: LCCOMB_X12_Y18_N18
\c3|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux64~0_combout\ = (\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[1][5]~q\) # (!\c3|currGeomNeuronId\(1))))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[0][5]~q\ & ((\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[0][5]~q\,
	datac => \c3|geomNeuronOut[1][5]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux64~0_combout\);

-- Location: FF_X13_Y18_N11
\c3|geomNeuronOut[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~34_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][5]~q\);

-- Location: FF_X13_Y18_N13
\c3|geomNeuronOut[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~34_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][5]~q\);

-- Location: LCCOMB_X13_Y18_N10
\c3|Mux64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux64~1_combout\ = (\c3|currGeomNeuronId\(1) & (\c3|Mux64~0_combout\)) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux64~0_combout\ & ((\c3|geomNeuronOut[3][5]~q\))) # (!\c3|Mux64~0_combout\ & (\c3|geomNeuronOut[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|Mux64~0_combout\,
	datac => \c3|geomNeuronOut[2][5]~q\,
	datad => \c3|geomNeuronOut[3][5]~q\,
	combout => \c3|Mux64~1_combout\);

-- Location: FF_X10_Y14_N19
\c3|compAddv0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[5]~26_combout\,
	asdata => \c3|Mux64~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(5));

-- Location: LCCOMB_X19_Y16_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[5]~17_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(6))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(6),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(5),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[5]~17_combout\);

-- Location: FF_X19_Y16_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(5));

-- Location: FF_X12_Y14_N19
\c3|compAddv1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(5),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(5));

-- Location: LCCOMB_X12_Y14_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~32_combout\ = (\c3|compAddv1\(5) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\,
	datac => \c3|compAddv1\(5),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~32_combout\);

-- Location: LCCOMB_X12_Y14_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~64_combout\ & (\c3|compAddv0\(5)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~64_combout\,
	datab => \c3|compAddv0\(5),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~32_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\);

-- Location: LCCOMB_X10_Y14_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~25_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~25_combout\);

-- Location: LCCOMB_X10_Y14_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~26_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~25_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[4]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[4]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~25_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~26_combout\);

-- Location: FF_X11_Y11_N15
\c3|compAddv1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(9),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(9));

-- Location: LCCOMB_X11_Y17_N12
\c3|geomNeuronOut[5][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][9]~feeder_combout\ = \c3|geomNeuronOut~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~31_combout\,
	combout => \c3|geomNeuronOut[5][9]~feeder_combout\);

-- Location: FF_X11_Y17_N13
\c3|geomNeuronOut[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][9]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][9]~q\);

-- Location: LCCOMB_X12_Y17_N14
\c3|compAddv0[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[9]~22_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][9]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][9]~q\,
	datab => \c3|geomNeuronOut[5][9]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[9]~22_combout\);

-- Location: FF_X16_Y18_N19
\c3|geomNeuronOut[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~31_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][9]~q\);

-- Location: FF_X16_Y18_N21
\c3|geomNeuronOut[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~31_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][9]~q\);

-- Location: LCCOMB_X16_Y18_N18
\c3|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux60~0_combout\ = (\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[1][9]~q\)) # (!\c3|currGeomNeuronId\(1)))) # (!\c3|currGeomNeuronId\(0) & (\c3|currGeomNeuronId\(1) & ((\c3|geomNeuronOut[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[1][9]~q\,
	datad => \c3|geomNeuronOut[0][9]~q\,
	combout => \c3|Mux60~0_combout\);

-- Location: FF_X16_Y17_N31
\c3|geomNeuronOut[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~31_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][9]~q\);

-- Location: FF_X17_Y15_N5
\c3|geomNeuronOut[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~31_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][9]~q\);

-- Location: LCCOMB_X16_Y17_N30
\c3|Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux60~1_combout\ = (\c3|Mux60~0_combout\ & ((\c3|currGeomNeuronId\(1)) # ((\c3|geomNeuronOut[3][9]~q\)))) # (!\c3|Mux60~0_combout\ & (!\c3|currGeomNeuronId\(1) & (\c3|geomNeuronOut[2][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux60~0_combout\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][9]~q\,
	datad => \c3|geomNeuronOut[3][9]~q\,
	combout => \c3|Mux60~1_combout\);

-- Location: FF_X12_Y17_N15
\c3|compAddv0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[9]~22_combout\,
	asdata => \c3|Mux60~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(9));

-- Location: LCCOMB_X11_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~49_combout\ = (\c3|compAddv0\(9) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datab => \c3|compAddv0\(9),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~49_combout\);

-- Location: LCCOMB_X11_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~49_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv1\(9) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(9),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~49_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\);

-- Location: LCCOMB_X11_Y17_N6
\c3|geomNeuronOut[4][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][7]~feeder_combout\ = \c3|geomNeuronOut~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~33_combout\,
	combout => \c3|geomNeuronOut[4][7]~feeder_combout\);

-- Location: FF_X11_Y17_N7
\c3|geomNeuronOut[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][7]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][7]~q\);

-- Location: LCCOMB_X12_Y17_N12
\c3|compAddv0[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[7]~24_combout\ = (\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[5][7]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][7]~q\,
	datab => \c3|geomNeuronOut[4][7]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[7]~24_combout\);

-- Location: FF_X17_Y18_N31
\c3|geomNeuronOut[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~33_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][7]~q\);

-- Location: FF_X17_Y18_N25
\c3|geomNeuronOut[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~33_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][7]~q\);

-- Location: LCCOMB_X16_Y18_N26
\c3|geomNeuronOut[1][7]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][7]~107_combout\ = !\c3|geomNeuronOut~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~33_combout\,
	combout => \c3|geomNeuronOut[1][7]~107_combout\);

-- Location: FF_X16_Y18_N27
\c3|geomNeuronOut[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][7]~107_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][7]~q\);

-- Location: LCCOMB_X16_Y18_N28
\c3|geomNeuronOut[0][7]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][7]~108_combout\ = !\c3|geomNeuronOut~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~33_combout\,
	combout => \c3|geomNeuronOut[0][7]~108_combout\);

-- Location: FF_X16_Y18_N29
\c3|geomNeuronOut[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][7]~108_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][7]~q\);

-- Location: LCCOMB_X16_Y18_N22
\c3|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux62~0_combout\ = (\c3|currGeomNeuronId\(0) & (((!\c3|geomNeuronOut[1][7]~q\)) # (!\c3|currGeomNeuronId\(1)))) # (!\c3|currGeomNeuronId\(0) & (\c3|currGeomNeuronId\(1) & ((!\c3|geomNeuronOut[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[1][7]~q\,
	datad => \c3|geomNeuronOut[0][7]~q\,
	combout => \c3|Mux62~0_combout\);

-- Location: LCCOMB_X17_Y18_N24
\c3|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux62~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux62~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux62~0_combout\ & (\c3|geomNeuronOut[3][7]~q\)) # (!\c3|Mux62~0_combout\ & ((\c3|geomNeuronOut[2][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|geomNeuronOut[3][7]~q\,
	datac => \c3|geomNeuronOut[2][7]~q\,
	datad => \c3|Mux62~0_combout\,
	combout => \c3|Mux62~1_combout\);

-- Location: FF_X12_Y17_N13
\c3|compAddv0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[7]~24_combout\,
	asdata => \c3|Mux62~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(7));

-- Location: LCCOMB_X12_Y17_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7) = (\c3|compAddv0\(7) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(7),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7));

-- Location: LCCOMB_X12_Y14_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[7]~31_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7))))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv1\(7) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(7),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[7]~31_combout\);

-- Location: LCCOMB_X11_Y12_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~18_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[7]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[7]~31_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~18_combout\);

-- Location: FF_X11_Y11_N17
\c3|compAddv1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(8),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(8));

-- Location: LCCOMB_X8_Y17_N10
\c3|geomNeuronOut[4][8]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][8]~102_combout\ = !\c3|geomNeuronOut~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~32_combout\,
	combout => \c3|geomNeuronOut[4][8]~102_combout\);

-- Location: FF_X8_Y17_N11
\c3|geomNeuronOut[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][8]~102_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][8]~q\);

-- Location: LCCOMB_X13_Y13_N8
\c3|compAddv0[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[8]~23_combout\ = (\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[5][8]~q\))) # (!\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[4][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][8]~q\,
	datab => \c3|geomNeuronOut[5][8]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[8]~23_combout\);

-- Location: LCCOMB_X17_Y17_N16
\c3|geomNeuronOut[3][8]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][8]~106_combout\ = !\c3|geomNeuronOut~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~32_combout\,
	combout => \c3|geomNeuronOut[3][8]~106_combout\);

-- Location: FF_X17_Y17_N17
\c3|geomNeuronOut[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][8]~106_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][8]~q\);

-- Location: LCCOMB_X17_Y17_N30
\c3|geomNeuronOut[1][8]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][8]~105_combout\ = !\c3|geomNeuronOut~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~32_combout\,
	combout => \c3|geomNeuronOut[1][8]~105_combout\);

-- Location: FF_X17_Y17_N31
\c3|geomNeuronOut[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][8]~105_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][8]~q\);

-- Location: FF_X14_Y16_N29
\c3|geomNeuronOut[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~32_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][8]~q\);

-- Location: LCCOMB_X13_Y13_N16
\c3|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux61~0_combout\ = (\c3|currGeomNeuronId\(0) & (((!\c3|currGeomNeuronId\(1))) # (!\c3|geomNeuronOut[1][8]~q\))) # (!\c3|currGeomNeuronId\(0) & (((\c3|currGeomNeuronId\(1) & \c3|geomNeuronOut[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][8]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|geomNeuronOut[0][8]~q\,
	combout => \c3|Mux61~0_combout\);

-- Location: LCCOMB_X14_Y16_N22
\c3|geomNeuronOut[2][8]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[2][8]~104_combout\ = !\c3|geomNeuronOut~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~32_combout\,
	combout => \c3|geomNeuronOut[2][8]~104_combout\);

-- Location: FF_X14_Y16_N23
\c3|geomNeuronOut[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[2][8]~104_combout\,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][8]~q\);

-- Location: LCCOMB_X13_Y13_N30
\c3|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux61~1_combout\ = (\c3|Mux61~0_combout\ & (((\c3|currGeomNeuronId\(1))) # (!\c3|geomNeuronOut[3][8]~q\))) # (!\c3|Mux61~0_combout\ & (((!\c3|currGeomNeuronId\(1) & !\c3|geomNeuronOut[2][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][8]~q\,
	datab => \c3|Mux61~0_combout\,
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|geomNeuronOut[2][8]~q\,
	combout => \c3|Mux61~1_combout\);

-- Location: FF_X13_Y13_N9
\c3|compAddv0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[8]~23_combout\,
	asdata => \c3|Mux61~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(8));

-- Location: LCCOMB_X12_Y12_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~53_combout\ = (\c3|compAddv0\(8) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(8),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~53_combout\);

-- Location: LCCOMB_X12_Y12_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~53_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv1\(8) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(8),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~53_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\);

-- Location: FF_X12_Y14_N17
\c3|compAddv1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(6),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(6));

-- Location: LCCOMB_X10_Y17_N6
\c3|geomNeuronOut[4][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][6]~feeder_combout\ = \c3|geomNeuronOut~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~17_combout\,
	combout => \c3|geomNeuronOut[4][6]~feeder_combout\);

-- Location: FF_X10_Y17_N7
\c3|geomNeuronOut[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][6]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][6]~q\);

-- Location: LCCOMB_X10_Y14_N8
\c3|compAddv0[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[6]~25_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][6]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][6]~q\,
	datab => \c3|geomNeuronOut[5][6]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[6]~25_combout\);

-- Location: LCCOMB_X16_Y14_N18
\c3|geomNeuronOut[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][6]~feeder_combout\ = \c3|geomNeuronOut~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~17_combout\,
	combout => \c3|geomNeuronOut[3][6]~feeder_combout\);

-- Location: FF_X16_Y14_N19
\c3|geomNeuronOut[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][6]~feeder_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][6]~q\);

-- Location: FF_X17_Y16_N9
\c3|geomNeuronOut[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~17_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][6]~q\);

-- Location: LCCOMB_X12_Y18_N6
\c3|geomNeuronOut[0][6]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][6]~68_combout\ = !\c3|geomNeuronOut~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~17_combout\,
	combout => \c3|geomNeuronOut[0][6]~68_combout\);

-- Location: FF_X12_Y18_N7
\c3|geomNeuronOut[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][6]~68_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][6]~q\);

-- Location: FF_X12_Y18_N9
\c3|geomNeuronOut[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~17_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][6]~q\);

-- Location: LCCOMB_X12_Y18_N0
\c3|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux63~0_combout\ = (\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[1][6]~q\) # (!\c3|currGeomNeuronId\(1))))) # (!\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[0][6]~q\ & ((\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[0][6]~q\,
	datab => \c3|geomNeuronOut[1][6]~q\,
	datac => \c3|currGeomNeuronId\(0),
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux63~0_combout\);

-- Location: LCCOMB_X17_Y16_N8
\c3|Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux63~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux63~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux63~0_combout\ & (\c3|geomNeuronOut[3][6]~q\)) # (!\c3|Mux63~0_combout\ & ((\c3|geomNeuronOut[2][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][6]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][6]~q\,
	datad => \c3|Mux63~0_combout\,
	combout => \c3|Mux63~1_combout\);

-- Location: FF_X10_Y14_N9
\c3|compAddv0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[6]~25_combout\,
	asdata => \c3|Mux63~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(6));

-- Location: LCCOMB_X11_Y14_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6) = (\c3|compAddv0\(6) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(6),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6));

-- Location: LCCOMB_X12_Y14_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6))))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\ & (\c3|compAddv1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|compAddv1\(6),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\);

-- Location: LCCOMB_X11_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~29_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~29_combout\);

-- Location: LCCOMB_X11_Y12_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~30_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~18_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~18_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~29_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~30_combout\);

-- Location: LCCOMB_X14_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~21_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~30_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~30_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~21_combout\);

-- Location: LCCOMB_X13_Y17_N0
\c3|geomNeuronOut[5][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][15]~feeder_combout\ = \c3|geomNeuronOut~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~25_combout\,
	combout => \c3|geomNeuronOut[5][15]~feeder_combout\);

-- Location: FF_X13_Y17_N1
\c3|geomNeuronOut[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][15]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][15]~q\);

-- Location: LCCOMB_X12_Y17_N0
\c3|compAddv0[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[15]~16_combout\ = (\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[5][15]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[5][15]~q\,
	datad => \c3|geomNeuronOut[4][15]~q\,
	combout => \c3|compAddv0[15]~16_combout\);

-- Location: FF_X17_Y17_N21
\c3|geomNeuronOut[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut~25_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][15]~q\);

-- Location: FF_X16_Y17_N21
\c3|geomNeuronOut[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~25_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][15]~q\);

-- Location: LCCOMB_X16_Y17_N14
\c3|geomNeuronOut[0][15]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][15]~88_combout\ = !\c3|geomNeuronOut~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~25_combout\,
	combout => \c3|geomNeuronOut[0][15]~88_combout\);

-- Location: FF_X16_Y17_N15
\c3|geomNeuronOut[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][15]~88_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][15]~q\);

-- Location: LCCOMB_X17_Y17_N22
\c3|geomNeuronOut[1][15]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[1][15]~87_combout\ = !\c3|geomNeuronOut~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~25_combout\,
	combout => \c3|geomNeuronOut[1][15]~87_combout\);

-- Location: FF_X17_Y17_N23
\c3|geomNeuronOut[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[1][15]~87_combout\,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][15]~q\);

-- Location: LCCOMB_X18_Y17_N24
\c3|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux54~0_combout\ = (\c3|currGeomNeuronId\(0) & (((!\c3|geomNeuronOut[1][15]~q\)) # (!\c3|currGeomNeuronId\(1)))) # (!\c3|currGeomNeuronId\(0) & (\c3|currGeomNeuronId\(1) & (!\c3|geomNeuronOut[0][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[0][15]~q\,
	datad => \c3|geomNeuronOut[1][15]~q\,
	combout => \c3|Mux54~0_combout\);

-- Location: LCCOMB_X16_Y17_N20
\c3|Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux54~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux54~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux54~0_combout\ & (\c3|geomNeuronOut[3][15]~q\)) # (!\c3|Mux54~0_combout\ & ((\c3|geomNeuronOut[2][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][15]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][15]~q\,
	datad => \c3|Mux54~0_combout\,
	combout => \c3|Mux54~1_combout\);

-- Location: FF_X12_Y17_N1
\c3|compAddv0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[15]~16_combout\,
	asdata => \c3|Mux54~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(15));

-- Location: FF_X12_Y12_N15
\c3|compAddv1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(15),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(15));

-- Location: LCCOMB_X10_Y12_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[15]~42_combout\ = (\c3|compAddv0\(15) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\) # ((\c3|compAddv1\(15) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\)))) # (!\c3|compAddv0\(15) & (\c3|compAddv1\(15) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(15),
	datab => \c3|compAddv1\(15),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[15]~42_combout\);

-- Location: LCCOMB_X10_Y12_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~23_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[15]~42_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~23_combout\);

-- Location: LCCOMB_X11_Y14_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~61_combout\ = (\c3|compAddv0\(16) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datab => \c3|compAddv0\(16),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~61_combout\);

-- Location: FF_X11_Y15_N13
\c3|compAddv1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(16),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(16));

-- Location: LCCOMB_X11_Y14_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~61_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (((\c3|compAddv1\(16) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~61_combout\,
	datab => \c3|compAddv1\(16),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\);

-- Location: LCCOMB_X10_Y17_N22
\c3|geomNeuronOut[4][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][14]~feeder_combout\ = \c3|geomNeuronOut~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~26_combout\,
	combout => \c3|geomNeuronOut[4][14]~feeder_combout\);

-- Location: FF_X10_Y17_N23
\c3|geomNeuronOut[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][14]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][14]~q\);

-- Location: LCCOMB_X12_Y17_N10
\c3|compAddv0[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[14]~17_combout\ = (\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[5][14]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][14]~q\,
	datab => \c3|geomNeuronOut[4][14]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[14]~17_combout\);

-- Location: FF_X13_Y18_N3
\c3|geomNeuronOut[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~26_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][14]~q\);

-- Location: FF_X13_Y18_N29
\c3|geomNeuronOut[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~26_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][14]~q\);

-- Location: LCCOMB_X12_Y18_N2
\c3|geomNeuronOut[0][14]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][14]~89_combout\ = !\c3|geomNeuronOut~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~26_combout\,
	combout => \c3|geomNeuronOut[0][14]~89_combout\);

-- Location: FF_X12_Y18_N3
\c3|geomNeuronOut[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][14]~89_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][14]~q\);

-- Location: FF_X12_Y18_N21
\c3|geomNeuronOut[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~26_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][14]~q\);

-- Location: LCCOMB_X12_Y18_N12
\c3|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux55~0_combout\ = (\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[1][14]~q\) # (!\c3|currGeomNeuronId\(1))))) # (!\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[0][14]~q\ & ((\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[0][14]~q\,
	datac => \c3|geomNeuronOut[1][14]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux55~0_combout\);

-- Location: LCCOMB_X13_Y18_N28
\c3|Mux55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux55~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux55~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux55~0_combout\ & (\c3|geomNeuronOut[3][14]~q\)) # (!\c3|Mux55~0_combout\ & ((\c3|geomNeuronOut[2][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|geomNeuronOut[3][14]~q\,
	datac => \c3|geomNeuronOut[2][14]~q\,
	datad => \c3|Mux55~0_combout\,
	combout => \c3|Mux55~1_combout\);

-- Location: FF_X12_Y17_N11
\c3|compAddv0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[14]~17_combout\,
	asdata => \c3|Mux55~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(14));

-- Location: LCCOMB_X12_Y12_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~44_combout\ = (\c3|compAddv0\(14) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(14),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~44_combout\);

-- Location: LCCOMB_X19_Y16_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[14]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[14]~9_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(15)))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(14),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(15),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[14]~9_combout\);

-- Location: FF_X19_Y16_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(14));

-- Location: FF_X12_Y12_N5
\c3|compAddv1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(14),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(14));

-- Location: LCCOMB_X12_Y12_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~45_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~44_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (((\c3|compAddv1\(14) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~44_combout\,
	datac => \c3|compAddv1\(14),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~45_combout\);

-- Location: LCCOMB_X10_Y12_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~33_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~45_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~33_combout\);

-- Location: LCCOMB_X10_Y12_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~34_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~23_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~23_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~33_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~34_combout\);

-- Location: LCCOMB_X14_Y12_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[12]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~34_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~34_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~28_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[12]~6_combout\);

-- Location: LCCOMB_X12_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~21_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~21_combout\);

-- Location: FF_X11_Y15_N1
\c3|compAddv1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(20),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(20));

-- Location: LCCOMB_X11_Y15_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & ((\c3|compAddv0\(20)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ & \c3|compAddv1\(20))))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ & (\c3|compAddv1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	datac => \c3|compAddv1\(20),
	datad => \c3|compAddv0\(20),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\);

-- Location: LCCOMB_X10_Y17_N26
\c3|geomNeuronOut[5][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][18]~feeder_combout\ = \c3|geomNeuronOut~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~22_combout\,
	combout => \c3|geomNeuronOut[5][18]~feeder_combout\);

-- Location: FF_X10_Y17_N27
\c3|geomNeuronOut[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][18]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][18]~q\);

-- Location: LCCOMB_X12_Y17_N20
\c3|compAddv0[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[18]~13_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][18]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][18]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][18]~q\,
	datab => \c3|geomNeuronOut[5][18]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[18]~13_combout\);

-- Location: LCCOMB_X11_Y18_N10
\c3|geomNeuronOut[0][18]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][18]~81_combout\ = !\c3|geomNeuronOut~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~22_combout\,
	combout => \c3|geomNeuronOut[0][18]~81_combout\);

-- Location: FF_X11_Y18_N11
\c3|geomNeuronOut[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][18]~81_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][18]~q\);

-- Location: FF_X11_Y18_N25
\c3|geomNeuronOut[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~22_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][18]~q\);

-- Location: LCCOMB_X11_Y18_N8
\c3|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux51~0_combout\ = (\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[1][18]~q\) # (!\c3|currGeomNeuronId\(1))))) # (!\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[0][18]~q\ & (\c3|currGeomNeuronId\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[0][18]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|geomNeuronOut[1][18]~q\,
	combout => \c3|Mux51~0_combout\);

-- Location: LCCOMB_X17_Y18_N14
\c3|geomNeuronOut[3][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][18]~feeder_combout\ = \c3|geomNeuronOut~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~22_combout\,
	combout => \c3|geomNeuronOut[3][18]~feeder_combout\);

-- Location: FF_X17_Y18_N15
\c3|geomNeuronOut[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][18]~feeder_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][18]~q\);

-- Location: FF_X17_Y18_N5
\c3|geomNeuronOut[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~22_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][18]~q\);

-- Location: LCCOMB_X17_Y18_N4
\c3|Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux51~1_combout\ = (\c3|Mux51~0_combout\ & ((\c3|geomNeuronOut[3][18]~q\) # ((\c3|currGeomNeuronId\(1))))) # (!\c3|Mux51~0_combout\ & (((\c3|geomNeuronOut[2][18]~q\ & !\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux51~0_combout\,
	datab => \c3|geomNeuronOut[3][18]~q\,
	datac => \c3|geomNeuronOut[2][18]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux51~1_combout\);

-- Location: FF_X12_Y17_N21
\c3|compAddv0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[18]~13_combout\,
	asdata => \c3|Mux51~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(18));

-- Location: FF_X11_Y15_N29
\c3|compAddv1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(18),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(18));

-- Location: LCCOMB_X11_Y15_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & ((\c3|compAddv0\(18)) # ((\c3|compAddv1\(18) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & (((\c3|compAddv1\(18) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	datab => \c3|compAddv0\(18),
	datac => \c3|compAddv1\(18),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\);

-- Location: LCCOMB_X12_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~31_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~31_combout\);

-- Location: LCCOMB_X12_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~21_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~21_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~31_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\);

-- Location: LCCOMB_X13_Y12_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8_combout\);

-- Location: LCCOMB_X14_Y12_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~22_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~21_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~21_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[12]~6_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~21_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[12]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~22_combout\);

-- Location: LCCOMB_X14_Y12_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[4]~23_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & ((\c3|compAddv1\(2))))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~22_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & \c3|compAddv1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~22_combout\,
	datad => \c3|compAddv1\(2),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[4]~23_combout\);

-- Location: FF_X14_Y12_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(4));

-- Location: LCCOMB_X14_Y12_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[4]~20_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~22_combout\) # ((\c3|compAddv0\(2) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv0\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|compAddv0\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~22_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[4]~20_combout\);

-- Location: FF_X14_Y12_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(4));

-- Location: LCCOMB_X16_Y10_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(4) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(4),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14_combout\);

-- Location: LCCOMB_X11_Y14_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1) = (\c3|compAddv0\(1) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1));

-- Location: FF_X12_Y11_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[3]~2_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1),
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|ALT_INV_result[8]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(3));

-- Location: LCCOMB_X13_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~15_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(3) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~15_combout\);

-- Location: LCCOMB_X10_Y12_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~12_combout\);

-- Location: LCCOMB_X12_Y13_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~13_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~11_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~11_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~13_combout\);

-- Location: LCCOMB_X12_Y13_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\);

-- Location: LCCOMB_X11_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[7]~31_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[7]~31_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~1_combout\);

-- Location: LCCOMB_X10_Y13_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~0_combout\);

-- Location: LCCOMB_X10_Y13_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~2_combout\);

-- Location: LCCOMB_X10_Y14_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\ = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~4_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~4_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[2]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\);

-- Location: FF_X12_Y12_N3
\c3|compAddv1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(13),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(13));

-- Location: LCCOMB_X8_Y17_N28
\c3|geomNeuronOut[5][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][13]~feeder_combout\ = \c3|geomNeuronOut~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~27_combout\,
	combout => \c3|geomNeuronOut[5][13]~feeder_combout\);

-- Location: FF_X8_Y17_N29
\c3|geomNeuronOut[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][13]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][13]~q\);

-- Location: LCCOMB_X12_Y17_N24
\c3|compAddv0[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[13]~18_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][13]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][13]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][13]~q\,
	datab => \c3|geomNeuronOut[5][13]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[13]~18_combout\);

-- Location: FF_X12_Y16_N23
\c3|geomNeuronOut[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~27_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][13]~q\);

-- Location: FF_X12_Y16_N29
\c3|geomNeuronOut[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~27_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][13]~q\);

-- Location: FF_X16_Y18_N15
\c3|geomNeuronOut[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~27_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][13]~q\);

-- Location: FF_X16_Y18_N25
\c3|geomNeuronOut[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~27_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][13]~q\);

-- Location: LCCOMB_X16_Y18_N24
\c3|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux56~0_combout\ = (\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[1][13]~q\) # (!\c3|currGeomNeuronId\(1))))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[0][13]~q\ & ((\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[0][13]~q\,
	datac => \c3|geomNeuronOut[1][13]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux56~0_combout\);

-- Location: LCCOMB_X12_Y16_N28
\c3|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux56~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux56~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux56~0_combout\ & (\c3|geomNeuronOut[3][13]~q\)) # (!\c3|Mux56~0_combout\ & ((\c3|geomNeuronOut[2][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][13]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][13]~q\,
	datad => \c3|Mux56~0_combout\,
	combout => \c3|Mux56~1_combout\);

-- Location: FF_X12_Y17_N25
\c3|compAddv0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[13]~18_combout\,
	asdata => \c3|Mux56~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(13));

-- Location: LCCOMB_X12_Y12_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ & ((\c3|compAddv1\(13)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & \c3|compAddv0\(13))))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & ((\c3|compAddv0\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	datac => \c3|compAddv1\(13),
	datad => \c3|compAddv0\(13),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\);

-- Location: LCCOMB_X10_Y12_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[15]~42_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[15]~42_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~3_combout\);

-- Location: LCCOMB_X10_Y12_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~3_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~5_combout\);

-- Location: LCCOMB_X11_Y12_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~7_combout\);

-- Location: LCCOMB_X12_Y12_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~47_combout\ = (\c3|compAddv0\(11) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(11),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~47_combout\);

-- Location: FF_X12_Y12_N7
\c3|compAddv1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(11),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(11));

-- Location: LCCOMB_X12_Y12_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~47_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (((\c3|compAddv1\(11) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~47_combout\,
	datac => \c3|compAddv1\(11),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\);

-- Location: LCCOMB_X11_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~6_combout\);

-- Location: LCCOMB_X10_Y13_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~6_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~7_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~8_combout\);

-- Location: LCCOMB_X10_Y13_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[10]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~5_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~5_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[10]~0_combout\);

-- Location: LCCOMB_X11_Y14_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1))))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv1\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\);

-- Location: LCCOMB_X7_Y17_N6
\c3|geomNeuronOut[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][0]~feeder_combout\ = \c3|geomNeuronOut~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~39_combout\,
	combout => \c3|geomNeuronOut[5][0]~feeder_combout\);

-- Location: FF_X7_Y17_N7
\c3|geomNeuronOut[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][0]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][0]~q\);

-- Location: LCCOMB_X11_Y16_N4
\c3|compAddv0[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[0]~31_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][0]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][0]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[5][0]~q\,
	combout => \c3|compAddv0[0]~31_combout\);

-- Location: FF_X11_Y18_N23
\c3|geomNeuronOut[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~39_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][0]~q\);

-- Location: LCCOMB_X11_Y18_N28
\c3|geomNeuronOut[0][0]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][0]~114_combout\ = !\c3|geomNeuronOut~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~39_combout\,
	combout => \c3|geomNeuronOut[0][0]~114_combout\);

-- Location: FF_X11_Y18_N29
\c3|geomNeuronOut[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][0]~114_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][0]~q\);

-- Location: LCCOMB_X11_Y18_N26
\c3|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux69~0_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[1][0]~q\) # ((!\c3|currGeomNeuronId\(1))))) # (!\c3|currGeomNeuronId\(0) & (((\c3|currGeomNeuronId\(1) & !\c3|geomNeuronOut[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][0]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|geomNeuronOut[0][0]~q\,
	combout => \c3|Mux69~0_combout\);

-- Location: FF_X12_Y16_N21
\c3|geomNeuronOut[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~39_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][0]~q\);

-- Location: FF_X12_Y16_N7
\c3|geomNeuronOut[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~39_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][0]~q\);

-- Location: LCCOMB_X12_Y16_N20
\c3|Mux69~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux69~1_combout\ = (\c3|Mux69~0_combout\ & ((\c3|currGeomNeuronId\(1)) # ((\c3|geomNeuronOut[3][0]~q\)))) # (!\c3|Mux69~0_combout\ & (!\c3|currGeomNeuronId\(1) & (\c3|geomNeuronOut[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux69~0_combout\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][0]~q\,
	datad => \c3|geomNeuronOut[3][0]~q\,
	combout => \c3|Mux69~1_combout\);

-- Location: FF_X11_Y16_N5
\c3|compAddv0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[0]~31_combout\,
	asdata => \c3|Mux69~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(0));

-- Location: LCCOMB_X11_Y14_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0) = (\c3|compAddv0\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datab => \c3|compAddv0\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0));

-- Location: LCCOMB_X11_Y14_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0))))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv1\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\);

-- Location: LCCOMB_X10_Y13_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[2]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[2]~1_combout\);

-- Location: LCCOMB_X11_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\ = ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_diff_abs_w[2]~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[1]~0_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_diff_abs_w[2]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[1]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\);

-- Location: LCCOMB_X10_Y13_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[4]~0_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[2]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[4]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~3_combout\);

-- Location: LCCOMB_X10_Y13_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~3_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[10]~0_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~3_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~2_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[10]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~4_combout\);

-- Location: LCCOMB_X10_Y13_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[2]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~4_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[2]~3_combout\);

-- Location: LCCOMB_X10_Y13_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[2]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (\c3|compAddv1\(0)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[2]~3_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & \c3|compAddv1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datac => \c3|compAddv1\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[2]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[2]~1_combout\);

-- Location: FF_X10_Y13_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(2));

-- Location: FF_X10_Y13_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[2]~3_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0),
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|ALT_INV_result[8]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(2));

-- Location: LCCOMB_X13_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(2),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0_combout\);

-- Location: LCCOMB_X10_Y14_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[5]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[5]~4_combout\);

-- Location: LCCOMB_X10_Y14_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~14_combout\);

-- Location: LCCOMB_X10_Y14_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~14_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[5]~4_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[5]~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~14_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~15_combout\);

-- Location: LCCOMB_X10_Y14_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w\(1) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w\(1));

-- Location: LCCOMB_X10_Y14_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~15_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w\(1) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~15_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~5_combout\);

-- Location: LCCOMB_X11_Y12_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~19_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~7_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~18_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~19_combout\);

-- Location: LCCOMB_X11_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[9]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~17_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~17_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~19_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[9]~1_combout\);

-- Location: LCCOMB_X11_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[3]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[3]~3_combout\);

-- Location: LCCOMB_X10_Y14_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~5_combout\ 
-- & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[9]~1_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~5_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[3]~3_combout\))))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~5_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[9]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[3]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~6_combout\);

-- Location: LCCOMB_X10_Y12_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~24_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~12_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~12_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~23_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~24_combout\);

-- Location: LCCOMB_X12_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~20_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~20_combout\);

-- Location: LCCOMB_X12_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~20_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~20_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~21_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\);

-- Location: LCCOMB_X13_Y12_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~0_combout\);

-- Location: LCCOMB_X13_Y12_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~0_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~24_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~24_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\);

-- Location: LCCOMB_X10_Y14_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~2_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~6_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~2_combout\);

-- Location: FF_X10_Y14_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(1));

-- Location: LCCOMB_X14_Y12_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~2_combout\);

-- Location: LCCOMB_X14_Y12_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~2_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~2_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~34_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~34_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\);

-- Location: LCCOMB_X10_Y14_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w\(0));

-- Location: LCCOMB_X14_Y12_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[8]~2_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[8]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~9_combout\);

-- Location: LCCOMB_X14_Y12_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~9_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~9_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~26_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[4]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~9_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~10_combout\);

-- Location: LCCOMB_X14_Y12_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w\(0) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~10_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w\(0));

-- Location: FF_X14_Y12_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(0));

-- Location: LCCOMB_X16_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[0]~10_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w\(0));

-- Location: FF_X16_Y12_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(0));

-- Location: LCCOMB_X13_Y13_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2_combout\);

-- Location: LCCOMB_X11_Y17_N10
\c3|geomNeuronOut[5][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][10]~feeder_combout\ = \c3|geomNeuronOut~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~30_combout\,
	combout => \c3|geomNeuronOut[5][10]~feeder_combout\);

-- Location: FF_X11_Y17_N11
\c3|geomNeuronOut[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][10]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][10]~q\);

-- Location: LCCOMB_X12_Y17_N4
\c3|compAddv0[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[10]~21_combout\ = (\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[5][10]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[5][10]~q\,
	datad => \c3|geomNeuronOut[4][10]~q\,
	combout => \c3|compAddv0[10]~21_combout\);

-- Location: FF_X17_Y18_N27
\c3|geomNeuronOut[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~30_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][10]~q\);

-- Location: FF_X17_Y18_N29
\c3|geomNeuronOut[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~30_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][10]~q\);

-- Location: LCCOMB_X16_Y18_N30
\c3|geomNeuronOut[0][10]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[0][10]~101_combout\ = !\c3|geomNeuronOut~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~30_combout\,
	combout => \c3|geomNeuronOut[0][10]~101_combout\);

-- Location: FF_X16_Y18_N31
\c3|geomNeuronOut[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[0][10]~101_combout\,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][10]~q\);

-- Location: FF_X16_Y18_N17
\c3|geomNeuronOut[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~30_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][10]~q\);

-- Location: LCCOMB_X16_Y18_N12
\c3|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux59~0_combout\ = (\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[1][10]~q\)) # (!\c3|currGeomNeuronId\(1)))) # (!\c3|currGeomNeuronId\(0) & (\c3|currGeomNeuronId\(1) & (!\c3|geomNeuronOut[0][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[0][10]~q\,
	datad => \c3|geomNeuronOut[1][10]~q\,
	combout => \c3|Mux59~0_combout\);

-- Location: LCCOMB_X17_Y18_N28
\c3|Mux59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux59~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux59~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux59~0_combout\ & (\c3|geomNeuronOut[3][10]~q\)) # (!\c3|Mux59~0_combout\ & ((\c3|geomNeuronOut[2][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|geomNeuronOut[3][10]~q\,
	datac => \c3|geomNeuronOut[2][10]~q\,
	datad => \c3|Mux59~0_combout\,
	combout => \c3|Mux59~1_combout\);

-- Location: FF_X12_Y17_N5
\c3|compAddv0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[10]~21_combout\,
	asdata => \c3|Mux59~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(10));

-- Location: LCCOMB_X13_Y13_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\ = (\c3|compAddv0\(11)) # ((\c3|compAddv0\(8)) # ((\c3|compAddv0\(10)) # (\c3|compAddv0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(11),
	datab => \c3|compAddv0\(8),
	datac => \c3|compAddv0\(10),
	datad => \c3|compAddv0\(9),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\);

-- Location: LCCOMB_X11_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~1_combout\ = (\c3|compAddv1\(10)) # ((\c3|compAddv1\(9)) # ((\c3|compAddv1\(8)) # (\c3|compAddv1\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(10),
	datab => \c3|compAddv1\(9),
	datac => \c3|compAddv1\(8),
	datad => \c3|compAddv1\(11),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~1_combout\);

-- Location: LCCOMB_X10_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\ = 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~1_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~1_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\);

-- Location: LCCOMB_X12_Y12_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~0_combout\ = (!\c3|compAddv1\(12) & (!\c3|compAddv1\(14) & (!\c3|compAddv1\(15) & 
-- !\c3|compAddv1\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(12),
	datab => \c3|compAddv1\(14),
	datac => \c3|compAddv1\(15),
	datad => \c3|compAddv1\(13),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~0_combout\);

-- Location: LCCOMB_X12_Y17_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~1_combout\ = (!\c3|compAddv0\(14) & (!\c3|compAddv0\(13) & (!\c3|compAddv0\(12) & 
-- !\c3|compAddv0\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(14),
	datab => \c3|compAddv0\(13),
	datac => \c3|compAddv0\(12),
	datad => \c3|compAddv0\(15),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~1_combout\);

-- Location: LCCOMB_X10_Y12_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~2_combout\ = 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~1_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~1_combout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~2_combout\);

-- Location: LCCOMB_X12_Y14_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[7]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[7]~31_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\);

-- Location: LCCOMB_X11_Y14_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\);

-- Location: LCCOMB_X11_Y13_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\) # 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\);

-- Location: LCCOMB_X10_Y13_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w\(3) = 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~2_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w\(3));

-- Location: LCCOMB_X12_Y15_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~1_combout\ = (\c3|compAddv0\(18)) # ((\c3|compAddv0\(17)) # ((\c3|compAddv0\(19)) # (\c3|compAddv0\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(18),
	datab => \c3|compAddv0\(17),
	datac => \c3|compAddv0\(19),
	datad => \c3|compAddv0\(16),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~1_combout\);

-- Location: FF_X11_Y15_N19
\c3|compAddv1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(17),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(17));

-- Location: LCCOMB_X11_Y15_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~0_combout\ = (\c3|compAddv1\(19)) # ((\c3|compAddv1\(17)) # ((\c3|compAddv1\(16)) # (\c3|compAddv1\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(19),
	datab => \c3|compAddv1\(17),
	datac => \c3|compAddv1\(16),
	datad => \c3|compAddv1\(18),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~0_combout\);

-- Location: LCCOMB_X11_Y15_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~1_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~0_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~0_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~2_combout\);

-- Location: LCCOMB_X10_Y12_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~3_combout\ = ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\ & 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~2_combout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~2_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder26|altpriority_encoder27|zero~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~3_combout\);

-- Location: LCCOMB_X10_Y12_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~4_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~4_combout\);

-- Location: LCCOMB_X11_Y14_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~10_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~10_combout\);

-- Location: LCCOMB_X11_Y13_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~9_combout\);

-- Location: LCCOMB_X11_Y13_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~10_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~9_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~10_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~9_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~11_combout\);

-- Location: LCCOMB_X11_Y15_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~5_combout\);

-- Location: LCCOMB_X11_Y15_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~6_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~5_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~5_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~6_combout\);

-- Location: LCCOMB_X12_Y13_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ = 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\);

-- Location: LCCOMB_X12_Y12_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~7_combout\);

-- Location: LCCOMB_X11_Y13_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~8_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~8_combout\);

-- Location: LCCOMB_X11_Y13_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~11_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~8_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~11_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~12_combout\);

-- Location: LCCOMB_X11_Y15_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~13_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~2_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~13_combout\);

-- Location: LCCOMB_X11_Y15_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~14_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[16]~62_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[18]~60_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~14_combout\);

-- Location: LCCOMB_X12_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~3_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~45_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~3_combout\);

-- Location: LCCOMB_X12_Y14_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~1_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[4]~30_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[5]~33_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~28_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~1_combout\);

-- Location: LCCOMB_X11_Y14_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[1]~38_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[3]~35_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[0]~39_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[2]~37_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~0_combout\);

-- Location: LCCOMB_X11_Y13_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~1_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~2_combout\);

-- Location: LCCOMB_X12_Y12_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~4_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[9]~50_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[8]~54_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~4_combout\);

-- Location: LCCOMB_X11_Y13_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~2_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~3_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~5_combout\);

-- Location: LCCOMB_X11_Y13_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~5_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~13_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~13_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~14_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|q[0]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~15_combout\);

-- Location: LCCOMB_X11_Y13_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & ((GND) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~15_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~15_combout\ $ (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~1\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[0]~15_combout\,
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~0_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~1\);

-- Location: LCCOMB_X11_Y13_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~12_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~1\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~1\) # (GND))))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~12_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~1\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~1\))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~3\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~12_combout\ & 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~1\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~12_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[1]~12_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~1\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~2_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~3\);

-- Location: LCCOMB_X11_Y13_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~4_combout\ = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~4_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~3\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~5\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~4_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~3\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~4_combout\ 
-- & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|q[2]~4_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~3\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~4_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~5\);

-- Location: LCCOMB_X11_Y13_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w\(3) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~5\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w\(3) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~5\) # (GND))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w\(3) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~5\ & VCC)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w\(3) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~5\))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~7\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~5\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w\(3)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w\(3) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|wire_altpriority_encoder21_w_lg_w_lg_zero967w968w\(3),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~5\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~6_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~7\);

-- Location: LCCOMB_X11_Y13_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~8_combout\ = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~7\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~9\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\ & 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~7\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_cnt|altpriority_encoder21|zero~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~7\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~8_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~9\);

-- Location: LCCOMB_X11_Y13_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~6_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~4_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~2_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[1]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[0]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[3]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[2]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~0_combout\);

-- Location: LCCOMB_X11_Y13_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[5]~10_combout\ = !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~9\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[5]~10_combout\);

-- Location: LCCOMB_X11_Y13_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~1_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[5]~10_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~8_combout\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[4]~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub3|auto_generated|result[5]~10_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~1_combout\);

-- Location: FF_X11_Y13_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|trailing_zeros_limit_comparator|auto_generated|op_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe1~q\);

-- Location: LCCOMB_X13_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|borrow_w\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|borrow_w~combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe1~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|borrow_w~combout\);

-- Location: LCCOMB_X14_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4_cout\ = CARRY(\c3|c1|altfp_addsub_altfp_add_sub_55j_component|borrow_w~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|borrow_w~combout\,
	datad => VCC,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4_cout\);

-- Location: LCCOMB_X14_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4_cout\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4_cout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4_cout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4_cout\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4_cout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(0) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4_cout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~2_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~4_cout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(0),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LCCOMB_X14_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(1) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~1_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(1) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~1_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(1)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(1) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(1),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(1),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LCCOMB_X14_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(2) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(2) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(2) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(2),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~0_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(2),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LCCOMB_X14_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(3) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(3) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~15_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~15_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(3) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~15_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~15_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(3),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\);

-- Location: LCCOMB_X14_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(4) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(4) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(4) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(4) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(4) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(4),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~14_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(4),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\);

-- Location: FF_X14_Y11_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(4));

-- Location: LCCOMB_X16_Y10_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(4),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14_combout\);

-- Location: LCCOMB_X16_Y10_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~15_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(3),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~15_combout\);

-- Location: LCCOMB_X13_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~0_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(2),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~0_combout\);

-- Location: LCCOMB_X16_Y10_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~1_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~1_combout\);

-- Location: LCCOMB_X16_Y10_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~2_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~2_combout\);

-- Location: LCCOMB_X16_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4_cout\ = CARRY(\c3|c1|altfp_addsub_altfp_add_sub_55j_component|borrow_w~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|borrow_w~combout\,
	datad => VCC,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4_cout\);

-- Location: LCCOMB_X16_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4_cout\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(0) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4_cout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~2_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4_cout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4_cout\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(0) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4_cout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~2_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4_cout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(0),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~4_cout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(0),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LCCOMB_X16_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(1) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(1) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~1_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~1_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(1) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~1_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~1_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(1),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LCCOMB_X16_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(2) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(2) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(2) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(2) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~0_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(2),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(2),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LCCOMB_X16_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(3) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~15_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(3) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~15_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(3)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~15_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(3) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~15_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(3),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(3),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\);

-- Location: LCCOMB_X16_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(4) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(4) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(4) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(4) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(4) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(4),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~14_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(4),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\);

-- Location: FF_X16_Y11_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(4));

-- Location: LCCOMB_X18_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[4]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(4))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(4),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[4]~9_combout\);

-- Location: LCCOMB_X14_Y12_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~19_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[13]~5_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~15_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[5]~15_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[13]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~19_combout\);

-- Location: LCCOMB_X13_Y12_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\);

-- Location: LCCOMB_X14_Y12_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~20_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~19_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~19_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~19_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[9]~19_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~19_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~20_combout\);

-- Location: LCCOMB_X14_Y12_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[5]~19_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(3)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~20_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|compAddv0\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~20_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[5]~19_combout\);

-- Location: FF_X14_Y12_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(5));

-- Location: LCCOMB_X13_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~13_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(5) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(5),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~13_combout\);

-- Location: LCCOMB_X13_Y12_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[5]~22_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & ((\c3|compAddv1\(3)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~20_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~20_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datab => \c3|compAddv1\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[5]~20_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[5]~22_combout\);

-- Location: FF_X13_Y12_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(5));

-- Location: LCCOMB_X14_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(5) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~13_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(5) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~13_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(5)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~13_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(5) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~13_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(5),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(5),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\);

-- Location: FF_X14_Y11_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(5));

-- Location: LCCOMB_X13_Y14_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~13_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(5) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(5),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~13_combout\);

-- Location: LCCOMB_X16_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(5) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(5) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~13_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(5) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~13_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(5) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~13_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(5),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~13_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(5),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\);

-- Location: FF_X16_Y11_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(5));

-- Location: LCCOMB_X18_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[5]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(5))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(5),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(5),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[5]~8_combout\);

-- Location: FF_X18_Y11_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[4]~9_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[5]~8_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(4));

-- Location: FF_X22_Y11_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(4));

-- Location: LCCOMB_X10_Y13_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~17_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~8_combout\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~2_combout\ & 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[6]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[10]~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~17_combout\);

-- Location: LCCOMB_X12_Y13_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[14]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~13_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~5_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[14]~4_combout\);

-- Location: LCCOMB_X10_Y13_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~18_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~17_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~17_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[14]~4_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~17_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[14]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~18_combout\);

-- Location: LCCOMB_X10_Y13_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[6]~18_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~18_combout\) # ((\c3|compAddv0\(4) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv0\(4) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|compAddv0\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~18_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[6]~18_combout\);

-- Location: FF_X10_Y13_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[6]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(6));

-- Location: LCCOMB_X13_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~12_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(6) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(6),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~12_combout\);

-- Location: LCCOMB_X10_Y13_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[6]~21_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (\c3|compAddv1\(4)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~18_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & \c3|compAddv1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datac => \c3|compAddv1\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[6]~18_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[6]~21_combout\);

-- Location: FF_X10_Y13_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(6));

-- Location: LCCOMB_X14_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(6) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~12_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(6) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(6) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~12_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(6) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(6) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~12_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(6) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~12_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~12_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(6),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(6),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\);

-- Location: FF_X14_Y11_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(6));

-- Location: LCCOMB_X13_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(6) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(6),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12_combout\);

-- Location: LCCOMB_X16_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(6) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(6) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(6) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(6) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(6) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(6),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~12_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(6),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\);

-- Location: FF_X16_Y11_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(6));

-- Location: LCCOMB_X18_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[6]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(6))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(6),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(6),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[6]~7_combout\);

-- Location: FF_X18_Y11_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[5]~8_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[6]~7_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(5));

-- Location: FF_X22_Y11_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(5));

-- Location: LCCOMB_X22_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(4))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(5),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~12_combout\);

-- Location: FF_X14_Y11_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(2));

-- Location: FF_X16_Y11_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(2));

-- Location: LCCOMB_X17_Y8_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(2))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(2),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~11_combout\);

-- Location: LCCOMB_X17_Y8_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~11_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~feeder_combout\);

-- Location: FF_X17_Y8_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~feeder_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[3]~10_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(2));

-- Location: FF_X22_Y11_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(2));

-- Location: LCCOMB_X22_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(2))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(3),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~11_combout\);

-- Location: LCCOMB_X23_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~13_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~11_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~12_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~11_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~13_combout\);

-- Location: LCCOMB_X23_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[9]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~13_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[9]~5_combout\);

-- Location: LCCOMB_X23_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[17]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[9]~5_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[17]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[17]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[9]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[17]~1_combout\);

-- Location: FF_X17_Y8_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]~13_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(0));

-- Location: FF_X22_Y11_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0));

-- Location: FF_X21_Y11_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(1));

-- Location: LCCOMB_X22_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\);

-- Location: LCCOMB_X23_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1]~17_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1]~17_combout\);

-- Location: FF_X23_Y11_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[17]~1_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1]~17_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(17));

-- Location: LCCOMB_X22_Y13_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(16) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(15) $ (VCC))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(16) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(15) & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(16) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(16),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(15),
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~0_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1\);

-- Location: LCCOMB_X22_Y13_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(17) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(17) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~3\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(17),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~2_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~3\);

-- Location: LCCOMB_X22_Y13_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[15]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~2_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(17),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[15]~7_combout\);

-- Location: LCCOMB_X23_Y12_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4)) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\);

-- Location: LCCOMB_X21_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(13)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(14),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(13),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~9_combout\);

-- Location: LCCOMB_X14_Y12_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~6_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~6_combout\);

-- Location: LCCOMB_X14_Y12_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~6_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[12]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[12]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~7_combout\);

-- Location: LCCOMB_X13_Y13_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[12]~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(10)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~7_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|compAddv0\(10),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[12]~14_combout\);

-- Location: FF_X13_Y13_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(12));

-- Location: LCCOMB_X13_Y13_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[12]~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & ((\c3|compAddv1\(10)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~7_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datab => \c3|compAddv1\(10),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[12]~15_combout\);

-- Location: FF_X13_Y13_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(12));

-- Location: LCCOMB_X13_Y14_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(12) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(12),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6_combout\);

-- Location: LCCOMB_X12_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~8_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~37_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~8_combout\);

-- Location: LCCOMB_X11_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~39_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~27_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~27_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~39_combout\);

-- Location: LCCOMB_X10_Y12_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~38_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~33_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~33_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~38_combout\);

-- Location: LCCOMB_X11_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[11]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~38_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~39_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~38_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[11]~7_combout\);

-- Location: LCCOMB_X12_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~8_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[11]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[11]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~9_combout\);

-- Location: LCCOMB_X12_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[11]~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(9)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~9_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|compAddv0\(9),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~9_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[11]~15_combout\);

-- Location: FF_X12_Y11_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(11));

-- Location: LCCOMB_X12_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[11]~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv1\(9) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~9_combout\) # ((\c3|compAddv1\(9) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|compAddv1\(9),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11]~9_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[11]~16_combout\);

-- Location: FF_X12_Y11_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[11]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(11));

-- Location: LCCOMB_X16_Y14_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~7_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(11),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~7_combout\);

-- Location: LCCOMB_X12_Y13_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~10_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[18]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~10_combout\);

-- Location: LCCOMB_X13_Y13_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~10_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[10]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[10]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~10_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~11_combout\);

-- Location: LCCOMB_X13_Y13_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[10]~17_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & ((\c3|compAddv1\(8)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~11_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datab => \c3|compAddv1\(8),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~11_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[10]~17_combout\);

-- Location: FF_X13_Y13_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(10));

-- Location: LCCOMB_X16_Y10_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(10),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8_combout\);

-- Location: LCCOMB_X12_Y10_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[9]~18_combout\ = (\c3|compAddv1\(7) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[9]~0_combout\)))) # (!\c3|compAddv1\(7) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(7),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[9]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[9]~18_combout\);

-- Location: FF_X12_Y10_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(9));

-- Location: LCCOMB_X12_Y10_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~9_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(9) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(9),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~9_combout\);

-- Location: LCCOMB_X10_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[8]~19_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (\c3|compAddv1\(6)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[8]~1_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & \c3|compAddv1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datac => \c3|compAddv1\(6),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[8]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[8]~19_combout\);

-- Location: FF_X10_Y11_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(8));

-- Location: LCCOMB_X13_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~10_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(8),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~10_combout\);

-- Location: LCCOMB_X11_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~40_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~29_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~29_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~40_combout\);

-- Location: LCCOMB_X11_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[15]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~37_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~37_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[15]~38_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[15]~3_combout\);

-- Location: LCCOMB_X10_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[15]~3_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~40_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[15]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~15_combout\);

-- Location: LCCOMB_X10_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~15_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~15_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~39_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[11]~39_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[4]~7_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~15_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~16_combout\);

-- Location: LCCOMB_X10_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[7]~20_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (\c3|compAddv1\(5)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~16_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & \c3|compAddv1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datac => \c3|compAddv1\(5),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[7]~20_combout\);

-- Location: FF_X10_Y11_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(7));

-- Location: LCCOMB_X13_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~11_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(7) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(7),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~11_combout\);

-- Location: LCCOMB_X10_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[7]~17_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(5)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~16_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|compAddv0\(5),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[7]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[7]~17_combout\);

-- Location: FF_X10_Y11_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(7));

-- Location: LCCOMB_X16_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(7) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~11_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(7) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~11_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(7)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~11_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(7) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~11_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(7),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(7),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LCCOMB_X16_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(8) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~10_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(8) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(8) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~10_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(8) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(8) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~10_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(8) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~10_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~10_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(8),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(8),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\);

-- Location: LCCOMB_X16_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(9) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(9) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~9_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(9) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~9_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(9) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~9_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(9),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~9_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(9),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LCCOMB_X16_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(10) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(10) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(10) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(10) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(10) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(10),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~8_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(10),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\);

-- Location: LCCOMB_X16_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(11) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(11) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~7_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(11) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~7_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(11) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~7_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(11),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~7_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(11),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\);

-- Location: LCCOMB_X16_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(12) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(12) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(12) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(12) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(12) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(12),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~6_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(12),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\);

-- Location: FF_X16_Y11_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(12));

-- Location: LCCOMB_X13_Y13_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~6_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(12),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~6_combout\);

-- Location: LCCOMB_X13_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~7_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(11),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~7_combout\);

-- Location: LCCOMB_X13_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~9_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(9),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~9_combout\);

-- Location: LCCOMB_X16_Y10_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~11_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(7),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~11_combout\);

-- Location: LCCOMB_X14_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(7) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~11_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(7) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~11_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(7)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~11_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(7) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~11_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(7),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(7),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LCCOMB_X14_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(8) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~10_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(8) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(8) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~10_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(8) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(8) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~10_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(8) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~10_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~10_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(8),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(8),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\);

-- Location: LCCOMB_X14_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(9) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~9_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(9) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~9_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(9)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~9_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(9) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~9_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(9),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(9),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LCCOMB_X14_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(10) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(10) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(10) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~8_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(10) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(10) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~8_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(10) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~8_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(10),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(10),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\);

-- Location: LCCOMB_X14_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(11) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~7_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(11) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(11)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~7_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(11) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~7_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(11),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(11),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\);

-- Location: LCCOMB_X14_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(12) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~6_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(12) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(12) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~6_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(12) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(12) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~6_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(12) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~6_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~6_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(12),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(12),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\);

-- Location: FF_X14_Y11_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(12));

-- Location: LCCOMB_X17_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[12]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(12)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(12),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(12),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[12]~1_combout\);

-- Location: FF_X17_Y11_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[12]~1_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[13]~0_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(12));

-- Location: FF_X21_Y11_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(12));

-- Location: FF_X14_Y11_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(11));

-- Location: FF_X16_Y11_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(11));

-- Location: LCCOMB_X17_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[11]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(11))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(11),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(11),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[11]~2_combout\);

-- Location: FF_X17_Y11_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[11]~2_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[12]~1_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(11));

-- Location: FF_X21_Y11_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(11));

-- Location: LCCOMB_X21_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(11)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(12),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(11),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~8_combout\);

-- Location: LCCOMB_X21_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~8_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~9_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~10_combout\);

-- Location: LCCOMB_X13_Y12_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[17]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\) # ((\c3|compAddv0\(15) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & (\c3|compAddv0\(15) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\,
	datab => \c3|compAddv0\(15),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[17]~9_combout\);

-- Location: FF_X13_Y12_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17));

-- Location: LCCOMB_X13_Y14_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~8_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[4]~8_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\);

-- Location: LCCOMB_X12_Y10_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[17]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\) # ((\c3|compAddv1\(15) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & (\c3|compAddv1\(15) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\,
	datab => \c3|compAddv1\(15),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[17]~10_combout\);

-- Location: FF_X12_Y10_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17));

-- Location: LCCOMB_X16_Y10_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\);

-- Location: LCCOMB_X13_Y14_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[16]~10_combout\ = (\c3|compAddv0\(14) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\)))) # (!\c3|compAddv0\(14) & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(14),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[16]~10_combout\);

-- Location: FF_X13_Y14_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[16]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16));

-- Location: LCCOMB_X13_Y10_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[16]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[16]~11_combout\ = (\c3|compAddv1\(14) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\)))) # (!\c3|compAddv1\(14) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(14),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[16]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[16]~11_combout\);

-- Location: FF_X13_Y10_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[16]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16));

-- Location: LCCOMB_X16_Y10_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\);

-- Location: LCCOMB_X10_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~0_combout\);

-- Location: LCCOMB_X10_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~1_combout\ = 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~0_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[15]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~1_combout\);

-- Location: LCCOMB_X10_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[15]~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(13)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~1_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|compAddv0\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[15]~11_combout\);

-- Location: FF_X10_Y11_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[15]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15));

-- Location: LCCOMB_X12_Y13_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~2_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~2_combout\);

-- Location: LCCOMB_X12_Y13_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~3_combout\ = 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~2_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[14]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[14]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~3_combout\);

-- Location: LCCOMB_X12_Y13_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[14]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(12)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~3_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|compAddv0\(12),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[14]~12_combout\);

-- Location: FF_X12_Y13_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14));

-- Location: LCCOMB_X17_Y9_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14)) # (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14) $ (VCC)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14),
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(0),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LCCOMB_X17_Y9_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(1) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(1),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LCCOMB_X17_Y9_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(2) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(2),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LCCOMB_X17_Y9_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(3) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(3),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\);

-- Location: FF_X17_Y9_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(3));

-- Location: LCCOMB_X17_Y10_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\ $ (VCC))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\,
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(0),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LCCOMB_X17_Y10_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(1) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(1),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LCCOMB_X17_Y10_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(2) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~9_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(2),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LCCOMB_X17_Y10_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(3) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(3),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\);

-- Location: FF_X17_Y10_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(3));

-- Location: LCCOMB_X12_Y10_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(17),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\);

-- Location: LCCOMB_X13_Y10_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(16),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\);

-- Location: LCCOMB_X14_Y10_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(15),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\);

-- Location: LCCOMB_X16_Y10_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ 
-- $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(14),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\);

-- Location: LCCOMB_X14_Y10_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\ $ (VCC))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\,
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(0),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LCCOMB_X14_Y10_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(1) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(1),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LCCOMB_X14_Y10_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(2) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(2),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LCCOMB_X14_Y10_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(3) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(3),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\);

-- Location: FF_X14_Y10_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(3));

-- Location: LCCOMB_X17_Y8_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~19_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(3)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(3),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~19_combout\);

-- Location: LCCOMB_X13_Y10_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14)) # (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14) $ (VCC)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~11_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14),
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(0),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LCCOMB_X13_Y10_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(1) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~10_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(1),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LCCOMB_X13_Y10_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(2) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(16),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~9_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(2),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LCCOMB_X13_Y10_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(3) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(17),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~8_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(3),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\);

-- Location: FF_X13_Y10_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(3));

-- Location: LCCOMB_X17_Y8_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~20_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~19_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(3)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~19_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(3))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~19_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(3),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~20_combout\);

-- Location: FF_X17_Y9_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(2));

-- Location: FF_X17_Y10_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(2));

-- Location: FF_X14_Y10_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(2));

-- Location: LCCOMB_X17_Y10_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~21_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(2)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(2),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~21_combout\);

-- Location: FF_X13_Y10_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(2));

-- Location: LCCOMB_X17_Y10_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~22_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~21_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(2)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~21_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(2),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~21_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~22_combout\);

-- Location: LCCOMB_X17_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[16]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~20_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~20_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~22_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[16]~8_combout\);

-- Location: FF_X17_Y11_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[16]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(16));

-- Location: FF_X21_Y11_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(16));

-- Location: LCCOMB_X21_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~34_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(15))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(15),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(16),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~34_combout\);

-- Location: LCCOMB_X12_Y13_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[18]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[18]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(16)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\,
	datad => \c3|compAddv0\(16),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[18]~8_combout\);

-- Location: FF_X12_Y13_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18));

-- Location: LCCOMB_X12_Y10_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\);

-- Location: LCCOMB_X12_Y13_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[18]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[18]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & ((\c3|compAddv1\(16)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datab => \c3|compAddv1\(16),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[18]~9_combout\);

-- Location: FF_X12_Y13_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[18]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18));

-- Location: LCCOMB_X13_Y10_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(4) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(4),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\);

-- Location: FF_X13_Y10_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(4));

-- Location: LCCOMB_X14_Y13_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\);

-- Location: LCCOMB_X17_Y9_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(4) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(4),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\);

-- Location: FF_X17_Y9_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(4));

-- Location: LCCOMB_X14_Y10_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(4) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~7_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(18),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(4),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\);

-- Location: FF_X14_Y10_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(4));

-- Location: LCCOMB_X17_Y10_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(4) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(18),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~7_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(4),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\);

-- Location: FF_X17_Y10_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(4));

-- Location: LCCOMB_X17_Y8_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(4)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(4) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~15_combout\);

-- Location: LCCOMB_X17_Y8_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~15_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(4))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~15_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(4)))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~15_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~16_combout\);

-- Location: LCCOMB_X17_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[17]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~16_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[16]~20_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[17]~7_combout\);

-- Location: FF_X17_Y11_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(17));

-- Location: FF_X24_Y11_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(17));

-- Location: LCCOMB_X12_Y10_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[19]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[19]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(17)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9_combout\,
	datad => \c3|compAddv0\(17),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[19]~7_combout\);

-- Location: FF_X12_Y10_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[19]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19));

-- Location: LCCOMB_X12_Y10_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\);

-- Location: LCCOMB_X12_Y10_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[19]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & \c3|compAddv1\(17))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & ((\c3|compAddv1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9_combout\,
	datad => \c3|compAddv1\(17),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[19]~8_combout\);

-- Location: FF_X12_Y10_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[19]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19));

-- Location: LCCOMB_X13_Y10_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(5) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(5),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\);

-- Location: FF_X13_Y10_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(5));

-- Location: LCCOMB_X16_Y10_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\);

-- Location: LCCOMB_X17_Y9_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(5) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(5),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\);

-- Location: FF_X17_Y9_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(5));

-- Location: LCCOMB_X14_Y10_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(5) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(19),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~6_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(5),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\);

-- Location: FF_X14_Y10_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(5));

-- Location: LCCOMB_X17_Y10_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(5) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(19),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~6_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(5),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\);

-- Location: FF_X17_Y10_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(5));

-- Location: LCCOMB_X16_Y9_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~13_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(5)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(5),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(5),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~13_combout\);

-- Location: LCCOMB_X16_Y9_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~13_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(5))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~13_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(5)))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(5),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(5),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~14_combout\);

-- Location: LCCOMB_X19_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[18]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[18]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~14_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~14_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[17]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[18]~4_combout\);

-- Location: FF_X19_Y11_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(18));

-- Location: FF_X24_Y11_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(18));

-- Location: LCCOMB_X24_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~32_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(17))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(17),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(18),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~32_combout\);

-- Location: LCCOMB_X21_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~38_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~34_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~34_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~32_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~38_combout\);

-- Location: LCCOMB_X23_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\);

-- Location: LCCOMB_X23_Y14_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~10_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~10_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~38_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~16_combout\);

-- Location: LCCOMB_X22_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(1)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~0_combout\);

-- Location: LCCOMB_X22_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\);

-- Location: LCCOMB_X23_Y14_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2]~16_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2]~16_combout\);

-- Location: FF_X16_Y11_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(7));

-- Location: FF_X14_Y11_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(7));

-- Location: LCCOMB_X18_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[7]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(7)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(7),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(7),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[7]~6_combout\);

-- Location: FF_X18_Y11_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[7]~6_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[8]~5_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(7));

-- Location: FF_X22_Y11_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(7));

-- Location: LCCOMB_X21_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(7))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(7),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~5_combout\);

-- Location: LCCOMB_X21_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~5_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~6_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~7_combout\);

-- Location: FF_X18_Y11_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[6]~7_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[7]~6_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(6));

-- Location: FF_X21_Y11_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(6));

-- Location: LCCOMB_X21_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(5)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(6),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(5),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~3_combout\);

-- Location: LCCOMB_X22_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~2_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~4_combout\);

-- Location: LCCOMB_X23_Y14_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[10]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~4_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[10]~4_combout\);

-- Location: LCCOMB_X23_Y14_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~17_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~16_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2]~16_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~16_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[10]~4_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[10]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~17_combout\);

-- Location: FF_X23_Y14_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[18]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(18));

-- Location: LCCOMB_X22_Y13_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(18) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~3\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(18) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~3\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(18) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(18),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~3\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~4_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5\);

-- Location: LCCOMB_X22_Y13_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[16]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~4_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(18),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[16]~6_combout\);

-- Location: LCCOMB_X21_Y12_N22
\rtl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	combout => \rtl~0_combout\);

-- Location: FF_X22_Y13_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[15]~7_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[16]~6_combout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(15));

-- Location: LCCOMB_X21_Y13_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(15) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(15) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(15),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(15));

-- Location: FF_X21_Y13_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(15));

-- Location: LCCOMB_X17_Y17_N20
\c3|geomNeuronOut~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~25_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(15)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(15),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(15),
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|geomNeuronOut~25_combout\);

-- Location: LCCOMB_X10_Y17_N20
\c3|geomNeuronOut[4][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][15]~feeder_combout\ = \c3|geomNeuronOut~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~25_combout\,
	combout => \c3|geomNeuronOut[4][15]~feeder_combout\);

-- Location: FF_X10_Y17_N21
\c3|geomNeuronOut[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][15]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][15]~q\);

-- Location: LCCOMB_X13_Y19_N18
\c3|compMulv0[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[15]~23_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][15]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][15]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][15]~q\,
	datab => \c3|geomNeuronOut[5][15]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[15]~23_combout\);

-- Location: LCCOMB_X18_Y17_N22
\c3|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux22~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[1][15]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((!\c3|geomNeuronOut[0][15]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[1][15]~q\,
	datac => \c3|geomNeuronOut[0][15]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux22~0_combout\);

-- Location: LCCOMB_X16_Y17_N2
\c3|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux22~1_combout\ = (\c3|Mux22~0_combout\ & ((\c3|geomNeuronOut[3][15]~q\) # ((!\c3|currNeuronsLayerArrayId\(0))))) # (!\c3|Mux22~0_combout\ & (((\c3|geomNeuronOut[2][15]~q\ & \c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][15]~q\,
	datab => \c3|geomNeuronOut[2][15]~q\,
	datac => \c3|Mux22~0_combout\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux22~1_combout\);

-- Location: FF_X13_Y19_N19
\c3|compMulv0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[15]~23_combout\,
	asdata => \c3|Mux22~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(15));

-- Location: FF_X22_Y20_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT21\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe69~q\);

-- Location: LCCOMB_X22_Y20_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~44_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe71~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~43\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~45\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe71~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~43\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe71~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe71~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe72~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~43\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~44_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~45\);

-- Location: LCCOMB_X22_Y20_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~46_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe73~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~45\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~45\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe73~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~45\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~45\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~47\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe73~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~q\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~45\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe73~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~45\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe73~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~45\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~46_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~47\);

-- Location: LCCOMB_X22_Y20_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[18]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[18]~5_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~46_combout\))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~44_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~46_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[18]~5_combout\);

-- Location: FF_X22_Y20_N31
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[18]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(17));

-- Location: LCCOMB_X19_Y18_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~57_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(16) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~56\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(16) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~56\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~58\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(16) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(16),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[15]~56\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~57_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~58\);

-- Location: LCCOMB_X19_Y18_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~59_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(17) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~58\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(17) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~58\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~60\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~58\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(17),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~58\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~59_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~60\);

-- Location: FF_X19_Y18_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(17));

-- Location: LCCOMB_X19_Y16_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[17]~6_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(18)))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(17),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(18),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[17]~6_combout\);

-- Location: FF_X19_Y16_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(17));

-- Location: FF_X21_Y11_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(10));

-- Location: LCCOMB_X21_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~17_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(10))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(10),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(11),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~17_combout\);

-- Location: LCCOMB_X22_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~24_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~15_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~15_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~17_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~24_combout\);

-- Location: LCCOMB_X23_Y12_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[11]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~23_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~24_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~23_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[11]~3_combout\);

-- Location: LCCOMB_X24_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~30_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(16))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(16),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(17),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~30_combout\);

-- Location: LCCOMB_X13_Y12_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[20]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[20]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & \c3|compAddv1\(18))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & \c3|compAddv1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datad => \c3|compAddv1\(18),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[20]~7_combout\);

-- Location: FF_X13_Y12_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[20]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20));

-- Location: LCCOMB_X14_Y10_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\);

-- Location: LCCOMB_X13_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[20]~6_combout\ = (\c3|compAddv0\(18) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\)))) # 
-- (!\c3|compAddv0\(18) & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(18),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20]~8_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[20]~6_combout\);

-- Location: FF_X13_Y12_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20));

-- Location: LCCOMB_X17_Y9_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(6) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(6),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\);

-- Location: FF_X17_Y9_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(6));

-- Location: LCCOMB_X16_Y10_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\);

-- Location: LCCOMB_X13_Y10_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(6) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(6),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\);

-- Location: FF_X13_Y10_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(6));

-- Location: LCCOMB_X14_Y10_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(6) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~5_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(20),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(6),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\);

-- Location: FF_X14_Y10_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(6));

-- Location: LCCOMB_X17_Y10_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(6) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~5_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(20),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(6),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\);

-- Location: FF_X17_Y10_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(6));

-- Location: LCCOMB_X18_Y10_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(6))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(6),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(6),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~11_combout\);

-- Location: LCCOMB_X18_Y10_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~11_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(6)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~11_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(6))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(6),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(6),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~11_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~12_combout\);

-- Location: LCCOMB_X18_Y10_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[19]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[19]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~12_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[18]~14_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[19]~3_combout\);

-- Location: FF_X18_Y10_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[19]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(19));

-- Location: FF_X24_Y11_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(19));

-- Location: LCCOMB_X24_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~27_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(18))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(18),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(19),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~27_combout\);

-- Location: LCCOMB_X24_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~36_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~30_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~30_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~27_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~36_combout\);

-- Location: LCCOMB_X23_Y12_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[11]~3_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ & (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[11]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~36_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~14_combout\);

-- Location: LCCOMB_X23_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~14_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~15_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~14_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~37_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~37_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~14_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~15_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~15_combout\);

-- Location: FF_X23_Y12_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[19]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(19));

-- Location: LCCOMB_X22_Y13_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(19) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(19) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~7\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(19),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~7\);

-- Location: LCCOMB_X22_Y13_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[17]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(19),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[17]~5_combout\);

-- Location: LCCOMB_X22_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~21_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~3_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~21_combout\);

-- Location: LCCOMB_X22_Y12_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[12]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~21_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~22_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~21_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[12]~2_combout\);

-- Location: LCCOMB_X21_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~35_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~9_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~9_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~34_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~35_combout\);

-- Location: FF_X24_Y11_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(20));

-- Location: LCCOMB_X24_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[20]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[20]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(19))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(19),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(20),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[20]~3_combout\);

-- Location: LCCOMB_X24_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[20]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[20]~33_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~32_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[20]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[20]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~32_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[20]~33_combout\);

-- Location: LCCOMB_X23_Y12_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~35_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[20]~33_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~35_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[20]~33_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~12_combout\);

-- Location: LCCOMB_X22_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~9_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~9_combout\);

-- Location: LCCOMB_X23_Y14_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4]~13_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~9_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~9_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~20_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4]~13_combout\);

-- Location: LCCOMB_X23_Y14_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~13_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~12_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4]~13_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~12_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[12]~2_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[12]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~12_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~13_combout\);

-- Location: FF_X23_Y14_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(20));

-- Location: LCCOMB_X22_Y13_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(20) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~7\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(20) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~7\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(20) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(20),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~7\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~8_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y13_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[18]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[18]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~8_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(20),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[18]~4_combout\);

-- Location: FF_X22_Y13_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[17]~5_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[18]~4_combout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(17));

-- Location: LCCOMB_X21_Y13_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(17) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(17) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(17),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(17));

-- Location: FF_X21_Y13_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(17));

-- Location: LCCOMB_X13_Y18_N30
\c3|geomNeuronOut~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~23_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(17)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(17),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(17),
	combout => \c3|geomNeuronOut~23_combout\);

-- Location: LCCOMB_X10_Y17_N14
\c3|geomNeuronOut[5][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][17]~feeder_combout\ = \c3|geomNeuronOut~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~23_combout\,
	combout => \c3|geomNeuronOut[5][17]~feeder_combout\);

-- Location: FF_X10_Y17_N15
\c3|geomNeuronOut[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][17]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][17]~q\);

-- Location: LCCOMB_X12_Y17_N26
\c3|compAddv0[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[17]~14_combout\ = (\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[5][17]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[4][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[5][17]~q\,
	datad => \c3|geomNeuronOut[4][17]~q\,
	combout => \c3|compAddv0[17]~14_combout\);

-- Location: LCCOMB_X12_Y18_N26
\c3|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux52~0_combout\ = (\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[1][17]~q\)) # (!\c3|currGeomNeuronId\(1)))) # (!\c3|currGeomNeuronId\(0) & (\c3|currGeomNeuronId\(1) & ((\c3|geomNeuronOut[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[1][17]~q\,
	datad => \c3|geomNeuronOut[0][17]~q\,
	combout => \c3|Mux52~0_combout\);

-- Location: LCCOMB_X12_Y18_N30
\c3|Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux52~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux52~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux52~0_combout\ & ((\c3|geomNeuronOut[3][17]~q\))) # (!\c3|Mux52~0_combout\ & (\c3|geomNeuronOut[2][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[2][17]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|Mux52~0_combout\,
	datad => \c3|geomNeuronOut[3][17]~q\,
	combout => \c3|Mux52~1_combout\);

-- Location: FF_X12_Y17_N27
\c3|compAddv0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[17]~14_combout\,
	asdata => \c3|Mux52~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(17));

-- Location: LCCOMB_X11_Y15_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\ = (\c3|compAddv0\(17) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\) # ((\c3|compAddv1\(17) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\)))) # (!\c3|compAddv0\(17) & (\c3|compAddv1\(17) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(17),
	datab => \c3|compAddv1\(17),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\);

-- Location: LCCOMB_X12_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[19]~58_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[17]~59_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~11_combout\);

-- Location: LCCOMB_X12_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~37_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~31_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~11_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~31_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~37_combout\);

-- Location: LCCOMB_X12_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[19]~37_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9_combout\);

-- Location: LCCOMB_X11_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~23_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~40_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[3]~3_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[7]~40_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~25_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[3]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~23_combout\);

-- Location: LCCOMB_X11_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~24_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~23_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[11]~7_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~23_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[5]~4_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[5]~4_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[2]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[11]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~23_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~24_combout\);

-- Location: LCCOMB_X12_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[3]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~24_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19]~9_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[3]~24_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[3]~2_combout\);

-- Location: LCCOMB_X12_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[3]~24_combout\ = (\c3|compAddv1\(1) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[3]~2_combout\)))) # (!\c3|compAddv1\(1) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[3]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[3]~24_combout\);

-- Location: FF_X12_Y11_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(3));

-- Location: FF_X14_Y11_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(3));

-- Location: FF_X16_Y11_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(3));

-- Location: LCCOMB_X18_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[3]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(3))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(3),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[3]~10_combout\);

-- Location: FF_X18_Y11_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[3]~10_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[4]~9_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(3));

-- Location: FF_X22_Y11_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(3));

-- Location: LCCOMB_X22_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(3))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(4),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~2_combout\);

-- Location: LCCOMB_X23_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~20_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~0_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~20_combout\);

-- Location: LCCOMB_X22_Y12_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[8]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~20_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~20_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[8]~21_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[8]~6_combout\);

-- Location: LCCOMB_X22_Y12_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[16]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[8]~6_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[16]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[8]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[16]~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[16]~2_combout\);

-- Location: LCCOMB_X23_Y12_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\);

-- Location: LCCOMB_X22_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~18_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~18_combout\);

-- Location: FF_X22_Y12_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[16]~2_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~18_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(16));

-- Location: LCCOMB_X21_Y13_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[14]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~0_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(16),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[14]~8_combout\);

-- Location: FF_X21_Y13_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[14]~8_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[15]~7_combout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(14));

-- Location: LCCOMB_X21_Y13_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(14) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(14) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(14),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(14));

-- Location: FF_X21_Y13_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(14));

-- Location: LCCOMB_X18_Y16_N28
\c3|geomNeuronOut~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~26_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(14))) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(14),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(14),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|geomNeuronOut~26_combout\);

-- Location: LCCOMB_X10_Y17_N16
\c3|geomNeuronOut[5][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][14]~feeder_combout\ = \c3|geomNeuronOut~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~26_combout\,
	combout => \c3|geomNeuronOut[5][14]~feeder_combout\);

-- Location: FF_X10_Y17_N17
\c3|geomNeuronOut[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][14]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][14]~q\);

-- Location: LCCOMB_X9_Y17_N4
\c3|compMulv0[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[14]~22_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[5][14]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][14]~q\,
	datab => \c3|geomNeuronOut[4][14]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[14]~22_combout\);

-- Location: LCCOMB_X12_Y18_N20
\c3|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux23~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (((\c3|currNeuronsLayerArraySubId~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[1][14]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- (!\c3|geomNeuronOut[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[0][14]~q\,
	datac => \c3|geomNeuronOut[1][14]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|Mux23~0_combout\);

-- Location: LCCOMB_X13_Y18_N2
\c3|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux23~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux23~0_combout\ & (\c3|geomNeuronOut[3][14]~q\)) # (!\c3|Mux23~0_combout\ & ((\c3|geomNeuronOut[2][14]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (\c3|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|Mux23~0_combout\,
	datac => \c3|geomNeuronOut[3][14]~q\,
	datad => \c3|geomNeuronOut[2][14]~q\,
	combout => \c3|Mux23~1_combout\);

-- Location: FF_X9_Y17_N5
\c3|compMulv0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[14]~22_combout\,
	asdata => \c3|Mux23~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(14));

-- Location: LCCOMB_X21_Y20_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT15\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT15\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT15\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT15\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT15\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT15\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT15\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT15\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT15\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT15\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe56~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~2\);

-- Location: LCCOMB_X21_Y20_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~1_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT16\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT16\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~2\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT16\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT16\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~2\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT16\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT16\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT16\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT16\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~2\);

-- Location: LCCOMB_X21_Y20_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT17\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT17\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~2\ & VCC)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT17\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~2\)))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT17\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~2\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT17\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~2\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~2\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT17\ & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~2\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT17\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~2\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out6~DATAOUT17\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~1_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~2\);

-- Location: FF_X21_Y20_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe66~q\);

-- Location: LCCOMB_X22_Y19_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[15]~8_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~40_combout\))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~38_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~40_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[15]~8_combout\);

-- Location: FF_X22_Y19_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(14));

-- Location: FF_X19_Y18_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[14]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(14));

-- Location: LCCOMB_X19_Y16_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[13]~10_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(14))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(14),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(13),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[13]~10_combout\);

-- Location: FF_X19_Y16_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[13]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(13));

-- Location: LCCOMB_X21_Y13_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[13]~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[14]~8_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(15)))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[14]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(15),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[13]~15_combout\);

-- Location: FF_X21_Y13_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(13));

-- Location: LCCOMB_X21_Y13_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(13) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(13) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(13),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(13));

-- Location: FF_X21_Y13_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(13));

-- Location: LCCOMB_X12_Y16_N14
\c3|geomNeuronOut~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~27_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(13)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(13),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(13),
	combout => \c3|geomNeuronOut~27_combout\);

-- Location: LCCOMB_X8_Y17_N14
\c3|geomNeuronOut[4][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][13]~feeder_combout\ = \c3|geomNeuronOut~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~27_combout\,
	combout => \c3|geomNeuronOut[4][13]~feeder_combout\);

-- Location: FF_X8_Y17_N15
\c3|geomNeuronOut[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][13]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][13]~q\);

-- Location: LCCOMB_X9_Y17_N22
\c3|compMulv0[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[13]~21_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][13]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][13]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[4][13]~q\,
	datad => \c3|geomNeuronOut[5][13]~q\,
	combout => \c3|compMulv0[13]~21_combout\);

-- Location: LCCOMB_X16_Y18_N14
\c3|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux24~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|currNeuronsLayerArrayId\(0)) # ((\c3|geomNeuronOut[1][13]~q\)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|currNeuronsLayerArrayId\(0) & (\c3|geomNeuronOut[0][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|currNeuronsLayerArrayId\(0),
	datac => \c3|geomNeuronOut[0][13]~q\,
	datad => \c3|geomNeuronOut[1][13]~q\,
	combout => \c3|Mux24~0_combout\);

-- Location: LCCOMB_X12_Y16_N22
\c3|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux24~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux24~0_combout\ & ((\c3|geomNeuronOut[3][13]~q\))) # (!\c3|Mux24~0_combout\ & (\c3|geomNeuronOut[2][13]~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[2][13]~q\,
	datac => \c3|geomNeuronOut[3][13]~q\,
	datad => \c3|Mux24~0_combout\,
	combout => \c3|Mux24~1_combout\);

-- Location: FF_X9_Y17_N23
\c3|compMulv0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[13]~21_combout\,
	asdata => \c3|Mux24~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(13));

-- Location: FF_X21_Y20_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe62~q\);

-- Location: LCCOMB_X22_Y19_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[12]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[12]~11_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~34_combout\))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~32_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~34_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[12]~11_combout\);

-- Location: FF_X22_Y19_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[12]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(11));

-- Location: FF_X19_Y19_N31
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[11]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(11));

-- Location: LCCOMB_X19_Y16_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[10]~13_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(11)))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(10),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(11),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[10]~13_combout\);

-- Location: FF_X19_Y16_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(10));

-- Location: FF_X11_Y11_N1
\c3|compAddv1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(10),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(10));

-- Location: LCCOMB_X12_Y12_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~51_combout\ = (\c3|compAddv0\(10) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(10),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~51_combout\);

-- Location: LCCOMB_X12_Y12_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~51_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\ & (\c3|compAddv1\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[6]~63_combout\,
	datab => \c3|compAddv1\(10),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~51_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\);

-- Location: LCCOMB_X11_Y12_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~27_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[10]~52_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~27_combout\);

-- Location: LCCOMB_X11_Y12_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[13]~43_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[11]~48_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~16_combout\);

-- Location: LCCOMB_X11_Y12_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~28_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~16_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~27_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~28_combout\);

-- Location: LCCOMB_X11_Y12_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[8]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~28_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[12]~28_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[8]~30_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[8]~2_combout\);

-- Location: LCCOMB_X10_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~13_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[16]~34_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[20]~32_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~13_combout\);

-- Location: LCCOMB_X10_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~13_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[8]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~14_combout\);

-- Location: LCCOMB_X10_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[8]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~14_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[8]~14_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[8]~1_combout\);

-- Location: FF_X10_Y11_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[8]~1_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6),
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|ALT_INV_result[8]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(8));

-- Location: LCCOMB_X13_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~10_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(8),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~10_combout\);

-- Location: FF_X14_Y11_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(8));

-- Location: FF_X16_Y11_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(8));

-- Location: LCCOMB_X18_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[8]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(8))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(8),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[8]~5_combout\);

-- Location: FF_X18_Y11_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[8]~5_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[9]~4_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(8));

-- Location: FF_X21_Y11_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(8));

-- Location: LCCOMB_X21_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(8)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(9),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(8),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~15_combout\);

-- Location: LCCOMB_X22_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~14_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~14_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~15_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~16_combout\);

-- Location: LCCOMB_X23_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[13]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~16_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~19_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[13]~1_combout\);

-- Location: LCCOMB_X23_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~8_combout\);

-- Location: LCCOMB_X23_Y14_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[13]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~8_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[13]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[13]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[13]~2_combout\);

-- Location: FF_X23_Y14_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[13]~2_combout\,
	sclr => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(13));

-- Location: LCCOMB_X23_Y14_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~9_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~9_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[4]~20_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~3_combout\);

-- Location: LCCOMB_X23_Y14_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~3_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[12]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~4_combout\);

-- Location: FF_X23_Y14_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[12]~4_combout\,
	sclr => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(12));

-- Location: LCCOMB_X23_Y12_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~26_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~25_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~25_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~11_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~26_combout\);

-- Location: LCCOMB_X23_Y12_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[11]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~26_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[11]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~26_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[11]~5_combout\);

-- Location: FF_X23_Y12_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[11]~5_combout\,
	sclr => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(11));

-- Location: LCCOMB_X23_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[9]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[9]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[9]~0_combout\);

-- Location: LCCOMB_X23_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(9) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[9]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(9));

-- Location: FF_X23_Y11_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(9));

-- Location: LCCOMB_X22_Y12_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[8]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~9_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0]~9_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[8]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[8]~1_combout\);

-- Location: LCCOMB_X22_Y12_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(8) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[8]~1_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[8]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(8));

-- Location: FF_X22_Y12_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(8));

-- Location: LCCOMB_X22_Y12_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6]~11_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~4_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6]~11_combout\);

-- Location: LCCOMB_X22_Y12_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(6) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6]~11_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(6));

-- Location: FF_X22_Y12_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(6));

-- Location: LCCOMB_X23_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~12_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~12_combout\);

-- Location: LCCOMB_X23_Y14_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(5) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(5));

-- Location: FF_X23_Y14_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(5));

-- Location: LCCOMB_X23_Y14_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(2) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(2));

-- Location: FF_X23_Y14_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(2));

-- Location: LCCOMB_X16_Y19_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~2_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a9\) # ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a10\) # 
-- (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a9\,
	datac => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a10\,
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a8\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~2_combout\);

-- Location: LCCOMB_X16_Y19_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~1_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a7\) # ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a5\) # 
-- ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a6\) # (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a7\,
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a5\,
	datac => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a6\,
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a4\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~1_combout\);

-- Location: LCCOMB_X16_Y19_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~0_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a1\) # ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a2\) # 
-- ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a3\) # (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a1\,
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a2\,
	datac => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a3\,
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~0_combout\);

-- Location: LCCOMB_X16_Y19_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~3_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~2_combout\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~1_combout\) # (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~2_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~1_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~3_combout\);

-- Location: FF_X16_Y19_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range214w215w[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p1~q\);

-- Location: LCCOMB_X16_Y19_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~2_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a20\) # ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a21\) # 
-- ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a19\) # (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a20\,
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a21\,
	datac => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a19\,
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a22\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~2_combout\);

-- Location: LCCOMB_X16_Y19_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~1_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a15\) # ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a16\) # 
-- ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a18\) # (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a15\,
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a16\,
	datac => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a18\,
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a17\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~1_combout\);

-- Location: LCCOMB_X16_Y19_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~0_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a11\) # ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a13\) # 
-- ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a12\) # (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a11\,
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a13\,
	datac => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a12\,
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a14\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~0_combout\);

-- Location: LCCOMB_X16_Y19_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~3_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~2_combout\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~1_combout\) # (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~2_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~1_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~3_combout\);

-- Location: FF_X16_Y19_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range284w285w[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p2~q\);

-- Location: LCCOMB_X13_Y19_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~1_combout\ = (\c3|compMulv0\(17)) # ((\c3|compMulv0\(15)) # ((\c3|compMulv0\(18)) # (\c3|compMulv0\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(17),
	datab => \c3|compMulv0\(15),
	datac => \c3|compMulv0\(18),
	datad => \c3|compMulv0\(16),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~1_combout\);

-- Location: LCCOMB_X9_Y17_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~0_combout\ = (\c3|compMulv0\(13)) # ((\c3|compMulv0\(12)) # ((\c3|compMulv0\(14)) # (\c3|compMulv0\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(13),
	datab => \c3|compMulv0\(12),
	datac => \c3|compMulv0\(14),
	datad => \c3|compMulv0\(11),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~0_combout\);

-- Location: LCCOMB_X14_Y17_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~2_combout\ = (\c3|compMulv0\(21)) # ((\c3|compMulv0\(20)) # ((\c3|compMulv0\(19)) # (\c3|compMulv0\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(21),
	datab => \c3|compMulv0\(20),
	datac => \c3|compMulv0\(19),
	datad => \c3|compMulv0\(22),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~2_combout\);

-- Location: LCCOMB_X13_Y19_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~3_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~1_combout\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~0_combout\) # (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~1_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~2_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~3_combout\);

-- Location: FF_X13_Y19_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range281w282w[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p2~q\);

-- Location: LCCOMB_X13_Y16_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~1_combout\ = (\c3|compMulv0\(28) & (\c3|compMulv0\(29) & (\c3|compMulv0\(30) & \c3|compMulv0\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(28),
	datab => \c3|compMulv0\(29),
	datac => \c3|compMulv0\(30),
	datad => \c3|compMulv0\(27),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~1_combout\);

-- Location: LCCOMB_X13_Y16_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~0_combout\ = (\c3|compMulv0\(26) & (\c3|compMulv0\(24) & (\c3|compMulv0\(23) & \c3|compMulv0\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(26),
	datab => \c3|compMulv0\(24),
	datac => \c3|compMulv0\(23),
	datad => \c3|compMulv0\(25),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~0_combout\);

-- Location: LCCOMB_X13_Y16_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w\(0) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~1_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~1_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w[0]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w\(0));

-- Location: FF_X13_Y16_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_all_one_ff_p1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w147w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_all_one_ff_p1~q\);

-- Location: LCCOMB_X13_Y19_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~1_combout\ = (\c3|compMulv0\(5)) # ((\c3|compMulv0\(7)) # ((\c3|compMulv0\(6)) # (\c3|compMulv0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(5),
	datab => \c3|compMulv0\(7),
	datac => \c3|compMulv0\(6),
	datad => \c3|compMulv0\(4),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~1_combout\);

-- Location: LCCOMB_X14_Y17_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~2_combout\ = (\c3|compMulv0\(10)) # ((\c3|compMulv0\(8)) # (\c3|compMulv0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(10),
	datac => \c3|compMulv0\(8),
	datad => \c3|compMulv0\(9),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~2_combout\);

-- Location: LCCOMB_X14_Y19_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~0_combout\ = (\c3|compMulv0\(1)) # ((\c3|compMulv0\(3)) # ((\c3|compMulv0\(0)) # (\c3|compMulv0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(1),
	datab => \c3|compMulv0\(3),
	datac => \c3|compMulv0\(0),
	datad => \c3|compMulv0\(2),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~0_combout\);

-- Location: LCCOMB_X14_Y19_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~3_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~1_combout\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~2_combout\) # (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~1_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~2_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~3_combout\);

-- Location: FF_X14_Y19_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range211w212w[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p1~q\);

-- Location: LCCOMB_X16_Y19_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_dataa_exp_all_one_ff_p1_w_lg_q296w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_dataa_exp_all_one_ff_p1_w_lg_q296w[0]~0_combout\ = (!\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p2~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_all_one_ff_p1~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p2~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_all_one_ff_p1~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p1~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_dataa_exp_all_one_ff_p1_w_lg_q296w[0]~0_combout\);

-- Location: LCCOMB_X14_Y18_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~1_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\ & (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a29\ & 
-- (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a27\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\,
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a29\,
	datac => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a27\,
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~1_combout\);

-- Location: LCCOMB_X14_Y18_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~0_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a25\ & (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\ & 
-- (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\ & \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a25\,
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\,
	datac => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\,
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a23\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~0_combout\);

-- Location: LCCOMB_X14_Y18_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w\(0) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~1_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~1_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w[0]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w\(0));

-- Location: FF_X14_Y18_N31
\c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_all_one_ff_p1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w149w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_all_one_ff_p1~q\);

-- Location: LCCOMB_X16_Y19_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|input_is_infinity_dffe_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_infinity_dffe_0~0_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_dataa_exp_all_one_ff_p1_w_lg_q296w[0]~0_combout\) # ((!\c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p1~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p2~q\ & \c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_all_one_ff_p1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p1~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p2~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_dataa_exp_all_one_ff_p1_w_lg_q296w[0]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_all_one_ff_p1~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_infinity_dffe_0~0_combout\);

-- Location: LCCOMB_X16_Y19_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~0_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_all_one_ff_p1~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p2~q\) # 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p2~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_all_one_ff_p1~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_man_not_zero_ff_p1~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~0_combout\);

-- Location: LCCOMB_X16_Y19_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~0_combout\) # ((\c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_all_one_ff_p1~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p1~q\) # (\c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p1~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_man_not_zero_ff_p2~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_all_one_ff_p1~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0~1_combout\);

-- Location: LCCOMB_X13_Y16_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~1_combout\ = (\c3|compMulv0\(28)) # ((\c3|compMulv0\(29)) # ((\c3|compMulv0\(30)) # (\c3|compMulv0\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(28),
	datab => \c3|compMulv0\(29),
	datac => \c3|compMulv0\(30),
	datad => \c3|compMulv0\(27),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~1_combout\);

-- Location: LCCOMB_X13_Y16_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~0_combout\ = (\c3|compMulv0\(26)) # ((\c3|compMulv0\(24)) # ((\c3|compMulv0\(23)) # (\c3|compMulv0\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(26),
	datab => \c3|compMulv0\(24),
	datac => \c3|compMulv0\(23),
	datad => \c3|compMulv0\(25),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~0_combout\);

-- Location: LCCOMB_X13_Y16_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w\(0) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~1_combout\) # 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~1_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w[0]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w\(0));

-- Location: FF_X13_Y16_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_dataa_range141w142w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1~q\);

-- Location: LCCOMB_X14_Y18_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~0_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a25\) # ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\) # 
-- ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\) # (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a25\,
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\,
	datac => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a24\,
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a23\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~0_combout\);

-- Location: LCCOMB_X14_Y18_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~1_combout\ = (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\) # ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a29\) # 
-- ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a27\) # (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a28\,
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a29\,
	datac => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a27\,
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a30\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~1_combout\);

-- Location: LCCOMB_X14_Y18_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w\(0) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~0_combout\) # 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w[0]~1_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w\(0));

-- Location: FF_X14_Y18_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_not_zero_ff_p1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_datab_range144w145w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_not_zero_ff_p1~q\);

-- Location: LCCOMB_X14_Y18_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|input_not_zero_dffe_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|input_not_zero_dffe_0~0_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1~q\ & \c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_not_zero_ff_p1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|datab_exp_not_zero_ff_p1~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|input_not_zero_dffe_0~0_combout\);

-- Location: M9K_X15_Y15_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 2,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 3,
	port_a_logical_ram_depth => 3,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 2,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 3,
	port_b_logical_ram_depth => 3,
	port_b_logical_ram_width => 15,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => GND,
	portadatain => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\,
	portaaddr => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\,
	portbaddr => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y14_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_datab_w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_datab_w[0]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(2)) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_datab_w[0]~0_combout\);

-- Location: LCCOMB_X22_Y14_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_datab_w[0]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(2) $ (VCC))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_datab_w[0]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(2) & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~1\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_datab_w[0]~0_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_datab_w[0]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(2),
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~0_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~1\);

-- Location: LCCOMB_X22_Y14_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(3) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~1\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~1\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~3\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~1\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(3),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~1\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~2_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X22_Y14_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(4) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~3\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(4) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~3\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~5\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(4) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(4),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~3\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~4_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X22_Y14_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(5) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~5\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(5) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~5\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~7\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~5\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(5),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~5\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~6_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X22_Y14_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(6) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~7\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(6) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~7\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~9\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(6) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(6),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~7\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~8_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X22_Y14_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(7) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~9\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(7) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~9\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~11\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~9\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(7),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~9\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~10_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X22_Y14_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(8) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~11\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(8) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~11\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~13\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(8) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(8),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~11\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~12_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X22_Y14_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(9) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~13\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(9) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~13\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~15\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~13\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(9),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~13\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~14_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X22_Y14_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(10) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~15\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(10) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~15\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~17\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(10) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(10),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~15\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~16_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X22_Y14_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~18_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(11) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~17\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(11) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~17\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~19\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~17\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(11),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~17\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~18_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X22_Y14_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~20_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(12) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~19\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(12) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~19\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~21\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(12) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(12),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~19\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~20_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X22_Y14_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~22_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(13) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~21\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(13) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~21\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~23\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~21\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(13),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~21\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~22_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X21_Y14_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[10]~13_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~22_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~20_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~22_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~20_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[10]~13_combout\);

-- Location: FF_X21_Y14_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(10));

-- Location: LCCOMB_X18_Y14_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(10) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(10) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(10),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(10));

-- Location: FF_X18_Y14_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(10));

-- Location: LCCOMB_X17_Y18_N20
\c3|geomNeuronOut~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~30_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(10))) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(10),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(10),
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|geomNeuronOut~30_combout\);

-- Location: LCCOMB_X11_Y17_N20
\c3|geomNeuronOut[4][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][10]~feeder_combout\ = \c3|geomNeuronOut~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~30_combout\,
	combout => \c3|geomNeuronOut[4][10]~feeder_combout\);

-- Location: FF_X11_Y17_N21
\c3|geomNeuronOut[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][10]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][10]~q\);

-- Location: LCCOMB_X14_Y17_N30
\c3|compMulv0[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[10]~18_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][10]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][10]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][10]~q\,
	combout => \c3|compMulv0[10]~18_combout\);

-- Location: LCCOMB_X16_Y18_N16
\c3|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux27~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (((\c3|currNeuronsLayerArraySubId~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[1][10]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- (!\c3|geomNeuronOut[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[0][10]~q\,
	datab => \c3|currNeuronsLayerArrayId\(0),
	datac => \c3|geomNeuronOut[1][10]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|Mux27~0_combout\);

-- Location: LCCOMB_X17_Y18_N26
\c3|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux27~1_combout\ = (\c3|Mux27~0_combout\ & (((\c3|geomNeuronOut[3][10]~q\)) # (!\c3|currNeuronsLayerArrayId\(0)))) # (!\c3|Mux27~0_combout\ & (\c3|currNeuronsLayerArrayId\(0) & ((\c3|geomNeuronOut[2][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux27~0_combout\,
	datab => \c3|currNeuronsLayerArrayId\(0),
	datac => \c3|geomNeuronOut[3][10]~q\,
	datad => \c3|geomNeuronOut[2][10]~q\,
	combout => \c3|Mux27~1_combout\);

-- Location: FF_X14_Y17_N31
\c3|compMulv0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[10]~18_combout\,
	asdata => \c3|Mux27~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(10));

-- Location: FF_X21_Y20_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe60~q\);

-- Location: LCCOMB_X22_Y19_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[11]~12_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~32_combout\))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~30_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~32_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[11]~12_combout\);

-- Location: FF_X22_Y19_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(10));

-- Location: FF_X19_Y19_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[10]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(10));

-- Location: LCCOMB_X19_Y16_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[9]~14_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(10))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(10),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(9),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[9]~14_combout\);

-- Location: FF_X19_Y16_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(9));

-- Location: LCCOMB_X21_Y14_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[9]~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~20_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~18_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[10]~20_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~18_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[9]~11_combout\);

-- Location: FF_X21_Y14_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(9));

-- Location: LCCOMB_X18_Y14_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(9) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(9) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(9),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(9));

-- Location: FF_X18_Y14_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(9));

-- Location: LCCOMB_X18_Y14_N8
\c3|geomNeuronOut~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~31_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(9)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(9),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(9),
	combout => \c3|geomNeuronOut~31_combout\);

-- Location: LCCOMB_X10_Y17_N10
\c3|geomNeuronOut[4][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][9]~feeder_combout\ = \c3|geomNeuronOut~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~31_combout\,
	combout => \c3|geomNeuronOut[4][9]~feeder_combout\);

-- Location: FF_X10_Y17_N11
\c3|geomNeuronOut[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][9]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][9]~q\);

-- Location: LCCOMB_X14_Y17_N24
\c3|compMulv0[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[9]~17_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][9]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][9]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][9]~q\,
	combout => \c3|compMulv0[9]~17_combout\);

-- Location: LCCOMB_X16_Y18_N20
\c3|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux28~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[1][9]~q\) # ((\c3|currNeuronsLayerArrayId\(0))))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((\c3|geomNeuronOut[0][9]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[1][9]~q\,
	datac => \c3|geomNeuronOut[0][9]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux28~0_combout\);

-- Location: LCCOMB_X16_Y17_N12
\c3|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux28~1_combout\ = (\c3|Mux28~0_combout\ & ((\c3|geomNeuronOut[3][9]~q\) # ((!\c3|currNeuronsLayerArrayId\(0))))) # (!\c3|Mux28~0_combout\ & (((\c3|geomNeuronOut[2][9]~q\ & \c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux28~0_combout\,
	datab => \c3|geomNeuronOut[3][9]~q\,
	datac => \c3|geomNeuronOut[2][9]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux28~1_combout\);

-- Location: FF_X14_Y17_N25
\c3|compMulv0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[9]~17_combout\,
	asdata => \c3|Mux28~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(9));

-- Location: FF_X21_Y20_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe58~q\);

-- Location: LCCOMB_X22_Y19_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[10]~13_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~30_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~30_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~28_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[10]~13_combout\);

-- Location: FF_X22_Y19_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(9));

-- Location: FF_X19_Y19_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[9]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(9));

-- Location: FF_X19_Y19_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[8]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(8));

-- Location: LCCOMB_X19_Y16_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[8]~15_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(9))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(9),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(8),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[8]~15_combout\);

-- Location: FF_X19_Y16_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(8));

-- Location: LCCOMB_X21_Y14_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[8]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~18_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~16_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[9]~18_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[8]~10_combout\);

-- Location: FF_X21_Y14_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(8));

-- Location: LCCOMB_X18_Y14_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(8) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(8) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(8),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(8));

-- Location: FF_X18_Y14_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(8));

-- Location: LCCOMB_X14_Y16_N0
\c3|geomNeuronOut~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~32_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(8)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(8),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(8),
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|geomNeuronOut~32_combout\);

-- Location: LCCOMB_X8_Y17_N4
\c3|geomNeuronOut[5][8]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][8]~103_combout\ = !\c3|geomNeuronOut~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~32_combout\,
	combout => \c3|geomNeuronOut[5][8]~103_combout\);

-- Location: FF_X8_Y17_N5
\c3|geomNeuronOut[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][8]~103_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][8]~q\);

-- Location: LCCOMB_X14_Y17_N26
\c3|compMulv0[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[8]~16_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[5][8]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[4][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][8]~q\,
	datab => \c3|geomNeuronOut[4][8]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[8]~16_combout\);

-- Location: LCCOMB_X14_Y16_N28
\c3|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux29~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[1][8]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((\c3|geomNeuronOut[0][8]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[1][8]~q\,
	datac => \c3|geomNeuronOut[0][8]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux29~0_combout\);

-- Location: LCCOMB_X14_Y16_N10
\c3|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux29~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux29~0_combout\ & (!\c3|geomNeuronOut[3][8]~q\)) # (!\c3|Mux29~0_combout\ & ((!\c3|geomNeuronOut[2][8]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (\c3|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|Mux29~0_combout\,
	datac => \c3|geomNeuronOut[3][8]~q\,
	datad => \c3|geomNeuronOut[2][8]~q\,
	combout => \c3|Mux29~1_combout\);

-- Location: FF_X14_Y17_N27
\c3|compMulv0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[8]~16_combout\,
	asdata => \c3|Mux29~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(8));

-- Location: FF_X22_Y20_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT22\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe71~q\);

-- Location: LCCOMB_X22_Y19_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[17]~6_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~44_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~44_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~42_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[17]~6_combout\);

-- Location: FF_X22_Y19_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(16));

-- Location: FF_X19_Y18_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[16]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(16));

-- Location: LCCOMB_X19_Y16_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[16]~7_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(17)))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(16),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(17),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[16]~7_combout\);

-- Location: FF_X19_Y16_N1
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[16]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(16));

-- Location: FF_X22_Y13_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[16]~6_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[17]~5_combout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(16));

-- Location: LCCOMB_X21_Y13_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(16) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(16) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(16),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(16));

-- Location: FF_X21_Y13_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(16));

-- Location: LCCOMB_X16_Y17_N16
\c3|geomNeuronOut~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~24_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(16)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(16),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(16),
	combout => \c3|geomNeuronOut~24_combout\);

-- Location: LCCOMB_X8_Y17_N0
\c3|geomNeuronOut[5][16]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][16]~83_combout\ = !\c3|geomNeuronOut~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~24_combout\,
	combout => \c3|geomNeuronOut[5][16]~83_combout\);

-- Location: FF_X8_Y17_N1
\c3|geomNeuronOut[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][16]~83_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][16]~q\);

-- Location: LCCOMB_X13_Y15_N20
\c3|compAddv0[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[16]~15_combout\ = (\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[5][16]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[4][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][16]~q\,
	datac => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[4][16]~q\,
	combout => \c3|compAddv0[16]~15_combout\);

-- Location: LCCOMB_X13_Y17_N4
\c3|compAddv0[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[16]~feeder_combout\ = \c3|compAddv0[16]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|compAddv0[16]~15_combout\,
	combout => \c3|compAddv0[16]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N20
\c3|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux53~0_combout\ = (\c3|currGeomNeuronId\(0) & (((!\c3|geomNeuronOut[1][16]~q\)) # (!\c3|currGeomNeuronId\(1)))) # (!\c3|currGeomNeuronId\(0) & (\c3|currGeomNeuronId\(1) & (\c3|geomNeuronOut[0][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[0][16]~q\,
	datad => \c3|geomNeuronOut[1][16]~q\,
	combout => \c3|Mux53~0_combout\);

-- Location: LCCOMB_X18_Y17_N26
\c3|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux53~1_combout\ = (\c3|Mux53~0_combout\ & (((\c3|currGeomNeuronId\(1)) # (!\c3|geomNeuronOut[3][16]~q\)))) # (!\c3|Mux53~0_combout\ & (!\c3|geomNeuronOut[2][16]~q\ & ((!\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[2][16]~q\,
	datab => \c3|Mux53~0_combout\,
	datac => \c3|geomNeuronOut[3][16]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux53~1_combout\);

-- Location: FF_X13_Y17_N5
\c3|compAddv0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[16]~feeder_combout\,
	asdata => \c3|Mux53~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(16));

-- Location: LCCOMB_X12_Y17_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\ = (\c3|compAddv0\(16)) # ((\c3|compAddv0\(15)) # ((\c3|compAddv0\(17)) # (\c3|compAddv0\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(16),
	datab => \c3|compAddv0\(15),
	datac => \c3|compAddv0\(17),
	datad => \c3|compAddv0\(18),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\);

-- Location: LCCOMB_X13_Y17_N20
\c3|geomNeuronOut[5][21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][21]~75_combout\ = !\c3|geomNeuronOut~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~19_combout\,
	combout => \c3|geomNeuronOut[5][21]~75_combout\);

-- Location: FF_X13_Y17_N21
\c3|geomNeuronOut[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][21]~75_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][21]~q\);

-- Location: LCCOMB_X13_Y17_N2
\c3|compAddv0[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[21]~10_combout\ = (\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[5][21]~q\))) # (!\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[4][21]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][21]~q\,
	datab => \c3|geomNeuronOut[5][21]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[21]~10_combout\);

-- Location: FF_X16_Y18_N1
\c3|geomNeuronOut[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~19_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[1][30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[1][21]~q\);

-- Location: FF_X16_Y18_N7
\c3|geomNeuronOut[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~19_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[0][30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[0][21]~q\);

-- Location: LCCOMB_X16_Y18_N6
\c3|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux48~0_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[1][21]~q\) # ((!\c3|currGeomNeuronId\(1))))) # (!\c3|currGeomNeuronId\(0) & (((\c3|geomNeuronOut[0][21]~q\ & \c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[1][21]~q\,
	datac => \c3|geomNeuronOut[0][21]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux48~0_combout\);

-- Location: LCCOMB_X16_Y15_N18
\c3|geomNeuronOut[2][21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[2][21]~76_combout\ = !\c3|geomNeuronOut~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~19_combout\,
	combout => \c3|geomNeuronOut[2][21]~76_combout\);

-- Location: FF_X16_Y15_N19
\c3|geomNeuronOut[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[2][21]~76_combout\,
	ena => \c3|geomNeuronOut[2][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[2][21]~q\);

-- Location: LCCOMB_X16_Y15_N8
\c3|geomNeuronOut[3][21]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[3][21]~77_combout\ = !\c3|geomNeuronOut~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~19_combout\,
	combout => \c3|geomNeuronOut[3][21]~77_combout\);

-- Location: FF_X16_Y15_N9
\c3|geomNeuronOut[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[3][21]~77_combout\,
	ena => \c3|geomNeuronOut[3][30]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[3][21]~q\);

-- Location: LCCOMB_X16_Y15_N10
\c3|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux48~1_combout\ = (\c3|Mux48~0_combout\ & (((\c3|currGeomNeuronId\(1)) # (!\c3|geomNeuronOut[3][21]~q\)))) # (!\c3|Mux48~0_combout\ & (!\c3|geomNeuronOut[2][21]~q\ & ((!\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux48~0_combout\,
	datab => \c3|geomNeuronOut[2][21]~q\,
	datac => \c3|geomNeuronOut[3][21]~q\,
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|Mux48~1_combout\);

-- Location: FF_X13_Y17_N3
\c3|compAddv0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[21]~10_combout\,
	asdata => \c3|Mux48~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(21));

-- Location: LCCOMB_X13_Y17_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\ = (\c3|compAddv0\(20)) # ((\c3|compAddv0\(21)) # ((\c3|compAddv0\(19)) # (\c3|compAddv0\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(20),
	datab => \c3|compAddv0\(21),
	datac => \c3|compAddv0\(19),
	datad => \c3|compAddv0\(22),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\);

-- Location: LCCOMB_X12_Y17_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\ = (\c3|compAddv0\(14)) # ((\c3|compAddv0\(13)) # ((\c3|compAddv0\(12)) # (\c3|compAddv0\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(14),
	datab => \c3|compAddv0\(13),
	datac => \c3|compAddv0\(12),
	datad => \c3|compAddv0\(11),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\);

-- Location: LCCOMB_X12_Y17_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\ = (\c3|compAddv0\(10)) # ((\c3|compAddv0\(9)) # ((\c3|compAddv0\(8)) # (\c3|compAddv0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(10),
	datab => \c3|compAddv0\(9),
	datac => \c3|compAddv0\(8),
	datad => \c3|compAddv0\(7),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\);

-- Location: LCCOMB_X12_Y17_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\);

-- Location: LCCOMB_X12_Y15_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\);

-- Location: FF_X11_Y15_N31
\c3|compAddv1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(21),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(21));

-- Location: LCCOMB_X11_Y15_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & ((\c3|compAddv0\(21)) # ((\c3|compAddv1\(21) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\ & (((\c3|compAddv1\(21) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	datab => \c3|compAddv0\(21),
	datac => \c3|compAddv1\(21),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\);

-- Location: LCCOMB_X12_Y13_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~57_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[20]~56_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~9_combout\);

-- Location: LCCOMB_X12_Y13_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~9_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~9_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[21]~55_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~9_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\);

-- Location: LCCOMB_X12_Y13_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[22]~10_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\);

-- Location: LCCOMB_X12_Y13_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[22]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(20)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|compAddv0\(20),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[22]~4_combout\);

-- Location: FF_X12_Y13_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22));

-- Location: LCCOMB_X13_Y14_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[22]~5_combout\ = (\c3|compAddv1\(20) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\)))) # 
-- (!\c3|compAddv1\(20) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(20),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[22]~5_combout\);

-- Location: FF_X13_Y14_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[22]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22));

-- Location: LCCOMB_X13_Y13_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\);

-- Location: LCCOMB_X13_Y12_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[21]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[21]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & ((\c3|compAddv1\(19)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datab => \c3|compAddv1\(19),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[21]~6_combout\);

-- Location: FF_X13_Y12_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[21]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21));

-- Location: LCCOMB_X16_Y9_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\);

-- Location: LCCOMB_X13_Y12_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[21]~5_combout\ = (\c3|compAddv0\(19) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\)))) # 
-- (!\c3|compAddv0\(19) & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(19),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[21]~5_combout\);

-- Location: FF_X13_Y12_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[21]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21));

-- Location: LCCOMB_X17_Y9_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(7) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(7),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LCCOMB_X17_Y9_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(8) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(8),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\);

-- Location: FF_X17_Y9_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(8));

-- Location: LCCOMB_X13_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\);

-- Location: LCCOMB_X13_Y10_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\);

-- Location: LCCOMB_X13_Y10_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(7) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(7),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LCCOMB_X13_Y10_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(8) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(8),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\);

-- Location: FF_X13_Y10_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(8));

-- Location: LCCOMB_X14_Y10_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(7) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(21),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~4_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(7),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LCCOMB_X14_Y10_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(8) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(22),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~3_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(8),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\);

-- Location: FF_X14_Y10_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(8));

-- Location: LCCOMB_X17_Y10_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(7) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~4_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(21),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(7),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LCCOMB_X17_Y10_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(8) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(22),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~3_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(8),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\);

-- Location: FF_X17_Y10_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(8));

-- Location: LCCOMB_X18_Y10_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(8))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(8),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(8),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~9_combout\);

-- Location: LCCOMB_X18_Y10_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~9_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(8)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~9_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(8))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(8),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~9_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~10_combout\);

-- Location: LCCOMB_X18_Y10_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[22]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[22]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~8_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~10_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~8_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[22]~2_combout\);

-- Location: FF_X18_Y10_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[22]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(22));

-- Location: LCCOMB_X19_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder20|altpriority_encoder12|zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder20|altpriority_encoder12|zero~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(24) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(25) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(22) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(24),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(25),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(22),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(23),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder20|altpriority_encoder12|zero~0_combout\);

-- Location: LCCOMB_X19_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\ & 
-- (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder20|altpriority_encoder12|zero~0_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder20|altpriority_encoder12|zero~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder20|altpriority_encoder12|zero~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~11_combout\);

-- Location: LCCOMB_X18_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(6) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(8) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(9) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(6),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(8),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(9),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(7),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\);

-- Location: LCCOMB_X18_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~3_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(4) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(3) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(2) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(4),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(5),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~3_combout\);

-- Location: LCCOMB_X18_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~19_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~11_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~3_combout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~11_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~19_combout\);

-- Location: LCCOMB_X22_Y12_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[2]~3_combout\ = !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~19_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[2]~3_combout\);

-- Location: FF_X22_Y12_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2));

-- Location: LCCOMB_X23_Y14_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[10]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[10]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[10]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[10]~6_combout\);

-- Location: FF_X23_Y14_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[10]~6_combout\,
	sclr => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(10));

-- Location: LCCOMB_X21_Y14_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[7]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~16_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~14_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~14_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[7]~9_combout\);

-- Location: FF_X21_Y14_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(7));

-- Location: LCCOMB_X18_Y14_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(7) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(7) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(7),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(7));

-- Location: FF_X18_Y14_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(7));

-- Location: LCCOMB_X18_Y14_N6
\c3|geomNeuronOut~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~33_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(7)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(7),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(7),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|geomNeuronOut~33_combout\);

-- Location: LCCOMB_X11_Y17_N16
\c3|geomNeuronOut[5][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][7]~feeder_combout\ = \c3|geomNeuronOut~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~33_combout\,
	combout => \c3|geomNeuronOut[5][7]~feeder_combout\);

-- Location: FF_X11_Y17_N17
\c3|geomNeuronOut[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][7]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][7]~q\);

-- Location: LCCOMB_X14_Y17_N28
\c3|compMulv0[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[7]~15_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[5][7]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][7]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[4][7]~q\,
	combout => \c3|compMulv0[7]~15_combout\);

-- Location: LCCOMB_X16_Y18_N8
\c3|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux30~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|currNeuronsLayerArrayId\(0)) # ((!\c3|geomNeuronOut[1][7]~q\)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|currNeuronsLayerArrayId\(0) & ((!\c3|geomNeuronOut[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|currNeuronsLayerArrayId\(0),
	datac => \c3|geomNeuronOut[1][7]~q\,
	datad => \c3|geomNeuronOut[0][7]~q\,
	combout => \c3|Mux30~0_combout\);

-- Location: LCCOMB_X17_Y18_N30
\c3|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux30~1_combout\ = (\c3|Mux30~0_combout\ & (((\c3|geomNeuronOut[3][7]~q\)) # (!\c3|currNeuronsLayerArrayId\(0)))) # (!\c3|Mux30~0_combout\ & (\c3|currNeuronsLayerArrayId\(0) & ((\c3|geomNeuronOut[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux30~0_combout\,
	datab => \c3|currNeuronsLayerArrayId\(0),
	datac => \c3|geomNeuronOut[3][7]~q\,
	datad => \c3|geomNeuronOut[2][7]~q\,
	combout => \c3|Mux30~1_combout\);

-- Location: FF_X14_Y17_N29
\c3|compMulv0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[7]~15_combout\,
	asdata => \c3|Mux30~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(7));

-- Location: FF_X22_Y21_N31
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT30\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe51~q\);

-- Location: LCCOMB_X22_Y19_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[7]~16_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~24_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~24_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~22_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[7]~16_combout\);

-- Location: FF_X22_Y19_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(6));

-- Location: FF_X19_Y19_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[6]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(6));

-- Location: LCCOMB_X19_Y16_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[6]~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(7)))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(6),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(7),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[6]~1_combout\);

-- Location: FF_X19_Y16_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(6));

-- Location: LCCOMB_X21_Y14_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[6]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~14_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~12_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[7]~14_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[6]~7_combout\);

-- Location: FF_X21_Y14_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(6));

-- Location: LCCOMB_X17_Y14_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(6) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(6) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(6),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(6));

-- Location: FF_X17_Y14_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(6));

-- Location: LCCOMB_X16_Y14_N16
\c3|geomNeuronOut~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~17_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(6)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(6),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(6),
	combout => \c3|geomNeuronOut~17_combout\);

-- Location: LCCOMB_X10_Y17_N8
\c3|geomNeuronOut[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][6]~feeder_combout\ = \c3|geomNeuronOut~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~17_combout\,
	combout => \c3|geomNeuronOut[5][6]~feeder_combout\);

-- Location: FF_X10_Y17_N9
\c3|geomNeuronOut[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][6]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][6]~q\);

-- Location: LCCOMB_X9_Y17_N8
\c3|compMulv0[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[6]~14_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[5][6]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[4][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[5][6]~q\,
	datad => \c3|geomNeuronOut[4][6]~q\,
	combout => \c3|compMulv0[6]~14_combout\);

-- Location: LCCOMB_X12_Y18_N8
\c3|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux31~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (\c3|currNeuronsLayerArraySubId~q\)) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[1][6]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- ((!\c3|geomNeuronOut[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[1][6]~q\,
	datad => \c3|geomNeuronOut[0][6]~q\,
	combout => \c3|Mux31~0_combout\);

-- Location: LCCOMB_X17_Y16_N22
\c3|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux31~1_combout\ = (\c3|Mux31~0_combout\ & ((\c3|geomNeuronOut[3][6]~q\) # ((!\c3|currNeuronsLayerArrayId\(0))))) # (!\c3|Mux31~0_combout\ & (((\c3|geomNeuronOut[2][6]~q\ & \c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][6]~q\,
	datab => \c3|Mux31~0_combout\,
	datac => \c3|geomNeuronOut[2][6]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux31~1_combout\);

-- Location: FF_X9_Y17_N9
\c3|compMulv0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[6]~14_combout\,
	asdata => \c3|Mux31~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(6));

-- Location: FF_X22_Y20_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT18\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe63~q\);

-- Location: LCCOMB_X22_Y19_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[14]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[14]~9_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~38_combout\))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~36_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~38_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[14]~9_combout\);

-- Location: FF_X22_Y19_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(13));

-- Location: FF_X19_Y18_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[13]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(13));

-- Location: FF_X19_Y18_N1
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(12));

-- Location: LCCOMB_X19_Y16_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[12]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[12]~11_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(13))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(13),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(12),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[12]~11_combout\);

-- Location: FF_X19_Y16_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[12]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(12));

-- Location: FF_X12_Y12_N13
\c3|compAddv1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(12),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(12));

-- Location: LCCOMB_X12_Y13_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[14]~13_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & ((\c3|compAddv1\(12)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~3_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datab => \c3|compAddv1\(12),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[14]~13_combout\);

-- Location: FF_X12_Y13_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14));

-- Location: LCCOMB_X16_Y10_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(14),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~11_combout\);

-- Location: FF_X17_Y9_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(0));

-- Location: FF_X13_Y10_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(0));

-- Location: FF_X14_Y10_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(0));

-- Location: FF_X17_Y10_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(0));

-- Location: LCCOMB_X17_Y8_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~25_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(0))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~25_combout\);

-- Location: LCCOMB_X17_Y8_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~26_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~25_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(0)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~25_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(0))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~25_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~26_combout\);

-- Location: LCCOMB_X17_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[14]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~24_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~26_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~24_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[14]~10_combout\);

-- Location: FF_X17_Y11_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(14));

-- Location: FF_X21_Y11_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(14));

-- Location: LCCOMB_X21_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~29_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(14)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(15),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(14),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~29_combout\);

-- Location: LCCOMB_X22_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~37_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~18_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~29_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~18_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~37_combout\);

-- Location: LCCOMB_X23_Y12_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[15]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~24_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~37_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[11]~24_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[15]~9_combout\);

-- Location: LCCOMB_X23_Y12_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~26_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~23_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~26_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~7_combout\);

-- Location: LCCOMB_X23_Y12_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~7_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[15]~9_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[15]~9_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~8_combout\);

-- Location: FF_X23_Y12_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[15]~8_combout\,
	sclr => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(15));

-- Location: LCCOMB_X22_Y14_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~24_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(14) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~23\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(14) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~23\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~25\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(14) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(14),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~23\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~24_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X21_Y14_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[12]~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(15))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~24_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(15),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~24_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[12]~14_combout\);

-- Location: FF_X21_Y14_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(12));

-- Location: LCCOMB_X18_Y14_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(12) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(12) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(12),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(12));

-- Location: FF_X18_Y14_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(12));

-- Location: LCCOMB_X16_Y17_N22
\c3|geomNeuronOut~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~28_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(12))) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(12),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(12),
	combout => \c3|geomNeuronOut~28_combout\);

-- Location: LCCOMB_X8_Y17_N6
\c3|geomNeuronOut[4][12]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][12]~90_combout\ = !\c3|geomNeuronOut~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~28_combout\,
	combout => \c3|geomNeuronOut[4][12]~90_combout\);

-- Location: FF_X8_Y17_N7
\c3|geomNeuronOut[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][12]~90_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][12]~q\);

-- Location: LCCOMB_X12_Y17_N30
\c3|compAddv0[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[12]~19_combout\ = (\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[5][12]~q\))) # (!\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[4][12]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][12]~q\,
	datab => \c3|geomNeuronOut[5][12]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[12]~19_combout\);

-- Location: LCCOMB_X16_Y17_N26
\c3|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux57~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[1][12]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[0][12]~q\))))) # (!\c3|currGeomNeuronId\(1) & (((\c3|currGeomNeuronId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][12]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[0][12]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|Mux57~0_combout\);

-- Location: LCCOMB_X16_Y17_N4
\c3|Mux57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux57~1_combout\ = (\c3|Mux57~0_combout\ & ((\c3|currGeomNeuronId\(1)) # ((!\c3|geomNeuronOut[3][12]~q\)))) # (!\c3|Mux57~0_combout\ & (!\c3|currGeomNeuronId\(1) & ((!\c3|geomNeuronOut[2][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux57~0_combout\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[3][12]~q\,
	datad => \c3|geomNeuronOut[2][12]~q\,
	combout => \c3|Mux57~1_combout\);

-- Location: FF_X12_Y17_N31
\c3|compAddv0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[12]~19_combout\,
	asdata => \c3|Mux57~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(12));

-- Location: LCCOMB_X12_Y12_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\ = (\c3|compAddv0\(12) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ & \c3|compAddv1\(12))))) # (!\c3|compAddv0\(12) & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\ & 
-- \c3|compAddv1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(12),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~41_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[22]~40_combout\,
	datad => \c3|compAddv1\(12),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\);

-- Location: LCCOMB_X11_Y12_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~45_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[12]~46_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_trailing_zeros_cnt_data[14]~45_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~4_combout\);

-- Location: LCCOMB_X11_Y12_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~17_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~4_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[14]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~17_combout\);

-- Location: LCCOMB_X11_Y12_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[13]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~24_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[13]~17_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~24_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[13]~5_combout\);

-- Location: LCCOMB_X13_Y12_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~4_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~4_combout\);

-- Location: LCCOMB_X13_Y12_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~4_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[13]~5_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~5_combout\);

-- Location: LCCOMB_X12_Y12_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[13]~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & ((\c3|compAddv1\(11)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~5_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~5_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~5_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|compAddv1\(11),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[13]~14_combout\);

-- Location: FF_X12_Y12_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[13]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(13));

-- Location: LCCOMB_X14_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(13) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~5_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(13) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~5_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(13)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~5_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(13) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~5_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(13),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(13),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~COUT\);

-- Location: FF_X14_Y11_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(13));

-- Location: LCCOMB_X16_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(13) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~5_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(13) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~5_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(13)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~5_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(13) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~5_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(13),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(13),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~COUT\);

-- Location: FF_X16_Y11_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(13));

-- Location: LCCOMB_X17_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[13]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(13))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(13),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[13]~0_combout\);

-- Location: FF_X17_Y11_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[13]~0_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]~26_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(13));

-- Location: FF_X21_Y11_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(13));

-- Location: LCCOMB_X21_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~18_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(12)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(12),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~18_combout\);

-- Location: LCCOMB_X22_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~19_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~17_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~18_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~17_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~19_combout\);

-- Location: LCCOMB_X23_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[17]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[17]~31_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~29_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~30_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[15]~29_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[17]~31_combout\);

-- Location: LCCOMB_X23_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[17]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~19_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[17]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[13]~19_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[17]~31_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[17]~7_combout\);

-- Location: FF_X13_Y10_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(7));

-- Location: FF_X17_Y9_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(7));

-- Location: FF_X14_Y10_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(7));

-- Location: FF_X17_Y10_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(7));

-- Location: LCCOMB_X18_Y10_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~17_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(7))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(7),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(7),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~17_combout\);

-- Location: LCCOMB_X18_Y10_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~18_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~17_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(7))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~17_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(7)))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(7),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(7),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~17_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~18_combout\);

-- Location: LCCOMB_X18_Y10_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[21]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~10_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[21]~10_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~18_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[21]~5_combout\);

-- Location: FF_X18_Y10_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[21]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(21));

-- Location: FF_X24_Y11_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(21));

-- Location: LCCOMB_X24_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[21]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[21]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(20))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(20),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(21),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[21]~1_combout\);

-- Location: LCCOMB_X24_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[21]~28_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~27_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[21]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[21]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~27_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[21]~28_combout\);

-- Location: FF_X24_Y11_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(24));

-- Location: FF_X24_Y11_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(23));

-- Location: FF_X24_Y11_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(22));

-- Location: LCCOMB_X24_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[23]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[23]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(22)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(23),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(22),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[23]~0_combout\);

-- Location: LCCOMB_X24_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2)) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\);

-- Location: FF_X24_Y11_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(25));

-- Location: LCCOMB_X24_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\);

-- Location: LCCOMB_X24_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[23]~0_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(25) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[23]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(25),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~0_combout\);

-- Location: LCCOMB_X24_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[21]~28_combout\) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(24) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[21]~28_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(24),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~1_combout\);

-- Location: LCCOMB_X23_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[17]~7_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[17]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[25]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~3_combout\);

-- Location: FF_X23_Y11_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~3_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[9]~0_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(25));

-- Location: LCCOMB_X23_Y12_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\);

-- Location: LCCOMB_X23_Y12_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\ & 
-- (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[23]~0_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[23]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[19]~36_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~4_combout\);

-- Location: LCCOMB_X23_Y12_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~4_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[15]~9_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~4_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[21]~1_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[15]~9_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[21]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~5_combout\);

-- Location: LCCOMB_X22_Y12_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7]~10_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~5_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7]~10_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~6_combout\);

-- Location: FF_X22_Y12_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(23));

-- Location: LCCOMB_X24_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[22]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[22]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(21)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(22),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(21),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[22]~2_combout\);

-- Location: LCCOMB_X22_Y12_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[20]~3_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[22]~2_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[20]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[22]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~7_combout\);

-- Location: LCCOMB_X22_Y12_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[14]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~7_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~10_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[10]~7_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[14]~0_combout\);

-- Location: LCCOMB_X22_Y12_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~7_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~7_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[14]~0_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~7_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[18]~38_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[14]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~8_combout\);

-- Location: LCCOMB_X22_Y12_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6]~11_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~8_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6]~11_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~9_combout\);

-- Location: FF_X22_Y12_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(22));

-- Location: LCCOMB_X23_Y14_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[13]~1_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[21]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[13]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[21]~28_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~10_combout\);

-- Location: LCCOMB_X23_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~10_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~12_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~10_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[17]~31_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[17]~31_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]~7_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~10_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~11_combout\);

-- Location: FF_X23_Y11_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[21]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(21));

-- Location: LCCOMB_X22_Y13_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(21) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(21) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~11\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(21),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~11\);

-- Location: LCCOMB_X22_Y13_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(22) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~11\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(22) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~11\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(22) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(22),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~11\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~12_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y13_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(23) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(23) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~15\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(23),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~15\);

-- Location: LCCOMB_X22_Y13_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(24) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~15\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(24) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~15\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(24) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(24),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~15\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~16_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y13_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(25) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(25) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~19\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(25),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~19\);

-- Location: LCCOMB_X22_Y13_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ = !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~19\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\);

-- Location: LCCOMB_X21_Y14_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[5]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~12_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~10_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~10_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[6]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[5]~8_combout\);

-- Location: FF_X21_Y14_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(5));

-- Location: LCCOMB_X18_Y14_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(5) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(5) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(5),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(5));

-- Location: FF_X18_Y14_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(5));

-- Location: LCCOMB_X13_Y18_N4
\c3|geomNeuronOut~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~34_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(5))) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(5),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(5),
	combout => \c3|geomNeuronOut~34_combout\);

-- Location: LCCOMB_X11_Y17_N8
\c3|geomNeuronOut[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][5]~feeder_combout\ = \c3|geomNeuronOut~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~34_combout\,
	combout => \c3|geomNeuronOut[5][5]~feeder_combout\);

-- Location: FF_X11_Y17_N9
\c3|geomNeuronOut[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][5]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][5]~q\);

-- Location: LCCOMB_X13_Y19_N0
\c3|compMulv0[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[5]~13_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[5][5]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][5]~q\,
	datab => \c3|geomNeuronOut[4][5]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[5]~13_combout\);

-- Location: LCCOMB_X12_Y18_N24
\c3|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux32~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (\c3|currNeuronsLayerArraySubId~q\)) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[1][5]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- (\c3|geomNeuronOut[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[0][5]~q\,
	datad => \c3|geomNeuronOut[1][5]~q\,
	combout => \c3|Mux32~0_combout\);

-- Location: LCCOMB_X13_Y18_N12
\c3|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux32~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux32~0_combout\ & (\c3|geomNeuronOut[3][5]~q\)) # (!\c3|Mux32~0_combout\ & ((\c3|geomNeuronOut[2][5]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (\c3|Mux32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|Mux32~0_combout\,
	datac => \c3|geomNeuronOut[3][5]~q\,
	datad => \c3|geomNeuronOut[2][5]~q\,
	combout => \c3|Mux32~1_combout\);

-- Location: FF_X13_Y19_N1
\c3|compMulv0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[5]~13_combout\,
	asdata => \c3|Mux32~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(5));

-- Location: FF_X22_Y20_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out4~DATAOUT23\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe73~q\);

-- Location: LCCOMB_X22_Y20_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~48_combout\ = ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~q\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe75~q\ $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~47\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~49\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe75~q\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~47\))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe75~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe75~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~47\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~48_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~49\);

-- Location: LCCOMB_X22_Y20_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~50_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe77~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~49\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe77~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~49\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~51\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~49\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe77~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe77~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~49\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~50_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~51\);

-- Location: LCCOMB_X23_Y18_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[20]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[20]~3_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~50_combout\))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~48_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~50_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[20]~3_combout\);

-- Location: FF_X23_Y18_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(19));

-- Location: LCCOMB_X19_Y18_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~61_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(18) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~60\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(18) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~60\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~62\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(18) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(18),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[17]~60\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~61_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~62\);

-- Location: LCCOMB_X19_Y18_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~63_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(19) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~62\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(19) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~62\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~64\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~62\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(19),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~62\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~63_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~64\);

-- Location: LCCOMB_X19_Y18_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~65_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(20) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~64\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(20) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~64\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~66\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(20) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(20),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~64\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~65_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~66\);

-- Location: LCCOMB_X19_Y18_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~67_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(21) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~66\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(21) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~66\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~68\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~66\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(21),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~66\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~67_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~68\);

-- Location: LCCOMB_X19_Y18_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~69_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(22) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~68\ $ (GND))) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(22) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~68\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~70\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(22) & !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(22),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~68\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~69_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~70\);

-- Location: FF_X19_Y18_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(22));

-- Location: LCCOMB_X19_Y18_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]~71_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(23) & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~70\)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(23) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~70\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]~72\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~70\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(23),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[22]~70\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]~71_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]~72\);

-- Location: FF_X19_Y18_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(23));

-- Location: LCCOMB_X18_Y15_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) 
-- & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(23)))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~0_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(22),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(23),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~1_combout\);

-- Location: LCCOMB_X18_Y15_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a13\) # 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~1_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~1_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~2_combout\);

-- Location: FF_X18_Y15_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(22));

-- Location: FF_X11_Y15_N5
\c3|compAddv1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(22),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(22));

-- Location: LCCOMB_X13_Y12_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & ((\c3|compAddv1\(22)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datab => \c3|compAddv1\(22),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~3_combout\);

-- Location: FF_X13_Y12_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24));

-- Location: LCCOMB_X13_Y12_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4_combout\) # ((\c3|compAddv0\(22) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & (\c3|compAddv0\(22) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\,
	datab => \c3|compAddv0\(22),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~2_combout\);

-- Location: FF_X13_Y12_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24));

-- Location: LCCOMB_X14_Y10_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\);

-- Location: LCCOMB_X13_Y13_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\);

-- Location: LCCOMB_X10_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[23]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[23]~4_combout\ = (\c3|compAddv1\(21) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\)))) # 
-- (!\c3|compAddv1\(21) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(21),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[23]~4_combout\);

-- Location: FF_X10_Y11_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23));

-- Location: LCCOMB_X13_Y10_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(9) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(9),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LCCOMB_X13_Y10_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(10) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(10),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\);

-- Location: FF_X13_Y10_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(10));

-- Location: LCCOMB_X16_Y10_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\);

-- Location: LCCOMB_X16_Y10_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\);

-- Location: LCCOMB_X17_Y9_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(9) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(9),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LCCOMB_X17_Y9_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(10) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(10),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\);

-- Location: FF_X17_Y9_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(10));

-- Location: LCCOMB_X14_Y10_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(9) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(23),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~2_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(9),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LCCOMB_X14_Y10_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(10) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(24),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~1_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(10),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\);

-- Location: FF_X14_Y10_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(10));

-- Location: LCCOMB_X17_Y10_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(9) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~2_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(9),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LCCOMB_X17_Y10_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(10) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24) $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(24),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(10),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\);

-- Location: FF_X17_Y10_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(10));

-- Location: LCCOMB_X18_Y10_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(10))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(10),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(10),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~5_combout\);

-- Location: LCCOMB_X18_Y10_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~5_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(10))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~5_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(10)))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(10),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(10),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~6_combout\);

-- Location: LCCOMB_X18_Y10_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[24]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[24]~0_combout\);

-- Location: FF_X18_Y10_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(24));

-- Location: LCCOMB_X17_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~6_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(14) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(13)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(11) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(14),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(11),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(12),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~6_combout\);

-- Location: LCCOMB_X17_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(17)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(16) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(15)) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(15),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(16),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(17),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~7_combout\);

-- Location: LCCOMB_X19_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~8_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(20) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(19)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(18) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(19),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(18),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(20),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~8_combout\);

-- Location: LCCOMB_X19_Y11_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(23)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(22) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~8_combout\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(22),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(21),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(23),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~9_combout\);

-- Location: LCCOMB_X18_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~3_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(4) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(3)) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(2) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(2),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(3),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~3_combout\);

-- Location: LCCOMB_X18_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(7)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(6) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(5)) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(6),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(5),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(7),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~4_combout\);

-- Location: LCCOMB_X19_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(9)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(8) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(9),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(8),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~5_combout\);

-- Location: LCCOMB_X19_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(25)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~5_combout\) 
-- # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(24) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(24),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~9_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(25),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~10_combout\);

-- Location: LCCOMB_X21_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[0]~1_combout\ = !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~10_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[0]~1_combout\);

-- Location: FF_X22_Y11_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0));

-- Location: LCCOMB_X22_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(6)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(7),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(6),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~14_combout\);

-- Location: LCCOMB_X23_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~23_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~12_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[9]~14_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~12_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~23_combout\);

-- Location: LCCOMB_X23_Y12_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7]~10_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~26_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[7]~23_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~26_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7]~10_combout\);

-- Location: LCCOMB_X22_Y12_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(7) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7]~10_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(7));

-- Location: FF_X22_Y12_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(7));

-- Location: LCCOMB_X21_Y14_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[4]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~10_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~8_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[5]~10_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~8_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[4]~6_combout\);

-- Location: FF_X21_Y14_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(4));

-- Location: LCCOMB_X17_Y14_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(4) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(4) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(4));

-- Location: FF_X17_Y14_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(4));

-- Location: LCCOMB_X13_Y18_N22
\c3|geomNeuronOut~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~35_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(4))) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(4),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(4),
	combout => \c3|geomNeuronOut~35_combout\);

-- Location: LCCOMB_X11_Y17_N2
\c3|geomNeuronOut[4][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][4]~feeder_combout\ = \c3|geomNeuronOut~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~35_combout\,
	combout => \c3|geomNeuronOut[4][4]~feeder_combout\);

-- Location: FF_X11_Y17_N3
\c3|geomNeuronOut[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][4]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][4]~q\);

-- Location: LCCOMB_X13_Y19_N6
\c3|compMulv0[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[4]~12_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][4]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][4]~q\,
	datab => \c3|geomNeuronOut[5][4]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[4]~12_combout\);

-- Location: LCCOMB_X12_Y18_N4
\c3|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux33~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[1][4]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((\c3|geomNeuronOut[0][4]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][4]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[0][4]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux33~0_combout\);

-- Location: LCCOMB_X13_Y18_N0
\c3|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux33~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux33~0_combout\ & (\c3|geomNeuronOut[3][4]~q\)) # (!\c3|Mux33~0_combout\ & ((\c3|geomNeuronOut[2][4]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (\c3|Mux33~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|Mux33~0_combout\,
	datac => \c3|geomNeuronOut[3][4]~q\,
	datad => \c3|geomNeuronOut[2][4]~q\,
	combout => \c3|Mux33~1_combout\);

-- Location: FF_X13_Y19_N7
\c3|compMulv0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[4]~12_combout\,
	asdata => \c3|Mux33~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(4));

-- Location: FF_X22_Y21_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT28\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe47~q\);

-- Location: LCCOMB_X22_Y19_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[5]~18_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~20_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~20_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~18_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[5]~18_combout\);

-- Location: FF_X22_Y19_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(4));

-- Location: FF_X19_Y19_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(4));

-- Location: FF_X19_Y19_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(3));

-- Location: LCCOMB_X19_Y19_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[3]~19_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(4))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(4),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(3),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[3]~19_combout\);

-- Location: FF_X19_Y19_N1
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(3));

-- Location: LCCOMB_X21_Y14_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[3]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~8_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~6_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[4]~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[3]~5_combout\);

-- Location: FF_X21_Y14_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(3));

-- Location: LCCOMB_X17_Y14_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(3) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(3) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(3),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(3));

-- Location: FF_X17_Y14_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(3));

-- Location: LCCOMB_X16_Y14_N12
\c3|geomNeuronOut~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~36_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(3)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(3),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(3),
	combout => \c3|geomNeuronOut~36_combout\);

-- Location: LCCOMB_X11_Y17_N30
\c3|geomNeuronOut[4][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][3]~feeder_combout\ = \c3|geomNeuronOut~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~36_combout\,
	combout => \c3|geomNeuronOut[4][3]~feeder_combout\);

-- Location: FF_X11_Y17_N31
\c3|geomNeuronOut[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][3]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][3]~q\);

-- Location: LCCOMB_X13_Y19_N4
\c3|compMulv0[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[3]~11_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][3]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][3]~q\,
	datab => \c3|geomNeuronOut[5][3]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[3]~11_combout\);

-- Location: LCCOMB_X14_Y16_N18
\c3|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux34~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0)) # (!\c3|geomNeuronOut[1][3]~q\)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[0][3]~q\ & ((!\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[0][3]~q\,
	datac => \c3|geomNeuronOut[1][3]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux34~0_combout\);

-- Location: LCCOMB_X14_Y16_N8
\c3|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux34~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux34~0_combout\ & (\c3|geomNeuronOut[3][3]~q\)) # (!\c3|Mux34~0_combout\ & ((\c3|geomNeuronOut[2][3]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[3][3]~q\,
	datac => \c3|geomNeuronOut[2][3]~q\,
	datad => \c3|Mux34~0_combout\,
	combout => \c3|Mux34~1_combout\);

-- Location: FF_X13_Y19_N5
\c3|compMulv0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[3]~11_combout\,
	asdata => \c3|Mux34~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(3));

-- Location: FF_X22_Y21_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT26\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe43~q\);

-- Location: LCCOMB_X22_Y19_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[3]~20_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~16_combout\))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~14_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~16_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[3]~20_combout\);

-- Location: FF_X22_Y19_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(2));

-- Location: FF_X19_Y19_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(2));

-- Location: LCCOMB_X19_Y19_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[2]~20_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(3)))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(2),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(3),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[2]~20_combout\);

-- Location: FF_X19_Y19_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(2));

-- Location: LCCOMB_X21_Y14_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[2]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~6_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~4_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[3]~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[2]~2_combout\);

-- Location: FF_X21_Y14_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(2));

-- Location: LCCOMB_X17_Y14_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(2) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(2),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(2));

-- Location: FF_X17_Y14_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(2));

-- Location: LCCOMB_X13_Y18_N20
\c3|geomNeuronOut~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~37_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(2)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(2),
	combout => \c3|geomNeuronOut~37_combout\);

-- Location: LCCOMB_X8_Y17_N22
\c3|geomNeuronOut[4][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][2]~feeder_combout\ = \c3|geomNeuronOut~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~37_combout\,
	combout => \c3|geomNeuronOut[4][2]~feeder_combout\);

-- Location: FF_X8_Y17_N23
\c3|geomNeuronOut[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][2]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][2]~q\);

-- Location: LCCOMB_X10_Y18_N16
\c3|compMulv0[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[2]~10_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][2]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[4][2]~q\,
	datad => \c3|geomNeuronOut[5][2]~q\,
	combout => \c3|compMulv0[2]~10_combout\);

-- Location: LCCOMB_X11_Y18_N14
\c3|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux35~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (\c3|currNeuronsLayerArraySubId~q\)) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[1][2]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- ((!\c3|geomNeuronOut[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[1][2]~q\,
	datad => \c3|geomNeuronOut[0][2]~q\,
	combout => \c3|Mux35~0_combout\);

-- Location: LCCOMB_X13_Y18_N8
\c3|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux35~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux35~0_combout\ & ((\c3|geomNeuronOut[3][2]~q\))) # (!\c3|Mux35~0_combout\ & (\c3|geomNeuronOut[2][2]~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[2][2]~q\,
	datac => \c3|geomNeuronOut[3][2]~q\,
	datad => \c3|Mux35~0_combout\,
	combout => \c3|Mux35~1_combout\);

-- Location: FF_X10_Y18_N17
\c3|compMulv0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[2]~10_combout\,
	asdata => \c3|Mux35~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(2));

-- Location: LCCOMB_X24_Y21_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out2~DATAOUT25\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~feeder_combout\);

-- Location: FF_X24_Y21_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe41~q\);

-- Location: LCCOMB_X23_Y21_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[2]~21_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~14_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~14_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~12_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[2]~21_combout\);

-- Location: FF_X23_Y21_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(1));

-- Location: FF_X19_Y19_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(1));

-- Location: FF_X19_Y19_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(0));

-- Location: LCCOMB_X19_Y19_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[0]~22_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(1))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(1),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(0),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[0]~22_combout\);

-- Location: FF_X19_Y19_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(0));

-- Location: FF_X11_Y14_N17
\c3|compAddv1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(0),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(0));

-- Location: LCCOMB_X12_Y14_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~5_combout\ = (\c3|compAddv1\(3)) # ((\c3|compAddv1\(5)) # ((\c3|compAddv1\(6)) # (\c3|compAddv1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(3),
	datab => \c3|compAddv1\(5),
	datac => \c3|compAddv1\(6),
	datad => \c3|compAddv1\(4),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~5_combout\);

-- Location: LCCOMB_X12_Y14_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\ = (\c3|compAddv1\(0)) # ((\c3|compAddv1\(2)) # ((\c3|compAddv1\(1)) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(0),
	datab => \c3|compAddv1\(2),
	datac => \c3|compAddv1\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\);

-- Location: LCCOMB_X12_Y14_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~1_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\);

-- Location: LCCOMB_X12_Y14_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w248w[0]~0_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w248w[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\);

-- Location: LCCOMB_X13_Y12_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range800w[24]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\);

-- Location: LCCOMB_X12_Y10_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\);

-- Location: LCCOMB_X11_Y12_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~11_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[17]~24_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[21]~22_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~11_combout\);

-- Location: LCCOMB_X11_Y12_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~11_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range842w[9]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~11_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~12_combout\);

-- Location: LCCOMB_X12_Y10_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[9]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~12_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[9]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[9]~0_combout\);

-- Location: FF_X12_Y10_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[9]~0_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7),
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|ALT_INV_result[8]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(9));

-- Location: FF_X16_Y11_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(9));

-- Location: FF_X14_Y11_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(9));

-- Location: LCCOMB_X18_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[9]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(9)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(9),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(9),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[9]~4_combout\);

-- Location: FF_X18_Y11_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[9]~4_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[10]~3_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(9));

-- Location: FF_X21_Y11_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(9));

-- Location: LCCOMB_X21_Y11_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(9))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(9),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(10),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~6_combout\);

-- Location: LCCOMB_X21_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~22_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~6_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~6_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[14]~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~22_combout\);

-- Location: LCCOMB_X22_Y12_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[16]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~22_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[12]~22_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[16]~35_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[16]~8_combout\);

-- Location: LCCOMB_X24_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(23)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(24) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(23),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(24),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~2_combout\);

-- Location: LCCOMB_X24_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~2_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[20]~33_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~2_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[22]~2_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range686w[22]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[25]~5_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[20]~33_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~3_combout\);

-- Location: LCCOMB_X22_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[24]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[16]~8_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[16]~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w770w[24]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[24]~0_combout\);

-- Location: FF_X22_Y12_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[24]~0_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range750w[8]~1_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(24));

-- Location: LCCOMB_X21_Y13_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[22]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[22]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~16_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(24),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~16_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[22]~0_combout\);

-- Location: FF_X21_Y13_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[22]~0_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18_combout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(22));

-- Location: LCCOMB_X17_Y15_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5_wi[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5_wi\(22) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(22) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(22),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5_wi\(22));

-- Location: FF_X17_Y15_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5_wi\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(22));

-- Location: LCCOMB_X17_Y15_N0
\c3|geomNeuronOut~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~18_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(22))) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(22),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(22),
	combout => \c3|geomNeuronOut~18_combout\);

-- Location: LCCOMB_X13_Y17_N26
\c3|geomNeuronOut[5][22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][22]~70_combout\ = !\c3|geomNeuronOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~18_combout\,
	combout => \c3|geomNeuronOut[5][22]~70_combout\);

-- Location: FF_X13_Y17_N27
\c3|geomNeuronOut[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][22]~70_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][22]~q\);

-- Location: LCCOMB_X14_Y17_N0
\c3|compMulv0[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[22]~30_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[5][22]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[4][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][22]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[4][22]~q\,
	combout => \c3|compMulv0[22]~30_combout\);

-- Location: LCCOMB_X18_Y17_N30
\c3|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux15~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (((\c3|currNeuronsLayerArraySubId~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[1][22]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- (!\c3|geomNeuronOut[0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[0][22]~q\,
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[1][22]~q\,
	combout => \c3|Mux15~0_combout\);

-- Location: LCCOMB_X14_Y17_N22
\c3|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux15~1_combout\ = (\c3|Mux15~0_combout\ & (((!\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[3][22]~q\))) # (!\c3|Mux15~0_combout\ & (((!\c3|geomNeuronOut[2][22]~q\ & \c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][22]~q\,
	datab => \c3|geomNeuronOut[2][22]~q\,
	datac => \c3|Mux15~0_combout\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux15~1_combout\);

-- Location: FF_X14_Y17_N1
\c3|compMulv0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[22]~30_combout\,
	asdata => \c3|Mux15~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(22));

-- Location: FF_X22_Y20_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe79~q\);

-- Location: LCCOMB_X22_Y20_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~52_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe78~q\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~51\ $ (GND))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe78~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~51\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~53\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe78~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe78~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~51\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~52_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~53\);

-- Location: LCCOMB_X22_Y20_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~54_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe79~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~53\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe79~q\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~53\) # (GND)))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~55\ = CARRY((!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~53\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe79~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe79~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~53\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~54_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~55\);

-- Location: LCCOMB_X23_Y18_N8
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[22]~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~54_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~54_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~52_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[22]~1_combout\);

-- Location: FF_X23_Y18_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(21));

-- Location: FF_X19_Y18_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[21]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(21));

-- Location: LCCOMB_X18_Y15_N14
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~2_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(22)))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(21),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(22),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~2_combout\);

-- Location: FF_X18_Y15_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(21));

-- Location: LCCOMB_X21_Y13_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[21]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[21]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(23),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[21]~1_combout\);

-- Location: FF_X21_Y13_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[21]~1_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[22]~0_combout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(21));

-- Location: LCCOMB_X17_Y15_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(21) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(21),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(21));

-- Location: FF_X17_Y15_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(21));

-- Location: LCCOMB_X16_Y15_N26
\c3|geomNeuronOut~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~19_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(21)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(21),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(21),
	combout => \c3|geomNeuronOut~19_combout\);

-- Location: LCCOMB_X11_Y17_N26
\c3|geomNeuronOut[4][21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][21]~74_combout\ = !\c3|geomNeuronOut~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~19_combout\,
	combout => \c3|geomNeuronOut[4][21]~74_combout\);

-- Location: FF_X11_Y17_N27
\c3|geomNeuronOut[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][21]~74_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][21]~q\);

-- Location: LCCOMB_X14_Y17_N10
\c3|compMulv0[21]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[21]~29_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[5][21]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[4][21]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][21]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][21]~q\,
	combout => \c3|compMulv0[21]~29_combout\);

-- Location: LCCOMB_X16_Y18_N0
\c3|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux16~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|currNeuronsLayerArrayId\(0)) # ((\c3|geomNeuronOut[1][21]~q\)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|geomNeuronOut[0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|currNeuronsLayerArrayId\(0),
	datac => \c3|geomNeuronOut[1][21]~q\,
	datad => \c3|geomNeuronOut[0][21]~q\,
	combout => \c3|Mux16~0_combout\);

-- Location: LCCOMB_X16_Y15_N14
\c3|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux16~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux16~0_combout\ & (!\c3|geomNeuronOut[3][21]~q\)) # (!\c3|Mux16~0_combout\ & ((!\c3|geomNeuronOut[2][21]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[3][21]~q\,
	datac => \c3|Mux16~0_combout\,
	datad => \c3|geomNeuronOut[2][21]~q\,
	combout => \c3|Mux16~1_combout\);

-- Location: FF_X14_Y17_N11
\c3|compMulv0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[21]~29_combout\,
	asdata => \c3|Mux16~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(21));

-- Location: FF_X22_Y20_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe81~q\);

-- Location: LCCOMB_X22_Y20_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~56_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~q\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~55\ $ (GND))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~q\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~55\ & VCC))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~57\ = CARRY((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~q\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~q\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~55\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~56_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~57\);

-- Location: LCCOMB_X22_Y20_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~57\ $ 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe81~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe81~q\,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~57\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\);

-- Location: FF_X22_Y20_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb_p0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb_p0~q\);

-- Location: LCCOMB_X19_Y16_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb_p0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb_p0~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~feeder_combout\);

-- Location: FF_X19_Y16_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~q\);

-- Location: LCCOMB_X19_Y16_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|expmod[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(0) = \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) $ (\c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_man_product_msb~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|expmod\(0));

-- Location: LCCOMB_X18_Y15_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(0) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~0_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~0_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(0));

-- Location: FF_X18_Y15_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(0));

-- Location: FF_X17_Y8_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\(1));

-- Location: LCCOMB_X18_Y12_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\(1) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~10_combout\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\(1) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~10_combout\ $ (VCC)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~1\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\(1) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[0]~10_combout\,
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~0_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~1\);

-- Location: LCCOMB_X18_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~0_combout\ $ (VCC))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~0_combout\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~0_combout\,
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(0),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]~COUT\);

-- Location: FF_X18_Y12_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(0));

-- Location: LCCOMB_X19_Y12_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[0]~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[0]~0_combout\);

-- Location: FF_X19_Y12_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(0));

-- Location: LCCOMB_X21_Y12_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~0_combout\ = (\rtl~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(0) $ (VCC))) # (!\rtl~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(0) & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~1\ = CARRY((\rtl~0_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(0),
	datad => VCC,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~0_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~1\);

-- Location: FF_X21_Y12_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(0));

-- Location: LCCOMB_X17_Y15_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(0) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(0));

-- Location: FF_X17_Y15_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(0));

-- Location: LCCOMB_X17_Y15_N6
\c3|geomNeuronOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~1_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(0)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(0),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(0),
	combout => \c3|geomNeuronOut~1_combout\);

-- Location: LCCOMB_X10_Y17_N24
\c3|geomNeuronOut[4][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][23]~feeder_combout\ = \c3|geomNeuronOut~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~1_combout\,
	combout => \c3|geomNeuronOut[4][23]~feeder_combout\);

-- Location: FF_X10_Y17_N25
\c3|geomNeuronOut[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][23]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][23]~q\);

-- Location: LCCOMB_X14_Y15_N16
\c3|compAddv0[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[23]~7_combout\ = (\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[5][23]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[4][23]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][23]~q\,
	datab => \c3|geomNeuronOut[5][23]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[23]~7_combout\);

-- Location: LCCOMB_X16_Y16_N16
\c3|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux46~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[1][23]~q\))) # (!\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[0][23]~q\)))) # (!\c3|currGeomNeuronId\(1) & (((\c3|currGeomNeuronId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[0][23]~q\,
	datab => \c3|geomNeuronOut[1][23]~q\,
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|Mux46~0_combout\);

-- Location: LCCOMB_X17_Y16_N28
\c3|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux46~1_combout\ = (\c3|Mux46~0_combout\ & ((\c3|currGeomNeuronId\(1)) # ((\c3|geomNeuronOut[3][23]~q\)))) # (!\c3|Mux46~0_combout\ & (!\c3|currGeomNeuronId\(1) & (\c3|geomNeuronOut[2][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux46~0_combout\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][23]~q\,
	datad => \c3|geomNeuronOut[3][23]~q\,
	combout => \c3|Mux46~1_combout\);

-- Location: FF_X14_Y15_N17
\c3|compAddv0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[23]~7_combout\,
	asdata => \c3|Mux46~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(23));

-- Location: LCCOMB_X14_Y15_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[0]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((\c3|compAddv1\(23)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|compAddv0\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|compAddv0\(23),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datad => \c3|compAddv1\(23),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1_wi[0]~0_combout\);

-- Location: LCCOMB_X18_Y12_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\(1) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~1\ & VCC)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~1\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\(1) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~1\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~1\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~3\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\(1) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~1\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\(1) & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~1\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~1\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y12_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(1) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[1]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[0]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(1),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[1]~COUT\);

-- Location: FF_X18_Y12_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(1));

-- Location: LCCOMB_X19_Y12_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[1]~1_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[1]~1_combout\);

-- Location: FF_X19_Y12_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(1));

-- Location: LCCOMB_X21_Y12_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(1) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~1\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(1) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~1\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~3\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~1\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(1),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~1\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~2_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~3\);

-- Location: FF_X21_Y12_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(1));

-- Location: LCCOMB_X17_Y15_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(1) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(1));

-- Location: FF_X17_Y15_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(1));

-- Location: LCCOMB_X16_Y15_N24
\c3|geomNeuronOut~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~16_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(1)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(1),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(1),
	combout => \c3|geomNeuronOut~16_combout\);

-- Location: LCCOMB_X7_Y17_N12
\c3|geomNeuronOut[4][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][24]~feeder_combout\ = \c3|geomNeuronOut~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~16_combout\,
	combout => \c3|geomNeuronOut[4][24]~feeder_combout\);

-- Location: FF_X7_Y17_N13
\c3|geomNeuronOut[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][24]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][24]~q\);

-- Location: LCCOMB_X13_Y16_N14
\c3|compMulv0[24]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[24]~1_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][24]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][24]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][24]~q\,
	datab => \c3|geomNeuronOut[5][24]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[24]~1_combout\);

-- Location: LCCOMB_X16_Y16_N8
\c3|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux13~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[1][24]~q\) # ((\c3|currNeuronsLayerArrayId\(0))))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((\c3|geomNeuronOut[0][24]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[1][24]~q\,
	datac => \c3|geomNeuronOut[0][24]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux13~0_combout\);

-- Location: LCCOMB_X16_Y16_N2
\c3|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux13~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux13~0_combout\ & (\c3|geomNeuronOut[3][24]~q\)) # (!\c3|Mux13~0_combout\ & ((\c3|geomNeuronOut[2][24]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[3][24]~q\,
	datac => \c3|Mux13~0_combout\,
	datad => \c3|geomNeuronOut[2][24]~q\,
	combout => \c3|Mux13~1_combout\);

-- Location: FF_X13_Y16_N15
\c3|compMulv0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[24]~1_combout\,
	asdata => \c3|Mux13~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(24));

-- Location: LCCOMB_X14_Y18_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~13_combout\ = ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a25\ $ (\c3|compMulv0\(25) $ 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~12\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~14\ = CARRY((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a25\ & ((\c3|compMulv0\(25)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~12\))) # (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a25\ & (\c3|compMulv0\(25) & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a25\,
	datab => \c3|compMulv0\(25),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[1]~12\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~13_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~14\);

-- Location: FF_X14_Y18_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(2));

-- Location: LCCOMB_X21_Y15_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[2]~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(2),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[2]~feeder_combout\);

-- Location: FF_X21_Y15_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(2));

-- Location: FF_X21_Y15_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(2));

-- Location: FF_X19_Y15_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(2));

-- Location: LCCOMB_X18_Y15_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(2) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~4_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(2));

-- Location: FF_X18_Y15_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(2));

-- Location: LCCOMB_X18_Y12_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~19_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~3\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~19_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~3\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~5\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~19_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[2]~19_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~3\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~4_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y12_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(2) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~4_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a9\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[1]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~4_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a9\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[1]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~4_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[1]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~4_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[1]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(2),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]~COUT\);

-- Location: FF_X18_Y12_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(2));

-- Location: LCCOMB_X19_Y12_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[2]~2_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(2),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[2]~2_combout\);

-- Location: FF_X19_Y12_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(2));

-- Location: LCCOMB_X21_Y12_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~3\ $ (GND))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(2) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~3\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~5\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(2) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(2),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~3\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~4_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~5\);

-- Location: FF_X21_Y12_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(2));

-- Location: LCCOMB_X17_Y15_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(2) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(2) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(2));

-- Location: FF_X17_Y15_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(2));

-- Location: LCCOMB_X17_Y15_N12
\c3|geomNeuronOut~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~15_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(2)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(2),
	combout => \c3|geomNeuronOut~15_combout\);

-- Location: LCCOMB_X8_Y17_N24
\c3|geomNeuronOut[4][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][25]~feeder_combout\ = \c3|geomNeuronOut~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~15_combout\,
	combout => \c3|geomNeuronOut[4][25]~feeder_combout\);

-- Location: FF_X8_Y17_N25
\c3|geomNeuronOut[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][25]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][25]~q\);

-- Location: LCCOMB_X13_Y16_N0
\c3|compMulv0[25]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[25]~2_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][25]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][25]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][25]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][25]~q\,
	combout => \c3|compMulv0[25]~2_combout\);

-- Location: LCCOMB_X17_Y16_N30
\c3|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux12~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (\c3|currNeuronsLayerArraySubId~q\)) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[1][25]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- ((!\c3|geomNeuronOut[0][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[1][25]~q\,
	datad => \c3|geomNeuronOut[0][25]~q\,
	combout => \c3|Mux12~0_combout\);

-- Location: LCCOMB_X17_Y16_N24
\c3|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux12~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux12~0_combout\ & ((\c3|geomNeuronOut[3][25]~q\))) # (!\c3|Mux12~0_combout\ & (\c3|geomNeuronOut[2][25]~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[2][25]~q\,
	datac => \c3|Mux12~0_combout\,
	datad => \c3|geomNeuronOut[3][25]~q\,
	combout => \c3|Mux12~1_combout\);

-- Location: FF_X13_Y16_N1
\c3|compMulv0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[25]~2_combout\,
	asdata => \c3|Mux12~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(25));

-- Location: LCCOMB_X14_Y18_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~15_combout\ = (\c3|compMulv0\(26) & ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~14\ & VCC)) # (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~14\)))) # (!\c3|compMulv0\(26) & ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\ & 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~14\)) # (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~14\) # (GND)))))
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~16\ = CARRY((\c3|compMulv0\(26) & (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\ & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~14\)) # (!\c3|compMulv0\(26) & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~14\) # 
-- (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(26),
	datab => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a26\,
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[2]~14\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~15_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~16\);

-- Location: FF_X14_Y18_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(3));

-- Location: FF_X14_Y18_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(3));

-- Location: FF_X21_Y15_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(3));

-- Location: FF_X19_Y15_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(3));

-- Location: LCCOMB_X18_Y15_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(3) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~6_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(3));

-- Location: FF_X18_Y15_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(3));

-- Location: FF_X12_Y15_N15
\c3|compAddv1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(3),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(26));

-- Location: LCCOMB_X10_Y15_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~6_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub2|auto_generated|op_1~6_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[3]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\);

-- Location: LCCOMB_X10_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[3]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range820w[23]~36_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\);

-- Location: LCCOMB_X10_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[23]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(21)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23]~5_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\,
	datad => \c3|compAddv0\(21),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[23]~3_combout\);

-- Location: FF_X10_Y11_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(23));

-- Location: FF_X17_Y9_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(9));

-- Location: FF_X14_Y10_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(9));

-- Location: FF_X17_Y10_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(9));

-- Location: LCCOMB_X18_Y10_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~7_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(9)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(9),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(9),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~7_combout\);

-- Location: FF_X13_Y10_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(9));

-- Location: LCCOMB_X18_Y10_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~7_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(9)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~7_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(9))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(9),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(9),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~8_combout\);

-- Location: LCCOMB_X18_Y10_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[23]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[23]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~6_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]~8_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[23]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[23]~1_combout\);

-- Location: FF_X18_Y10_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(23));

-- Location: LCCOMB_X19_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~2_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(19) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(19),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(18),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~2_combout\);

-- Location: LCCOMB_X17_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~12_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(14) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(15) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(12)) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(14),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(12),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(15),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~12_combout\);

-- Location: LCCOMB_X19_Y11_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~13_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~2_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(17)) 
-- # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(16)) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(17),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(16),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~13_combout\);

-- Location: LCCOMB_X19_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(20)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(21)) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(20),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(21),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~14_combout\);

-- Location: LCCOMB_X18_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(4)) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(5),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~15_combout\);

-- Location: LCCOMB_X18_Y11_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~4_combout\ = 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~4_combout\);

-- Location: LCCOMB_X18_Y11_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~15_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(8)) 
-- # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(9)) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~15_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(8),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(9),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~16_combout\);

-- Location: LCCOMB_X19_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~17_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(24)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(25)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(24),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(25),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~16_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~17_combout\);

-- Location: LCCOMB_X19_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~17_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(23) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~14_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(23),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~14_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(22),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~17_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\);

-- Location: LCCOMB_X21_Y12_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[1]~2_combout\ = !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~18_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[1]~2_combout\);

-- Location: FF_X21_Y12_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1));

-- Location: LCCOMB_X22_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~25_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_dffe31\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~25_combout\);

-- Location: LCCOMB_X23_Y12_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~15_combout\ = 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~25_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[3]~25_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~14_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[5]~11_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~15_combout\);

-- Location: LCCOMB_X23_Y14_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(3) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3]~15_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(3));

-- Location: FF_X23_Y14_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(3));

-- Location: LCCOMB_X21_Y14_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[0]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~2_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~0_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[0]~4_combout\);

-- Location: FF_X21_Y14_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(0));

-- Location: LCCOMB_X17_Y14_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(0) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(0));

-- Location: FF_X17_Y14_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(0));

-- Location: LCCOMB_X12_Y16_N2
\c3|geomNeuronOut~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~39_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(0))) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(0),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(0),
	combout => \c3|geomNeuronOut~39_combout\);

-- Location: LCCOMB_X7_Y17_N28
\c3|geomNeuronOut[4][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][0]~feeder_combout\ = \c3|geomNeuronOut~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~39_combout\,
	combout => \c3|geomNeuronOut[4][0]~feeder_combout\);

-- Location: FF_X7_Y17_N29
\c3|geomNeuronOut[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][0]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][0]~q\);

-- Location: LCCOMB_X13_Y16_N24
\c3|compMulv0[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[0]~8_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][0]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][0]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][0]~q\,
	combout => \c3|compMulv0[0]~8_combout\);

-- Location: LCCOMB_X11_Y18_N22
\c3|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux37~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (((\c3|currNeuronsLayerArraySubId~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[1][0]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- (!\c3|geomNeuronOut[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[0][0]~q\,
	datac => \c3|geomNeuronOut[1][0]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|Mux37~0_combout\);

-- Location: LCCOMB_X12_Y16_N6
\c3|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux37~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux37~0_combout\ & ((\c3|geomNeuronOut[3][0]~q\))) # (!\c3|Mux37~0_combout\ & (\c3|geomNeuronOut[2][0]~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[2][0]~q\,
	datac => \c3|geomNeuronOut[3][0]~q\,
	datad => \c3|Mux37~0_combout\,
	combout => \c3|Mux37~1_combout\);

-- Location: FF_X13_Y16_N25
\c3|compMulv0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[0]~8_combout\,
	asdata => \c3|Mux37~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(0));

-- Location: FF_X21_Y20_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe54~q\);

-- Location: LCCOMB_X22_Y19_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[8]~15_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~26_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~26_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~24_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[8]~15_combout\);

-- Location: FF_X22_Y19_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(7));

-- Location: FF_X19_Y19_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[7]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(7));

-- Location: LCCOMB_X19_Y16_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[7]~16_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(8)))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(7),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(8),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[7]~16_combout\);

-- Location: FF_X19_Y16_N7
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(7));

-- Location: FF_X11_Y11_N7
\c3|compAddv1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(7),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(7));

-- Location: LCCOMB_X11_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\ = (\c3|compAddv1\(7)) # ((\c3|compAddv1\(8)) # ((\c3|compAddv1\(9)) # (\c3|compAddv1\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(7),
	datab => \c3|compAddv1\(8),
	datac => \c3|compAddv1\(9),
	datad => \c3|compAddv1\(10),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\);

-- Location: LCCOMB_X11_Y15_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~1_combout\ = (\c3|compAddv1\(16)) # ((\c3|compAddv1\(18)) # ((\c3|compAddv1\(17)) # (\c3|compAddv1\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(16),
	datab => \c3|compAddv1\(18),
	datac => \c3|compAddv1\(17),
	datad => \c3|compAddv1\(15),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~1_combout\);

-- Location: LCCOMB_X12_Y12_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~2_combout\ = (\c3|compAddv1\(11)) # ((\c3|compAddv1\(14)) # ((\c3|compAddv1\(12)) # (\c3|compAddv1\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(11),
	datab => \c3|compAddv1\(14),
	datac => \c3|compAddv1\(12),
	datad => \c3|compAddv1\(13),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~2_combout\);

-- Location: LCCOMB_X11_Y15_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~0_combout\ = (\c3|compAddv1\(19)) # ((\c3|compAddv1\(22)) # ((\c3|compAddv1\(20)) # (\c3|compAddv1\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(19),
	datab => \c3|compAddv1\(22),
	datac => \c3|compAddv1\(20),
	datad => \c3|compAddv1\(21),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~0_combout\);

-- Location: LCCOMB_X11_Y15_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~1_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~2_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\);

-- Location: LCCOMB_X13_Y14_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\);

-- Location: LCCOMB_X10_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[15]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & (\c3|compAddv1\(13)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~1_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\ & \c3|compAddv1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[24]~0_combout\,
	datac => \c3|compAddv1\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[15]~12_combout\);

-- Location: FF_X10_Y11_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[15]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15));

-- Location: LCCOMB_X12_Y10_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(15),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~10_combout\);

-- Location: FF_X17_Y9_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(1));

-- Location: FF_X14_Y10_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(1));

-- Location: FF_X17_Y10_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(1));

-- Location: LCCOMB_X17_Y11_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~23_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(1)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~23_combout\);

-- Location: FF_X13_Y10_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(1));

-- Location: LCCOMB_X17_Y11_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~24_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~23_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(1)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~23_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(1))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~23_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~24_combout\);

-- Location: LCCOMB_X17_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[15]~9_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~22_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[14]~24_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]~22_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[15]~9_combout\);

-- Location: FF_X17_Y11_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(15));

-- Location: LCCOMB_X17_Y11_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(15) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(16) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(14) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(15),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(16),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(14),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(17),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\);

-- Location: LCCOMB_X17_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|wire_altpriority_encoder8_w_lg_zero894w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|wire_altpriority_encoder8_w_lg_zero894w\(3) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~4_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|wire_altpriority_encoder8_w_lg_zero894w\(3));

-- Location: LCCOMB_X18_Y12_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|wire_altpriority_encoder8_w_lg_zero894w\(3) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~5\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|wire_altpriority_encoder8_w_lg_zero894w\(3) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~5\) # (GND))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\ & (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~5\))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~7\ = CARRY(((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|wire_altpriority_encoder8_w_lg_zero894w\(3))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|wire_altpriority_encoder8_w_lg_zero894w\(3),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~5\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y12_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~7\ & VCC)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~7\ $ (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~9\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~7\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~8_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y12_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10_combout\ = !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~9\
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~11\ = CARRY(!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~9\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y12_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~11\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X18_Y12_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(3) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[3]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[2]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(3),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[3]~COUT\);

-- Location: LCCOMB_X18_Y12_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(4) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~8_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a7\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[3]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~8_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a7\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[3]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~8_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[3]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~8_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[3]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(4),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]~COUT\);

-- Location: LCCOMB_X18_Y12_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(5) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[5]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[4]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(5),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[5]~COUT\);

-- Location: LCCOMB_X18_Y12_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(6) = ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a5\ $ (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[5]~COUT\)))) # (GND)
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a5\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[5]~COUT\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[5]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[5]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(6),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]~COUT\);

-- Location: LCCOMB_X18_Y12_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(7) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[7]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[6]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(7),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LCCOMB_X18_Y12_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(8) = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\ $ 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[7]~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub4|auto_generated|op_1~12_combout\,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella[7]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(8));

-- Location: FF_X18_Y12_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8));

-- Location: FF_X18_Y12_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(3));

-- Location: LCCOMB_X19_Y12_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[3]~3_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(3),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[3]~3_combout\);

-- Location: FF_X19_Y12_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(3));

-- Location: LCCOMB_X21_Y12_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(3) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~5\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(3) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~5\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~7\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~5\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(3),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~5\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~6_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~7\);

-- Location: FF_X21_Y12_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(3));

-- Location: LCCOMB_X17_Y15_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(3) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(3) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(3));

-- Location: FF_X17_Y15_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(3));

-- Location: LCCOMB_X12_Y16_N4
\c3|geomNeuronOut~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~14_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(3))) # (!\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(3),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(3),
	combout => \c3|geomNeuronOut~14_combout\);

-- Location: LCCOMB_X14_Y15_N22
\c3|geomNeuronOut[5][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][26]~feeder_combout\ = \c3|geomNeuronOut~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~14_combout\,
	combout => \c3|geomNeuronOut[5][26]~feeder_combout\);

-- Location: FF_X14_Y15_N23
\c3|geomNeuronOut[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][26]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][26]~q\);

-- Location: LCCOMB_X13_Y16_N30
\c3|compMulv0[26]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[26]~3_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[5][26]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[4][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][26]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[4][26]~q\,
	combout => \c3|compMulv0[26]~3_combout\);

-- Location: LCCOMB_X16_Y16_N0
\c3|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux11~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[1][26]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((!\c3|geomNeuronOut[0][26]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][26]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[0][26]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux11~0_combout\);

-- Location: LCCOMB_X12_Y16_N16
\c3|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux11~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux11~0_combout\ & (!\c3|geomNeuronOut[3][26]~q\)) # (!\c3|Mux11~0_combout\ & ((!\c3|geomNeuronOut[2][26]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][26]~q\,
	datab => \c3|currNeuronsLayerArrayId\(0),
	datac => \c3|geomNeuronOut[2][26]~q\,
	datad => \c3|Mux11~0_combout\,
	combout => \c3|Mux11~1_combout\);

-- Location: FF_X13_Y16_N31
\c3|compMulv0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[26]~3_combout\,
	asdata => \c3|Mux11~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(26));

-- Location: FF_X14_Y18_N9
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(4));

-- Location: LCCOMB_X21_Y15_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[4]~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(4),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[4]~feeder_combout\);

-- Location: FF_X21_Y15_N31
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(4));

-- Location: FF_X21_Y15_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(4));

-- Location: FF_X19_Y15_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(4));

-- Location: LCCOMB_X18_Y15_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(4) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0)) # ((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~8_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(4));

-- Location: FF_X18_Y15_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(4));

-- Location: FF_X18_Y12_N9
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(4));

-- Location: LCCOMB_X19_Y12_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[4]~4_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(4),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[4]~4_combout\);

-- Location: FF_X19_Y12_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(4));

-- Location: LCCOMB_X21_Y12_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~8_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(4) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~7\ $ (GND))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(4) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~7\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~9\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(4) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(4),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~7\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~8_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~9\);

-- Location: FF_X21_Y12_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(4));

-- Location: LCCOMB_X21_Y13_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(4) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(4) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(4),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(4));

-- Location: FF_X21_Y13_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(4));

-- Location: LCCOMB_X13_Y14_N10
\c3|geomNeuronOut~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~13_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(4)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(4),
	combout => \c3|geomNeuronOut~13_combout\);

-- Location: LCCOMB_X13_Y15_N0
\c3|geomNeuronOut[5][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][27]~feeder_combout\ = \c3|geomNeuronOut~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~13_combout\,
	combout => \c3|geomNeuronOut[5][27]~feeder_combout\);

-- Location: FF_X13_Y15_N1
\c3|geomNeuronOut[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][27]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][27]~q\);

-- Location: LCCOMB_X13_Y15_N14
\c3|compAddv0[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[27]~3_combout\ = (\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[5][27]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[4][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[5][27]~q\,
	datad => \c3|geomNeuronOut[4][27]~q\,
	combout => \c3|compAddv0[27]~3_combout\);

-- Location: LCCOMB_X16_Y16_N10
\c3|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux42~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[1][27]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[0][27]~q\))))) # (!\c3|currGeomNeuronId\(1) & (\c3|currGeomNeuronId\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|geomNeuronOut[1][27]~q\,
	datad => \c3|geomNeuronOut[0][27]~q\,
	combout => \c3|Mux42~0_combout\);

-- Location: LCCOMB_X17_Y16_N26
\c3|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux42~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux42~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux42~0_combout\ & (!\c3|geomNeuronOut[3][27]~q\)) # (!\c3|Mux42~0_combout\ & ((!\c3|geomNeuronOut[2][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][27]~q\,
	datab => \c3|geomNeuronOut[2][27]~q\,
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|Mux42~0_combout\,
	combout => \c3|Mux42~1_combout\);

-- Location: FF_X13_Y15_N15
\c3|compAddv0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[27]~3_combout\,
	asdata => \c3|Mux42~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(27));

-- Location: LCCOMB_X13_Y15_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\ = (\c3|compAddv0\(30)) # ((\c3|compAddv0\(28)) # ((\c3|compAddv0\(27)) # (\c3|compAddv0\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(30),
	datab => \c3|compAddv0\(28),
	datac => \c3|compAddv0\(27),
	datad => \c3|compAddv0\(29),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\);

-- Location: LCCOMB_X14_Y15_N8
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0));

-- Location: LCCOMB_X11_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0)) # ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\);

-- Location: LCCOMB_X13_Y13_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[10]~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & ((\c3|compAddv0\(8)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~11_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|compAddv0\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10]~11_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[10]~16_combout\);

-- Location: FF_X13_Y13_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(10));

-- Location: LCCOMB_X13_Y13_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~8_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(10) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(10),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~8_combout\);

-- Location: FF_X14_Y11_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(10));

-- Location: FF_X16_Y11_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(10));

-- Location: LCCOMB_X17_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[10]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(10))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(10),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(10),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[10]~3_combout\);

-- Location: FF_X17_Y11_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[10]~3_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[11]~2_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(10));

-- Location: LCCOMB_X17_Y11_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(10) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(12) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(13) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(10),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(12),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(11),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\);

-- Location: LCCOMB_X19_Y11_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\);

-- Location: FF_X19_Y11_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4));

-- Location: LCCOMB_X22_Y14_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(4) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4]~13_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(4));

-- Location: FF_X22_Y14_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(4));

-- Location: LCCOMB_X21_Y14_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[1]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~4_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~2_combout\))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[2]~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[1]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[1]~3_combout\);

-- Location: FF_X21_Y14_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(1));

-- Location: LCCOMB_X17_Y14_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(1) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(1) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(1),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(1));

-- Location: FF_X17_Y14_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(1));

-- Location: LCCOMB_X12_Y16_N12
\c3|geomNeuronOut~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~38_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(1))) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(1),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(1),
	combout => \c3|geomNeuronOut~38_combout\);

-- Location: LCCOMB_X10_Y16_N2
\c3|geomNeuronOut[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][1]~feeder_combout\ = \c3|geomNeuronOut~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~38_combout\,
	combout => \c3|geomNeuronOut[5][1]~feeder_combout\);

-- Location: FF_X10_Y16_N3
\c3|geomNeuronOut[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][1]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][1]~q\);

-- Location: LCCOMB_X11_Y16_N14
\c3|compAddv0[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[1]~30_combout\ = (\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[5][1]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][1]~q\,
	datab => \c3|geomNeuronOut[4][1]~q\,
	datad => \c3|currGeomNeuronId\(0),
	combout => \c3|compAddv0[1]~30_combout\);

-- Location: LCCOMB_X11_Y18_N12
\c3|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux68~0_combout\ = (\c3|currGeomNeuronId\(0) & (((!\c3|currGeomNeuronId\(1))) # (!\c3|geomNeuronOut[1][1]~q\))) # (!\c3|currGeomNeuronId\(0) & (((\c3|currGeomNeuronId\(1) & \c3|geomNeuronOut[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][1]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|geomNeuronOut[0][1]~q\,
	combout => \c3|Mux68~0_combout\);

-- Location: LCCOMB_X12_Y16_N0
\c3|Mux68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux68~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux68~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux68~0_combout\ & (\c3|geomNeuronOut[3][1]~q\)) # (!\c3|Mux68~0_combout\ & ((\c3|geomNeuronOut[2][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][1]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][1]~q\,
	datad => \c3|Mux68~0_combout\,
	combout => \c3|Mux68~1_combout\);

-- Location: FF_X11_Y16_N15
\c3|compAddv0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[1]~30_combout\,
	asdata => \c3|Mux68~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(1));

-- Location: LCCOMB_X11_Y14_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~5_combout\ = (\c3|compAddv0\(4)) # ((\c3|compAddv0\(5)) # ((\c3|compAddv0\(3)) # (\c3|compAddv0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(4),
	datab => \c3|compAddv0\(5),
	datac => \c3|compAddv0\(3),
	datad => \c3|compAddv0\(6),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~5_combout\);

-- Location: LCCOMB_X11_Y14_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\ = (\c3|compAddv0\(1)) # ((\c3|compAddv0\(2)) # ((\c3|compAddv0\(0)) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(1),
	datab => \c3|compAddv0\(2),
	datac => \c3|compAddv0\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~5_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\);

-- Location: LCCOMB_X12_Y14_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w\(0));

-- Location: LCCOMB_X14_Y15_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\ = (\c3|compAddv0\(26) & (\c3|compAddv0\(25) & (\c3|compAddv0\(24) & \c3|compAddv0\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(26),
	datab => \c3|compAddv0\(25),
	datac => \c3|compAddv0\(24),
	datad => \c3|compAddv0\(23),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\);

-- Location: LCCOMB_X13_Y14_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe1_wi\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe1_wi~combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe1_wi~combout\);

-- Location: FF_X13_Y14_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe1_wi~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe1~q\);

-- Location: FF_X13_Y14_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe2~q\);

-- Location: LCCOMB_X13_Y14_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe21~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe21~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe2~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe21~feeder_combout\);

-- Location: FF_X13_Y14_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe21~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe21~q\);

-- Location: LCCOMB_X18_Y13_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe31~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe31~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe21~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe21~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe31~feeder_combout\);

-- Location: FF_X18_Y13_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe31~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe31~q\);

-- Location: LCCOMB_X18_Y13_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe3~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe31~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe31~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe3~feeder_combout\);

-- Location: FF_X18_Y13_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe3~q\);

-- Location: LCCOMB_X21_Y12_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe4~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe3~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe4~feeder_combout\);

-- Location: FF_X21_Y12_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe4~q\);

-- Location: FF_X18_Y12_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(5));

-- Location: LCCOMB_X19_Y12_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[5]~5_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(5),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[5]~5_combout\);

-- Location: FF_X19_Y12_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(5));

-- Location: LCCOMB_X21_Y12_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~10_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(5) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~9\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(5) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~9\) # (GND)))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~11\ = CARRY((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~9\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(5),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~9\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~10_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y12_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~10_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~10_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~8_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~1_combout\);

-- Location: LCCOMB_X21_Y12_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~4_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~6_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~2_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~4_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~6_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~0_combout\);

-- Location: FF_X18_Y12_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(6));

-- Location: LCCOMB_X19_Y12_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[6]~6_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(6),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[6]~6_combout\);

-- Location: FF_X19_Y12_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_denormal_result_w558w559w[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(6));

-- Location: LCCOMB_X21_Y12_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(6) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~11\ $ (GND))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(6) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~11\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~13\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(6) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(6),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~11\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~12_combout\,
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~13\);

-- Location: FF_X18_Y12_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(7));

-- Location: LCCOMB_X19_Y12_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~3_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(7),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~3_combout\);

-- Location: FF_X19_Y12_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(7));

-- Location: LCCOMB_X21_Y12_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~14_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~13\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe3\(7),
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~13\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X21_Y12_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~1_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~12_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w[0]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~12_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~14_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w\(0));

-- Location: FF_X21_Y12_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rounded_res_infinity_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_rounded_res_max_w_range620w622w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rounded_res_infinity_dffe4~q\);

-- Location: LCCOMB_X19_Y12_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(4) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(3) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(2) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(4),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~1_combout\);

-- Location: LCCOMB_X19_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(6) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(7) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(6),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(7),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(5),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~0_combout\);

-- Location: LCCOMB_X19_Y12_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~1_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(0) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~2_combout\);

-- Location: FF_X19_Y12_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_res_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_max_w_range555w561w[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_res_dffe3~q\);

-- Location: FF_X21_Y12_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_res_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_res_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_res_dffe4~q\);

-- Location: LCCOMB_X21_Y12_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe4~q\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rounded_res_infinity_dffe4~q\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_res_dffe4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_infinite_dffe4~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rounded_res_infinity_dffe4~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_res_dffe4~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\);

-- Location: FF_X21_Y12_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(5));

-- Location: LCCOMB_X21_Y14_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(5) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(5),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(5));

-- Location: FF_X21_Y14_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(5));

-- Location: LCCOMB_X17_Y15_N16
\c3|geomNeuronOut~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~12_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(5)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(5),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(5),
	combout => \c3|geomNeuronOut~12_combout\);

-- Location: FF_X13_Y14_N9
\c3|geomNeuronOut[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|geomNeuronOut~12_combout\,
	sload => VCC,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][28]~q\);

-- Location: LCCOMB_X13_Y16_N6
\c3|compMulv0[28]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[28]~5_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[5][28]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[4][28]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][28]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][28]~q\,
	combout => \c3|compMulv0[28]~5_combout\);

-- Location: LCCOMB_X16_Y16_N28
\c3|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux9~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[1][28]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((!\c3|geomNeuronOut[0][28]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][28]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[0][28]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux9~0_combout\);

-- Location: LCCOMB_X17_Y16_N14
\c3|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux9~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux9~0_combout\ & (!\c3|geomNeuronOut[3][28]~q\)) # (!\c3|Mux9~0_combout\ & ((!\c3|geomNeuronOut[2][28]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[3][28]~q\,
	datac => \c3|geomNeuronOut[2][28]~q\,
	datad => \c3|Mux9~0_combout\,
	combout => \c3|Mux9~1_combout\);

-- Location: FF_X13_Y16_N7
\c3|compMulv0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[28]~5_combout\,
	asdata => \c3|Mux9~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(28));

-- Location: LCCOMB_X14_Y18_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~21_combout\ = ((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a29\ $ (\c3|compMulv0\(29) $ 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~20\)))) # (GND)
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~22\ = CARRY((\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a29\ & ((\c3|compMulv0\(29)) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~20\))) # (!\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a29\ & (\c3|compMulv0\(29) & 
-- !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a29\,
	datab => \c3|compMulv0\(29),
	datad => VCC,
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[5]~20\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~21_combout\,
	cout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~22\);

-- Location: FF_X14_Y18_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(6));

-- Location: LCCOMB_X21_Y15_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[6]~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(6),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[6]~feeder_combout\);

-- Location: FF_X21_Y15_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(6));

-- Location: FF_X21_Y15_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[6]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(6));

-- Location: FF_X19_Y15_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(6));

-- Location: LCCOMB_X18_Y15_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(6) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~12_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(6));

-- Location: FF_X18_Y15_N1
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(6));

-- Location: FF_X21_Y12_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(6));

-- Location: LCCOMB_X18_Y14_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(6) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(6) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(6),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(6));

-- Location: FF_X18_Y14_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(6));

-- Location: LCCOMB_X17_Y15_N18
\c3|geomNeuronOut~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~11_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(6)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(6),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(6),
	combout => \c3|geomNeuronOut~11_combout\);

-- Location: LCCOMB_X7_Y17_N10
\c3|geomNeuronOut[4][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][29]~feeder_combout\ = \c3|geomNeuronOut~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~11_combout\,
	combout => \c3|geomNeuronOut[4][29]~feeder_combout\);

-- Location: FF_X7_Y17_N11
\c3|geomNeuronOut[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][29]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][29]~q\);

-- Location: LCCOMB_X13_Y16_N28
\c3|compMulv0[29]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[29]~6_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[5][29]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[4][29]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][29]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][29]~q\,
	combout => \c3|compMulv0[29]~6_combout\);

-- Location: LCCOMB_X16_Y16_N12
\c3|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux8~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[1][29]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((!\c3|geomNeuronOut[0][29]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[1][29]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[0][29]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux8~0_combout\);

-- Location: LCCOMB_X14_Y16_N12
\c3|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux8~1_combout\ = (\c3|Mux8~0_combout\ & (((!\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[3][29]~q\))) # (!\c3|Mux8~0_combout\ & (((!\c3|geomNeuronOut[2][29]~q\ & \c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][29]~q\,
	datab => \c3|Mux8~0_combout\,
	datac => \c3|geomNeuronOut[2][29]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux8~1_combout\);

-- Location: FF_X13_Y16_N29
\c3|compMulv0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[29]~6_combout\,
	asdata => \c3|Mux8~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(29));

-- Location: LCCOMB_X14_Y18_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[8]~25_combout\ = !\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]~24\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[7]~24\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[8]~25_combout\);

-- Location: FF_X14_Y18_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(8));

-- Location: LCCOMB_X21_Y15_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[8]~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_adder|auto_generated|pipeline_dffe\(8),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[8]~feeder_combout\);

-- Location: FF_X21_Y15_N1
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_add_p1\(8));

-- Location: LCCOMB_X21_Y15_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[9]~25_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]~24\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[8]~24\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[9]~25_combout\);

-- Location: FF_X21_Y15_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(9));

-- Location: FF_X19_Y15_N31
\c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp_bias\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(9));

-- Location: LCCOMB_X19_Y15_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(9) $ (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|delay_exp2_bias\(9),
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~17\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\);

-- Location: LCCOMB_X18_Y15_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(5) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~10_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(5));

-- Location: FF_X18_Y15_N31
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(5));

-- Location: FF_X12_Y15_N27
\c3|compAddv1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(5),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(28));

-- Location: LCCOMB_X12_Y15_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\ = (\c3|compAddv1\(28)) # ((\c3|compAddv1\(29)) # ((\c3|compAddv1\(30)) # (\c3|compAddv1\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(28),
	datab => \c3|compAddv1\(29),
	datac => \c3|compAddv1\(30),
	datad => \c3|compAddv1\(27),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\);

-- Location: LCCOMB_X13_Y14_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w267w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w267w[0]~2_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_datab_range80w81w[0]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w267w[0]~2_combout\);

-- Location: LCCOMB_X12_Y10_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[25]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[25]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w267w[0]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w267w[0]~2_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w267w[0]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[25]~2_combout\);

-- Location: FF_X12_Y10_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1_wi[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25));

-- Location: LCCOMB_X16_Y9_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\);

-- Location: LCCOMB_X17_Y10_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(11) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(11),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\);

-- Location: LCCOMB_X17_Y10_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(12) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(12),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]~COUT\);

-- Location: LCCOMB_X17_Y10_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(13) = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]~COUT\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(13));

-- Location: FF_X17_Y10_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(13));

-- Location: LCCOMB_X17_Y9_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(11) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(11),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\);

-- Location: LCCOMB_X17_Y9_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(12) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\ $ (GND))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\ & VCC))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\,
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(12),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]~COUT\);

-- Location: LCCOMB_X17_Y9_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(13) = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(13));

-- Location: FF_X17_Y9_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(13));

-- Location: LCCOMB_X16_Y9_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(13)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(13),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\);

-- Location: FF_X16_Y11_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(0));

-- Location: FF_X14_Y11_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(0));

-- Location: LCCOMB_X17_Y8_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]~13_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(0)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]~13_combout\);

-- Location: LCCOMB_X17_Y8_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~11_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]~13_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]~13_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~11_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w~0_combout\);

-- Location: LCCOMB_X17_Y8_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w~combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w~0_combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|round_bit_w~combout\);

-- Location: LCCOMB_X19_Y12_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~1_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(3) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(2) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(2),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~1_combout\);

-- Location: LCCOMB_X19_Y12_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(6) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(5) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(7) & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(6),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(5),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(7),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(4),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~0_combout\);

-- Location: LCCOMB_X19_Y12_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe3_wi\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe3_wi~combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~1_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub5|auto_generated|lcell_ffa\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_exp_res_not_zero_w_range538w539w[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe3_wi~combout\);

-- Location: FF_X19_Y12_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe3_wi~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe3~q\);

-- Location: FF_X18_Y14_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe4~q\);

-- Location: LCCOMB_X18_Y14_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) = ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe4~q\ & 
-- !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|denormal_res_dffe4~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0));

-- Location: FF_X21_Y12_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub6|auto_generated|op_1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(7));

-- Location: LCCOMB_X21_Y14_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(7) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe4\(7),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(7));

-- Location: FF_X21_Y14_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5_wi\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(7));

-- Location: LCCOMB_X17_Y17_N8
\c3|geomNeuronOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~10_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(7)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(7),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(7),
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|geomNeuronOut~10_combout\);

-- Location: LCCOMB_X13_Y15_N8
\c3|geomNeuronOut[5][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][30]~feeder_combout\ = \c3|geomNeuronOut~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~10_combout\,
	combout => \c3|geomNeuronOut[5][30]~feeder_combout\);

-- Location: FF_X13_Y15_N9
\c3|geomNeuronOut[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][30]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][30]~q\);

-- Location: LCCOMB_X13_Y15_N12
\c3|compAddv0[30]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[30]~0_combout\ = (\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[5][30]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[4][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|geomNeuronOut[5][30]~q\,
	datad => \c3|geomNeuronOut[4][30]~q\,
	combout => \c3|compAddv0[30]~0_combout\);

-- Location: LCCOMB_X16_Y16_N18
\c3|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux39~0_combout\ = (\c3|currGeomNeuronId\(1) & ((\c3|currGeomNeuronId\(0) & (\c3|geomNeuronOut[1][30]~q\)) # (!\c3|currGeomNeuronId\(0) & ((\c3|geomNeuronOut[0][30]~q\))))) # (!\c3|currGeomNeuronId\(1) & (\c3|currGeomNeuronId\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(0),
	datac => \c3|geomNeuronOut[1][30]~q\,
	datad => \c3|geomNeuronOut[0][30]~q\,
	combout => \c3|Mux39~0_combout\);

-- Location: LCCOMB_X16_Y15_N16
\c3|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux39~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux39~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux39~0_combout\ & (\c3|geomNeuronOut[3][30]~q\)) # (!\c3|Mux39~0_combout\ & ((\c3|geomNeuronOut[2][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][30]~q\,
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[2][30]~q\,
	datad => \c3|Mux39~0_combout\,
	combout => \c3|Mux39~1_combout\);

-- Location: FF_X13_Y15_N13
\c3|compAddv0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[30]~0_combout\,
	asdata => \c3|Mux39~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(30));

-- Location: LCCOMB_X13_Y15_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\ = (\c3|compAddv0\(30) & (\c3|compAddv0\(27) & (\c3|compAddv0\(28) & \c3|compAddv0\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(30),
	datab => \c3|compAddv0\(27),
	datac => \c3|compAddv0\(28),
	datad => \c3|compAddv0\(29),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\);

-- Location: LCCOMB_X12_Y14_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w248w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w248w[0]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0) & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w\(0)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_dataa_range77w78w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w248w[0]~0_combout\);

-- Location: LCCOMB_X12_Y10_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[25]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w248w[0]~0_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w248w[0]~0_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w248w[0]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~3_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[25]~0_combout\);

-- Location: FF_X12_Y10_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25));

-- Location: LCCOMB_X12_Y10_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ 
-- $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(25),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\);

-- Location: LCCOMB_X13_Y10_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(11) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(11),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]~COUT\);

-- Location: FF_X13_Y10_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(11));

-- Location: FF_X17_Y9_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(11));

-- Location: LCCOMB_X14_Y10_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(11) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\ & VCC)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\) # (GND)))))
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~COUT\ = CARRY((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\ & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(25),
	datad => VCC,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(11),
	cout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~COUT\);

-- Location: FF_X14_Y10_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(11));

-- Location: FF_X17_Y10_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(11));

-- Location: LCCOMB_X16_Y9_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(11)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(11),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(11),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~3_combout\);

-- Location: LCCOMB_X16_Y9_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~3_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(11))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~3_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(11)))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(11),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(11),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~3_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\);

-- Location: LCCOMB_X17_Y8_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]~13_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]~13_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[24]~4_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[0]~13_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~0_combout\);

-- Location: FF_X16_Y9_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe2~q\);

-- Location: LCCOMB_X16_Y9_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~0_combout\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe2~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sticky_bit_w~1_combout\);

-- Location: LCCOMB_X19_Y15_N6
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & 
-- ((!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~16_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~0_combout\);

-- Location: LCCOMB_X19_Y15_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~14_combout\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~10_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~8_combout\ & \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~14_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~10_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~8_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~12_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~1_combout\);

-- Location: LCCOMB_X19_Y15_N0
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~0_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~0_combout\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~6_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~4_combout\ & \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~0_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~6_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~4_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~2_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~0_combout\);

-- Location: LCCOMB_X19_Y15_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~1_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~0_combout\ & 
-- (((\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~16_combout\) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~0_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~0_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~1_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~16_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_is_inf~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~1_combout\);

-- Location: LCCOMB_X18_Y15_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a13\) # 
-- (!\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w[0]~1_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0));

-- Location: LCCOMB_X18_Y15_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(7) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~14_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(7));

-- Location: FF_X18_Y15_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(7));

-- Location: FF_X12_Y15_N7
\c3|compAddv1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(7),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(30));

-- Location: LCCOMB_X12_Y15_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[7]~15\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\);

-- Location: LCCOMB_X10_Y14_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~6_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rshift_distance_dffe13_wo[4]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|result[1]~6_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range864w[17]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~2_combout\);

-- Location: FF_X10_Y14_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(1));

-- Location: LCCOMB_X13_Y11_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~1_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(1),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~1_combout\);

-- Location: FF_X14_Y11_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(1));

-- Location: FF_X16_Y11_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(1));

-- Location: LCCOMB_X17_Y8_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(1))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|lcell_ffa\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|lcell_ffa\(1),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12_combout\);

-- Location: LCCOMB_X17_Y8_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~feeder_combout\);

-- Location: FF_X17_Y8_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[1]~feeder_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[2]~11_combout\,
	sload => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(1));

-- Location: LCCOMB_X18_Y11_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(1)) # 
-- (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~3_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder7|altpriority_encoder10|altpriority_encoder12|zero~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w\(0));

-- Location: LCCOMB_X18_Y15_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(1) = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0)) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~2_combout\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~2_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_adj_adder|auto_generated|op_1~18_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_exp_is_inf457w458w\(0),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(1));

-- Location: FF_X18_Y15_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_inf_num459w460w\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(1));

-- Location: FF_X12_Y15_N9
\c3|compAddv1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|exp_result_ff\(1),
	sload => VCC,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(24));

-- Location: LCCOMB_X13_Y15_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~1_combout\ = (\c3|compAddv1\(24) & (\c3|compAddv1\(25) & (\c3|compAddv1\(23) & \c3|compAddv1\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv1\(24),
	datab => \c3|compAddv1\(25),
	datac => \c3|compAddv1\(23),
	datad => \c3|compAddv1\(26),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~1_combout\);

-- Location: LCCOMB_X13_Y14_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w\(0) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w[0]~6_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w\(0));

-- Location: LCCOMB_X13_Y14_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_dataa_nan_w\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_dataa_nan_w~combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\) # 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~6_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w[0]~4_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_dataa_nan_w~combout\);

-- Location: LCCOMB_X13_Y14_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe13_wi\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe13_wi~combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_dataa_nan_w~combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w\(0) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~1_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_b_not_zero_w_range218w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_dataa_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe13_wi~combout\);

-- Location: FF_X13_Y14_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe13_wi~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe1~q\);

-- Location: FF_X16_Y14_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe2~q\);

-- Location: LCCOMB_X16_Y14_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe21~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe21~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe2~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe21~feeder_combout\);

-- Location: FF_X16_Y14_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe21~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe21~q\);

-- Location: LCCOMB_X16_Y14_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe31~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe31~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe21~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe21~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe31~feeder_combout\);

-- Location: FF_X16_Y14_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe31~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe31~q\);

-- Location: FF_X16_Y14_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe31~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe3~q\);

-- Location: FF_X16_Y14_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe4~q\);

-- Location: LCCOMB_X13_Y14_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|both_inputs_are_infinite_dffe1_wi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|both_inputs_are_infinite_dffe1_wi~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_a_not_zero_w_range215w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~1_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|both_inputs_are_infinite_dffe1_wi~0_combout\);

-- Location: FF_X13_Y14_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|both_inputs_are_infinite_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|both_inputs_are_infinite_dffe1_wi~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|both_inputs_are_infinite_dffe1~q\);

-- Location: LCCOMB_X16_Y14_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe2_wi\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe2_wi~combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|both_inputs_are_infinite_dffe1~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|both_inputs_are_infinite_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe2_wi~combout\);

-- Location: FF_X16_Y14_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe2_wi~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe2~q\);

-- Location: LCCOMB_X16_Y14_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe21~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe21~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe2~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe21~feeder_combout\);

-- Location: FF_X16_Y14_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe21~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe21~q\);

-- Location: LCCOMB_X16_Y14_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe31~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe31~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe21~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe21~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe31~feeder_combout\);

-- Location: FF_X16_Y14_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe31~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe31~q\);

-- Location: LCCOMB_X16_Y14_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe3~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe31~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe31~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe3~feeder_combout\);

-- Location: FF_X16_Y14_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe3~q\);

-- Location: FF_X16_Y14_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe4~q\);

-- Location: LCCOMB_X16_Y14_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe4~q\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|input_is_nan_dffe4~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinity_magnitude_sub_dffe4~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\);

-- Location: LCCOMB_X13_Y14_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\ & ((\c3|compAddv1\(31)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\ & (\c3|compAddv0\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(31),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~0_combout\,
	datad => \c3|compAddv1\(31),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~1_combout\);

-- Location: FF_X13_Y14_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1_wi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1~q\);

-- Location: LCCOMB_X17_Y14_N10
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe2~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe2~feeder_combout\);

-- Location: FF_X17_Y14_N11
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe2~q\);

-- Location: LCCOMB_X17_Y14_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe21~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe21~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe2~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe21~feeder_combout\);

-- Location: FF_X17_Y14_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe21~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe21~q\);

-- Location: LCCOMB_X17_Y14_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe31~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe31~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe21~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe21~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe31~feeder_combout\);

-- Location: FF_X17_Y14_N19
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe31~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe31~q\);

-- Location: LCCOMB_X17_Y14_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe3~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe31~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe31~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe3~feeder_combout\);

-- Location: FF_X17_Y14_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe3~q\);

-- Location: LCCOMB_X17_Y14_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe4~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe3~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe4~feeder_combout\);

-- Location: FF_X17_Y14_N15
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe4~q\);

-- Location: LCCOMB_X17_Y14_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5_wi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5_wi~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe4~q\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|infinite_output_sign_dffe4~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5_wi~0_combout\);

-- Location: FF_X17_Y14_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5_wi~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5~q\);

-- Location: LCCOMB_X14_Y14_N4
\c3|geomNeuronOut~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~40_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|geomNeuronOut~40_combout\);

-- Location: LCCOMB_X7_Y17_N22
\c3|geomNeuronOut[5][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][31]~feeder_combout\ = \c3|geomNeuronOut~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~40_combout\,
	combout => \c3|geomNeuronOut[5][31]~feeder_combout\);

-- Location: FF_X7_Y17_N23
\c3|geomNeuronOut[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][31]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][31]~q\);

-- Location: LCCOMB_X9_Y17_N26
\c3|compMulv0[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[31]~31_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[5][31]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[4][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][31]~q\,
	datab => \c3|geomNeuronOut[4][31]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|compMulv0[31]~31_combout\);

-- Location: LCCOMB_X12_Y18_N14
\c3|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux6~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (((\c3|currNeuronsLayerArraySubId~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[1][31]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- ((\c3|geomNeuronOut[0][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[1][31]~q\,
	datac => \c3|geomNeuronOut[0][31]~q\,
	datad => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|Mux6~0_combout\);

-- Location: LCCOMB_X12_Y16_N8
\c3|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux6~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux6~0_combout\ & ((\c3|geomNeuronOut[3][31]~q\))) # (!\c3|Mux6~0_combout\ & (\c3|geomNeuronOut[2][31]~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[2][31]~q\,
	datac => \c3|Mux6~0_combout\,
	datad => \c3|geomNeuronOut[3][31]~q\,
	combout => \c3|Mux6~1_combout\);

-- Location: FF_X9_Y17_N27
\c3|compMulv0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[31]~31_combout\,
	asdata => \c3|Mux6~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(31));

-- Location: LCCOMB_X9_Y17_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff0~0_combout\ = \c3|compMulv0\(31) $ (\c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compMulv0\(31),
	datad => \c3|adjMatrixLinkWeight_rtl_0|auto_generated|ram_block1a31\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff0~0_combout\);

-- Location: FF_X9_Y17_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff0~q\);

-- Location: LCCOMB_X9_Y17_N12
\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff1~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff0~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff1~feeder_combout\);

-- Location: FF_X9_Y17_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff1~q\);

-- Location: LCCOMB_X9_Y17_N20
\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff2~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff1~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff2~feeder_combout\);

-- Location: FF_X9_Y17_N21
\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff2~q\);

-- Location: LCCOMB_X9_Y17_N18
\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff3~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff2~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff3~feeder_combout\);

-- Location: FF_X9_Y17_N19
\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff3~q\);

-- Location: LCCOMB_X9_Y17_N16
\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff3~q\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~feeder_combout\);

-- Location: FF_X9_Y17_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~q\);

-- Location: LCCOMB_X14_Y14_N20
\c3|compAddv1[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv1[31]~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|sign_node_ff4~q\,
	combout => \c3|compAddv1[31]~feeder_combout\);

-- Location: FF_X14_Y14_N21
\c3|compAddv1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv1[31]~feeder_combout\,
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv1\(31));

-- Location: LCCOMB_X16_Y9_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~feeder_combout\ = \c3|compAddv1\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|compAddv1\(31),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~feeder_combout\);

-- Location: FF_X16_Y9_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\);

-- Location: LCCOMB_X13_Y11_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~5_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(13) $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_man_dffe1\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~5_combout\);

-- Location: LCCOMB_X16_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~16_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~COUT\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~16_combout\);

-- Location: FF_X16_Y11_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\);

-- Location: LCCOMB_X16_Y9_N2
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|need_complement_dffe2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|need_complement_dffe2~feeder_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|need_complement_dffe2~feeder_combout\);

-- Location: FF_X16_Y9_N3
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|need_complement_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|need_complement_dffe2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|need_complement_dffe2~q\);

-- Location: LCCOMB_X16_Y9_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_sign_w2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_sign_w2~0_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|need_complement_dffe2~q\ $ 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(13)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|need_complement_dffe2~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(13),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_sign_w2~0_combout\);

-- Location: FF_X16_Y9_N13
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_sign_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_sign_w2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_sign_dffe21~q\);

-- Location: LCCOMB_X16_Y9_N4
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe2_wi\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe2_wi~combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe2_wi~combout\);

-- Location: FF_X16_Y9_N5
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe2_wi~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe2~q\);

-- Location: FF_X16_Y9_N23
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe21~q\);

-- Location: LCCOMB_X16_Y9_N22
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_wi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_wi~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w\(0) & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_sign_dffe21~q\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w\(0) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe21~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_sign_dffe21~q\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|zero_man_sign_dffe21~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w\(0),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_wi~0_combout\);

-- Location: LCCOMB_X18_Y15_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & 
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w_lg_w468w469w470w471w[0]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\);

-- Location: LCCOMB_X19_Y18_N30
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[20]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[20]~3_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(21))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(21),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(20),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[20]~3_combout\);

-- Location: FF_X19_Y18_N31
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(20));

-- Location: LCCOMB_X21_Y13_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[20]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[20]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~12_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(22),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[20]~2_combout\);

-- Location: FF_X21_Y13_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[20]~2_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[21]~1_combout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(20));

-- Location: LCCOMB_X17_Y14_N0
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(20) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(20) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(20),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(20));

-- Location: FF_X17_Y14_N1
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(20));

-- Location: LCCOMB_X17_Y17_N24
\c3|geomNeuronOut~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~20_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(20)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(20),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(20),
	combout => \c3|geomNeuronOut~20_combout\);

-- Location: LCCOMB_X10_Y17_N18
\c3|geomNeuronOut[4][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][20]~feeder_combout\ = \c3|geomNeuronOut~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~20_combout\,
	combout => \c3|geomNeuronOut[4][20]~feeder_combout\);

-- Location: FF_X10_Y17_N19
\c3|geomNeuronOut[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][20]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][20]~q\);

-- Location: LCCOMB_X14_Y17_N20
\c3|compMulv0[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[20]~28_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][20]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][20]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][20]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][20]~q\,
	combout => \c3|compMulv0[20]~28_combout\);

-- Location: LCCOMB_X14_Y16_N14
\c3|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux17~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|currNeuronsLayerArrayId\(0))) # (!\c3|geomNeuronOut[1][20]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (((\c3|geomNeuronOut[0][20]~q\ & !\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|geomNeuronOut[1][20]~q\,
	datac => \c3|geomNeuronOut[0][20]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux17~0_combout\);

-- Location: LCCOMB_X14_Y16_N20
\c3|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux17~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux17~0_combout\ & ((\c3|geomNeuronOut[3][20]~q\))) # (!\c3|Mux17~0_combout\ & (\c3|geomNeuronOut[2][20]~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[2][20]~q\,
	datac => \c3|geomNeuronOut[3][20]~q\,
	datad => \c3|Mux17~0_combout\,
	combout => \c3|Mux17~1_combout\);

-- Location: FF_X14_Y17_N21
\c3|compMulv0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[20]~28_combout\,
	asdata => \c3|Mux17~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(20));

-- Location: FF_X22_Y20_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe78~q\);

-- Location: LCCOMB_X23_Y18_N2
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[21]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[21]~2_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~52_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~52_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~50_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[21]~2_combout\);

-- Location: FF_X23_Y18_N3
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(20));

-- Location: FF_X19_Y18_N17
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[20]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(20));

-- Location: FF_X19_Y18_N15
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[19]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(19));

-- Location: LCCOMB_X19_Y18_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[19]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[19]~4_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(20))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(20),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(19),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[19]~4_combout\);

-- Location: FF_X19_Y18_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(19));

-- Location: LCCOMB_X17_Y17_N28
\c3|geomNeuronOut~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~21_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(19)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(19),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(19),
	combout => \c3|geomNeuronOut~21_combout\);

-- Location: LCCOMB_X13_Y17_N6
\c3|geomNeuronOut[5][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][19]~feeder_combout\ = \c3|geomNeuronOut~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~21_combout\,
	combout => \c3|geomNeuronOut[5][19]~feeder_combout\);

-- Location: FF_X13_Y17_N7
\c3|geomNeuronOut[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][19]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][19]~q\);

-- Location: LCCOMB_X14_Y17_N14
\c3|compMulv0[19]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[19]~27_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[5][19]~q\)) # (!\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][19]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[4][19]~q\,
	combout => \c3|compMulv0[19]~27_combout\);

-- Location: LCCOMB_X18_Y17_N16
\c3|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux18~0_combout\ = (\c3|currNeuronsLayerArrayId\(0) & (((\c3|currNeuronsLayerArraySubId~q\)))) # (!\c3|currNeuronsLayerArrayId\(0) & ((\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|geomNeuronOut[1][19]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & 
-- (!\c3|geomNeuronOut[0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[0][19]~q\,
	datac => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[1][19]~q\,
	combout => \c3|Mux18~0_combout\);

-- Location: LCCOMB_X17_Y16_N0
\c3|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux18~1_combout\ = (\c3|currNeuronsLayerArrayId\(0) & ((\c3|Mux18~0_combout\ & (\c3|geomNeuronOut[3][19]~q\)) # (!\c3|Mux18~0_combout\ & ((\c3|geomNeuronOut[2][19]~q\))))) # (!\c3|currNeuronsLayerArrayId\(0) & (((\c3|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArrayId\(0),
	datab => \c3|geomNeuronOut[3][19]~q\,
	datac => \c3|geomNeuronOut[2][19]~q\,
	datad => \c3|Mux18~0_combout\,
	combout => \c3|Mux18~1_combout\);

-- Location: FF_X14_Y17_N15
\c3|compMulv0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[19]~27_combout\,
	asdata => \c3|Mux18~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(19));

-- Location: LCCOMB_X21_Y20_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~1_combout\ = !\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe74~2\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~1_combout\);

-- Location: FF_X21_Y20_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe76~q\);

-- Location: LCCOMB_X23_Y18_N10
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[19]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[19]~4_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~48_combout\)) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\ & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~48_combout\,
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~46_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[19]~4_combout\);

-- Location: FF_X23_Y18_N11
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(18));

-- Location: FF_X19_Y18_N13
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[18]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(18));

-- Location: LCCOMB_X19_Y18_N26
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[18]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[18]~5_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(19)))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(18),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(19),
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[18]~5_combout\);

-- Location: FF_X19_Y18_N27
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[18]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(18));

-- Location: FF_X22_Y13_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[18]~4_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[19]~3_combout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(18));

-- Location: LCCOMB_X21_Y14_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(18) = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(18) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(18),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(18));

-- Location: FF_X21_Y14_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(18));

-- Location: LCCOMB_X17_Y15_N4
\c3|geomNeuronOut~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~22_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(18)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currNeuronsLayerArraySubId~q\,
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(18),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(18),
	combout => \c3|geomNeuronOut~22_combout\);

-- Location: LCCOMB_X11_Y17_N14
\c3|geomNeuronOut[4][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[4][18]~feeder_combout\ = \c3|geomNeuronOut~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|geomNeuronOut~22_combout\,
	combout => \c3|geomNeuronOut[4][18]~feeder_combout\);

-- Location: FF_X11_Y17_N15
\c3|geomNeuronOut[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[4][18]~feeder_combout\,
	ena => \c3|geomNeuronOut[4][30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[4][18]~q\);

-- Location: LCCOMB_X14_Y17_N16
\c3|compMulv0[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compMulv0[18]~26_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((\c3|geomNeuronOut[5][18]~q\))) # (!\c3|currNeuronsLayerArraySubId~q\ & (\c3|geomNeuronOut[4][18]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[4][18]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datad => \c3|geomNeuronOut[5][18]~q\,
	combout => \c3|compMulv0[18]~26_combout\);

-- Location: LCCOMB_X11_Y18_N24
\c3|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux19~0_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & (((\c3|geomNeuronOut[1][18]~q\) # (\c3|currNeuronsLayerArrayId\(0))))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|geomNeuronOut[0][18]~q\ & ((!\c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[0][18]~q\,
	datab => \c3|currNeuronsLayerArraySubId~q\,
	datac => \c3|geomNeuronOut[1][18]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux19~0_combout\);

-- Location: LCCOMB_X17_Y18_N22
\c3|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux19~1_combout\ = (\c3|Mux19~0_combout\ & ((\c3|geomNeuronOut[3][18]~q\) # ((!\c3|currNeuronsLayerArrayId\(0))))) # (!\c3|Mux19~0_combout\ & (((\c3|geomNeuronOut[2][18]~q\ & \c3|currNeuronsLayerArrayId\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Mux19~0_combout\,
	datab => \c3|geomNeuronOut[3][18]~q\,
	datac => \c3|geomNeuronOut[2][18]~q\,
	datad => \c3|currNeuronsLayerArrayId\(0),
	combout => \c3|Mux19~1_combout\);

-- Location: FF_X14_Y17_N17
\c3|compMulv0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compMulv0[18]~26_combout\,
	asdata => \c3|Mux19~1_combout\,
	sload => \c3|ALT_INV_currNeuronsLayerArrayId\(1),
	ena => \c3|compMulv1[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compMulv0\(18));

-- Location: LCCOMB_X23_Y20_N4
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~feeder_combout\ = \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|mac_out8~DATAOUT10\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~feeder_combout\);

-- Location: FF_X23_Y20_N5
\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|dffe80~q\);

-- Location: LCCOMB_X23_Y18_N28
\c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full\(24) = (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~56_combout\) # (\c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~56_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_product2_mult|auto_generated|op_2~58_combout\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full\(24));

-- Location: FF_X23_Y18_N29
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_shift_full\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p\(23));

-- Location: LCCOMB_X19_Y18_N24
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[24]~73_combout\ = !\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]~72\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[23]~72\,
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[24]~73_combout\);

-- Location: FF_X19_Y18_N25
\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2[24]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24));

-- Location: LCCOMB_X19_Y16_N22
\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[11]~12_combout\ = (\c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\ & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & 
-- (\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(12))) # (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24) & ((\c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(24),
	datab => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(12),
	datac => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[21]~0_combout\,
	datad => \c3|c0|altfp_mul_altfp_mult_trn_component|man_round_p2\(11),
	combout => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[11]~12_combout\);

-- Location: FF_X19_Y16_N23
\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c0|altfp_mul_altfp_mult_trn_component|wire_w_lg_w_lg_w478w479w480w[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(11));

-- Location: LCCOMB_X21_Y14_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[11]~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~24_combout\))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~22_combout\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[11]~22_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~20_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~24_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[11]~12_combout\);

-- Location: FF_X21_Y14_N7
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_rounded_res_w[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(11));

-- Location: LCCOMB_X18_Y14_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(11) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(11) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(11),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(11));

-- Location: FF_X18_Y14_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(11));

-- Location: LCCOMB_X17_Y15_N30
\c3|geomNeuronOut~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut~29_combout\ = (\c3|currNeuronsLayerArraySubId~q\ & ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(11)))) # (!\c3|currNeuronsLayerArraySubId~q\ & (!\c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c0|altfp_mul_altfp_mult_trn_component|man_result_ff\(11),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(11),
	datac => \c3|currNeuronsLayerArraySubId~q\,
	combout => \c3|geomNeuronOut~29_combout\);

-- Location: LCCOMB_X13_Y17_N10
\c3|geomNeuronOut[5][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|geomNeuronOut[5][11]~feeder_combout\ = \c3|geomNeuronOut~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|geomNeuronOut~29_combout\,
	combout => \c3|geomNeuronOut[5][11]~feeder_combout\);

-- Location: FF_X13_Y17_N11
\c3|geomNeuronOut[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|geomNeuronOut[5][11]~feeder_combout\,
	ena => \c3|geomNeuronOut[5][30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|geomNeuronOut[5][11]~q\);

-- Location: LCCOMB_X13_Y17_N18
\c3|compAddv0[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|compAddv0[11]~20_combout\ = (\c3|currGeomNeuronId\(0) & (!\c3|geomNeuronOut[5][11]~q\)) # (!\c3|currGeomNeuronId\(0) & ((!\c3|geomNeuronOut[4][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[5][11]~q\,
	datab => \c3|currGeomNeuronId\(0),
	datad => \c3|geomNeuronOut[4][11]~q\,
	combout => \c3|compAddv0[11]~20_combout\);

-- Location: LCCOMB_X16_Y18_N4
\c3|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux58~0_combout\ = (\c3|currGeomNeuronId\(0) & (((!\c3|geomNeuronOut[1][11]~q\)) # (!\c3|currGeomNeuronId\(1)))) # (!\c3|currGeomNeuronId\(0) & (\c3|currGeomNeuronId\(1) & ((!\c3|geomNeuronOut[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|geomNeuronOut[1][11]~q\,
	datad => \c3|geomNeuronOut[0][11]~q\,
	combout => \c3|Mux58~0_combout\);

-- Location: LCCOMB_X13_Y17_N8
\c3|Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Mux58~1_combout\ = (\c3|currGeomNeuronId\(1) & (((\c3|Mux58~0_combout\)))) # (!\c3|currGeomNeuronId\(1) & ((\c3|Mux58~0_combout\ & (!\c3|geomNeuronOut[3][11]~q\)) # (!\c3|Mux58~0_combout\ & ((!\c3|geomNeuronOut[2][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|geomNeuronOut[3][11]~q\,
	datab => \c3|geomNeuronOut[2][11]~q\,
	datac => \c3|currGeomNeuronId\(1),
	datad => \c3|Mux58~0_combout\,
	combout => \c3|Mux58~1_combout\);

-- Location: FF_X13_Y17_N19
\c3|compAddv0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|compAddv0[11]~20_combout\,
	asdata => \c3|Mux58~1_combout\,
	sload => \c3|ALT_INV_currGeomNeuronId\(2),
	ena => \c3|compAddv0[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|compAddv0\(11));

-- Location: LCCOMB_X13_Y13_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[13]~13_combout\ = (\c3|compAddv0\(11) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\) # 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~5_combout\)))) # 
-- (!\c3|compAddv0\(11) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|compAddv0\(11),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub1|auto_generated|result[8]~16_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13]~5_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[24]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[13]~13_combout\);

-- Location: FF_X13_Y13_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1_wi[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(13));

-- Location: LCCOMB_X13_Y13_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~5_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(13) $ (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\ $ 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_man_dffe1\(13),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|datab_sign_dffe1~q\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|dataa_sign_dffe1~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~5_combout\);

-- Location: LCCOMB_X14_Y11_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~16_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~COUT\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~16_combout\);

-- Location: FF_X14_Y11_N31
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|cout_regr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|cout_regr~q\);

-- Location: LCCOMB_X16_Y9_N14
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|cout_regr~q\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(13)) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|cout_regr~q\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(13) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_lower|auto_generated|cout_regr~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(13),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(13),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_lower|auto_generated|cout_regr~q\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\);

-- Location: LCCOMB_X13_Y10_N28
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(12) = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\ $ 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(12));

-- Location: FF_X13_Y10_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(12));

-- Location: FF_X17_Y9_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(12));

-- Location: LCCOMB_X14_Y10_N24
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(12) = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~COUT\ $ 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|add_sub_w2~0_combout\,
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~COUT\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(12));

-- Location: FF_X14_Y10_N25
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(12));

-- Location: FF_X17_Y10_N29
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(12));

-- Location: LCCOMB_X17_Y8_N6
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\)))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(12))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper0|auto_generated|lcell_ffa\(12),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout354w355w356w[13]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper0|auto_generated|lcell_ffa\(12),
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~1_combout\);

-- Location: LCCOMB_X17_Y8_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~1_combout\ & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(12))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~1_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(12)))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\ & (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~0_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_2comp_res_upper1|auto_generated|lcell_ffa\(12),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_upper1|auto_generated|lcell_ffa\(12),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~1_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\);

-- Location: LCCOMB_X18_Y10_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[20]~6_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~18_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[20]~18_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[19]~12_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[20]~6_combout\);

-- Location: FF_X18_Y10_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_mag_w2[20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(20));

-- Location: LCCOMB_X19_Y11_N12
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(20) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(21) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~2_combout\ & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder20|altpriority_encoder12|zero~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(20),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_add_sub_res_mag_dffe21\(21),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[1]~2_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder20|altpriority_encoder12|zero~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\);

-- Location: LCCOMB_X19_Y11_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q\(3) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\ & 
-- (((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~4_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~2_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|altpriority_encoder19|altpriority_encoder12|zero~0_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|altpriority_encoder8|zero~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_man_res_not_zero_w2_range487w489w[0]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q\(3));

-- Location: FF_X19_Y11_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|leading_zeroes_cnt|q\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3));

-- Location: LCCOMB_X23_Y14_N18
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~0_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\)) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2) & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[2]~1_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range706w[6]~4_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~0_combout\);

-- Location: LCCOMB_X23_Y14_N20
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~0_combout\) # 
-- ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[14]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range728w[14]~0_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~1_combout\);

-- Location: FF_X23_Y14_N21
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|wire_lbarrel_shift_w748w[14]~1_combout\,
	sclr => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(14));

-- Location: LCCOMB_X22_Y14_N30
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ = \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[12]~25\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\);

-- Location: LCCOMB_X22_Y13_N26
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[19]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[19]~3_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10_combout\))) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\ & 
-- (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_lower|auto_generated|result_int[13]~26_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|lbarrel_shift|sbit_piper1d\(21),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[19]~3_combout\);

-- Location: FF_X22_Y13_N27
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[19]~3_combout\,
	asdata => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4[20]~2_combout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(19));

-- Location: LCCOMB_X18_Y14_N16
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(19) = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(19) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0) & 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_res_dffe4\(19),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_force_zero_w634w\(0),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_nan_w~combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|force_infinity_w~0_combout\,
	combout => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(19));

-- Location: FF_X18_Y14_N17
\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|wire_w_lg_w_lg_force_nan_w630w651w\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(19));

-- Location: LCCOMB_X18_Y17_N10
\c3|outs~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~0_combout\ = (!\c3|currGeomNeuronId\(0) & (!\c3|currGeomNeuronId\(2) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(7) & !\c3|currGeomNeuronId\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(0),
	datab => \c3|currGeomNeuronId\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(7),
	datad => \c3|currGeomNeuronId\(1),
	combout => \c3|outs~0_combout\);

-- Location: LCCOMB_X18_Y17_N4
\c3|outs~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~1_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(5) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(6) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(3) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(5),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(6),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(3),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(4),
	combout => \c3|outs~1_combout\);

-- Location: LCCOMB_X17_Y15_N22
\c3|outs~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~2_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(0) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(2) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(22) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(0),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(22),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|exp_out_dffe5\(1),
	combout => \c3|outs~2_combout\);

-- Location: LCCOMB_X17_Y15_N26
\c3|outs~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~3_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5~q\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(21) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|sign_out_dffe5~q\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(21),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(20),
	combout => \c3|outs~3_combout\);

-- Location: LCCOMB_X18_Y17_N18
\c3|outs~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~4_combout\ = (\c3|outs~0_combout\ & (\c3|outs~1_combout\ & (\c3|outs~2_combout\ & \c3|outs~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|outs~0_combout\,
	datab => \c3|outs~1_combout\,
	datac => \c3|outs~2_combout\,
	datad => \c3|outs~3_combout\,
	combout => \c3|outs~4_combout\);

-- Location: LCCOMB_X17_Y14_N4
\c3|outs~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~5_combout\ = ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(1) & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(2) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(0)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(1),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(2),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(0),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(3),
	combout => \c3|outs~5_combout\);

-- Location: LCCOMB_X17_Y14_N30
\c3|outs~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~6_combout\ = (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(4) & (\c3|outs~5_combout\ & (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(5) & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(4),
	datab => \c3|outs~5_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(5),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(6),
	combout => \c3|outs~6_combout\);

-- Location: LCCOMB_X18_Y14_N14
\c3|outs~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~7_combout\ = ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(8) & ((\c3|outs~6_combout\) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(7))))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(8),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(9),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(7),
	datad => \c3|outs~6_combout\,
	combout => \c3|outs~7_combout\);

-- Location: LCCOMB_X18_Y14_N30
\c3|outs~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~8_combout\ = ((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(11) & (\c3|outs~7_combout\ & !\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(10)))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(12),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(11),
	datac => \c3|outs~7_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(10),
	combout => \c3|outs~8_combout\);

-- Location: LCCOMB_X21_Y13_N8
\c3|outs~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~9_combout\ = (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(13) & \c3|outs~8_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(14))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(13),
	datab => \c3|outs~8_combout\,
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(15),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(14),
	combout => \c3|outs~9_combout\);

-- Location: LCCOMB_X21_Y13_N18
\c3|outs~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~10_combout\ = (((!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(16) & \c3|outs~9_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(17))) # 
-- (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(16),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(18),
	datac => \c3|outs~9_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(17),
	combout => \c3|outs~10_combout\);

-- Location: LCCOMB_X17_Y14_N12
\c3|outs~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~12_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(5)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(6)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(4) & 
-- \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(4),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(3),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(5),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(6),
	combout => \c3|outs~12_combout\);

-- Location: LCCOMB_X18_Y14_N24
\c3|outs~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~11_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(9) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(8) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(9),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(8),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(10),
	combout => \c3|outs~11_combout\);

-- Location: LCCOMB_X18_Y14_N26
\c3|outs~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~13_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(11)) # ((\c3|outs~11_combout\ & ((\c3|outs~12_combout\) # (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|outs~12_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(11),
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(7),
	datad => \c3|outs~11_combout\,
	combout => \c3|outs~13_combout\);

-- Location: LCCOMB_X21_Y13_N12
\c3|outs~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~14_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(14)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(13) & (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(12) & 
-- \c3|outs~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(13),
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(12),
	datac => \c3|outs~13_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(14),
	combout => \c3|outs~14_combout\);

-- Location: LCCOMB_X21_Y13_N14
\c3|outs~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~15_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(15) & \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(15),
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(16),
	combout => \c3|outs~15_combout\);

-- Location: LCCOMB_X21_Y13_N16
\c3|outs~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~16_combout\ = (\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(18)) # ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(17)) # ((\c3|outs~14_combout\ & \c3|outs~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|outs~14_combout\,
	datab => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(18),
	datac => \c3|outs~15_combout\,
	datad => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(17),
	combout => \c3|outs~16_combout\);

-- Location: LCCOMB_X18_Y17_N12
\c3|outs~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~17_combout\ = (\c3|outs~4_combout\ & ((\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(19) & (\c3|outs~10_combout\)) # (!\c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(19) & ((\c3|outs~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|c1|altfp_addsub_altfp_add_sub_55j_component|man_out_dffe5\(19),
	datab => \c3|outs~4_combout\,
	datac => \c3|outs~10_combout\,
	datad => \c3|outs~16_combout\,
	combout => \c3|outs~17_combout\);

-- Location: LCCOMB_X19_Y17_N6
\c3|outs[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs[11]~feeder_combout\ = \c3|outs~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c3|outs~17_combout\,
	combout => \c3|outs[11]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N2
\c3|outs[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs[8]~18_combout\ = (\c3|currGeomNeuronId[0]~2_combout\ & ((\c3|currGeomNeuronId\(1)) # (!\c3|currGeomNeuronId\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currGeomNeuronId\(1),
	datac => \c3|currGeomNeuronId\(2),
	datad => \c3|currGeomNeuronId[0]~2_combout\,
	combout => \c3|outs[8]~18_combout\);

-- Location: FF_X19_Y17_N7
\c3|outs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|outs[11]~feeder_combout\,
	ena => \c3|outs[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|outs\(11));

-- Location: LCCOMB_X19_Y17_N20
\c3|outs~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|outs~19_combout\ = (\c3|outs~17_combout\) # ((\c3|currGeomNeuronId\(2) & ((\c3|currGeomNeuronId\(0)) # (!\c3|currGeomNeuronId\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currGeomNeuronId\(1),
	datab => \c3|currGeomNeuronId\(2),
	datac => \c3|currGeomNeuronId\(0),
	datad => \c3|outs~17_combout\,
	combout => \c3|outs~19_combout\);

-- Location: FF_X19_Y17_N21
\c3|outs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|outs~19_combout\,
	ena => \c3|outs[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|outs\(9));

-- Location: LCCOMB_X19_Y17_N4
\c4|C1|R~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|R~7_combout\ = (\c4|C1|R~6_combout\ & (\c4|C1|R~2_combout\ & (\c3|outs\(11) & \c3|outs\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|R~6_combout\,
	datab => \c4|C1|R~2_combout\,
	datac => \c3|outs\(11),
	datad => \c3|outs\(9),
	combout => \c4|C1|R~7_combout\);

-- Location: FF_X19_Y17_N5
\c4|C1|R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|R~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|R~q\);

-- Location: LCCOMB_X19_Y17_N2
\c4|C1|G~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|G~0_combout\ = (!\c4|C1|R~2_combout\) # (!\c4|C1|R~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c4|C1|R~5_combout\,
	datad => \c4|C1|R~2_combout\,
	combout => \c4|C1|G~0_combout\);

-- Location: LCCOMB_X19_Y17_N22
\c4|C1|G~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|G~1_combout\ = (\c4|C1|R~3_combout\ & (!\c4|C1|G~0_combout\ & ((\c3|outs\(11)) # (!\c3|outs\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|R~3_combout\,
	datab => \c4|C1|G~0_combout\,
	datac => \c3|outs\(11),
	datad => \c3|outs\(9),
	combout => \c4|C1|G~1_combout\);

-- Location: FF_X19_Y17_N23
\c4|C1|G\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|G~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|G~q\);

-- Location: LCCOMB_X19_Y17_N0
\c4|C1|B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c4|C1|B~0_combout\ = (\c4|C1|R~3_combout\ & (!\c4|C1|G~0_combout\ & ((\c3|outs\(11)) # (\c3|outs\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c4|C1|R~3_combout\,
	datab => \c4|C1|G~0_combout\,
	datac => \c3|outs\(11),
	datad => \c3|outs\(9),
	combout => \c4|C1|B~0_combout\);

-- Location: FF_X19_Y17_N1
\c4|C1|B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \c4|C1|B~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c4|C1|B~q\);

-- Location: LCCOMB_X31_Y3_N8
\c2|CKE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CKE~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c2|CKE~feeder_combout\);

-- Location: FF_X31_Y3_N9
\c2|CKE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|CKE~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|CKE~q\);

-- Location: LCCOMB_X18_Y5_N4
\c3|ram_col_addr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_col_addr~0_combout\ = (\c3|currWord~q\ & (!\c3|currAdjNeuronData\(1) & !\c3|currAdjNeuronData\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currWord~q\,
	datac => \c3|currAdjNeuronData\(1),
	datad => \c3|currAdjNeuronData\(2),
	combout => \c3|ram_col_addr~0_combout\);

-- Location: FF_X18_Y5_N5
\c3|ram_col_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_col_addr~0_combout\,
	sclr => \c3|currAdjNeuronData\(0),
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_col_addr\(0));

-- Location: LCCOMB_X18_Y7_N10
\c3|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add8~0_combout\ = \c3|adjNeuronParentId1D~0_combout\ $ (VCC)
-- \c3|Add8~1\ = CARRY(\c3|adjNeuronParentId1D~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjNeuronParentId1D~0_combout\,
	datad => VCC,
	combout => \c3|Add8~0_combout\,
	cout => \c3|Add8~1\);

-- Location: LCCOMB_X19_Y6_N14
\c3|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add10~0_combout\ = \c3|adjNeuronParentId1D~0_combout\ $ (VCC)
-- \c3|Add10~1\ = CARRY(\c3|adjNeuronParentId1D~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|adjNeuronParentId1D~0_combout\,
	datad => VCC,
	combout => \c3|Add10~0_combout\,
	cout => \c3|Add10~1\);

-- Location: LCCOMB_X19_Y7_N0
\c3|ram_row_addr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~6_combout\ = (\c3|currAdjNeuronData\(0) & ((\c3|currAdjNeuronData\(1) & ((\c3|Add10~0_combout\))) # (!\c3|currAdjNeuronData\(1) & (\c3|Add8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(0),
	datab => \c3|Add8~0_combout\,
	datac => \c3|Add10~0_combout\,
	datad => \c3|currAdjNeuronData\(1),
	combout => \c3|ram_row_addr~6_combout\);

-- Location: LCCOMB_X19_Y8_N12
\c3|ram_row_addr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~7_combout\ = (\c3|ram_row_addr~6_combout\) # ((!\c3|currAdjNeuronData\(0) & \c3|adjNeuronParentId1D~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(0),
	datab => \c3|ram_row_addr~6_combout\,
	datad => \c3|adjNeuronParentId1D~0_combout\,
	combout => \c3|ram_row_addr~7_combout\);

-- Location: FF_X19_Y8_N13
\c3|ram_row_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_row_addr~7_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_row_addr\(0));

-- Location: LCCOMB_X19_Y4_N28
\c2|RA[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA[0]~11_combout\ = (\c2|Equal7~1_combout\ & (((\c3|ram_row_addr\(0))))) # (!\c2|Equal7~1_combout\ & (\c3|ram_col_addr\(0) & ((\c2|Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~1_combout\,
	datab => \c3|ram_col_addr\(0),
	datac => \c3|ram_row_addr\(0),
	datad => \c2|Equal9~0_combout\,
	combout => \c2|RA[0]~11_combout\);

-- Location: LCCOMB_X23_Y4_N12
\c2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal0~0_combout\ = (!\c2|CMD\(3) & (!\c2|CMD\(4) & !\c2|CMD\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(3),
	datac => \c2|CMD\(4),
	datad => \c2|CMD\(2),
	combout => \c2|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y4_N14
\c2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal0~1_combout\ = (!\c2|CMD\(0) & (!\c2|CMD\(1) & \c2|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|CMD\(0),
	datac => \c2|CMD\(1),
	datad => \c2|Equal0~0_combout\,
	combout => \c2|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y4_N6
\c2|RA[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA[0]~12_combout\ = (\c2|RA[0]~11_combout\ & (!\c2|Equal0~1_combout\ & !\c2|Equal3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|RA[0]~11_combout\,
	datac => \c2|Equal0~1_combout\,
	datad => \c2|Equal3~5_combout\,
	combout => \c2|RA[0]~12_combout\);

-- Location: LCCOMB_X21_Y4_N30
\c2|RA~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~34_combout\ = (\c2|CMD\(3)) # ((\c2|CMD\(2)) # ((\c2|CMD\(4)) # (!\c2|CMD\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(3),
	datab => \c2|CMD\(2),
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(4),
	combout => \c2|RA~34_combout\);

-- Location: LCCOMB_X21_Y4_N4
\c2|RA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~4_combout\ = (\c2|CMD\(3) & (!\c2|CMD\(1) & (!\c2|CMD\(0) & !\c2|CMD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(3),
	datab => \c2|CMD\(1),
	datac => \c2|CMD\(0),
	datad => \c2|CMD\(2),
	combout => \c2|RA~4_combout\);

-- Location: LCCOMB_X21_Y4_N26
\c2|RA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~5_combout\ = (!\c2|Equal9~0_combout\ & ((\c2|Equal11~0_combout\) # ((!\c2|CMD\(4) & \c2|RA~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(4),
	datab => \c2|RA~4_combout\,
	datac => \c2|Equal9~0_combout\,
	datad => \c2|Equal11~0_combout\,
	combout => \c2|RA~5_combout\);

-- Location: LCCOMB_X21_Y4_N14
\c2|RA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~6_combout\ = (!\c2|Equal7~1_combout\ & ((\c2|RA~5_combout\) # ((\c2|Equal9~0_combout\ & \c2|WE~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal9~0_combout\,
	datab => \c2|WE~2_combout\,
	datac => \c2|RA~5_combout\,
	datad => \c2|Equal7~1_combout\,
	combout => \c2|RA~6_combout\);

-- Location: LCCOMB_X21_Y4_N0
\c2|RA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~7_combout\ = (!\c2|Equal13~0_combout\ & !\c3|ram_data_save_do~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal13~0_combout\,
	datad => \c3|ram_data_save_do~q\,
	combout => \c2|RA~7_combout\);

-- Location: LCCOMB_X21_Y4_N22
\c2|RA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~8_combout\ = (\c2|RA~34_combout\ & ((\c2|RA~6_combout\) # ((\c2|Equal7~1_combout\ & !\c2|RA~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RA~34_combout\,
	datab => \c2|Equal7~1_combout\,
	datac => \c2|RA~6_combout\,
	datad => \c2|RA~7_combout\,
	combout => \c2|RA~8_combout\);

-- Location: LCCOMB_X23_Y5_N24
\c2|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|Equal2~4_combout\ = ((\c2|CMD\(3)) # ((\c2|CMD\(2)) # (\c2|CMD\(4)))) # (!\c2|CMD[1]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD[1]~8_combout\,
	datab => \c2|CMD\(3),
	datac => \c2|CMD\(2),
	datad => \c2|CMD\(4),
	combout => \c2|Equal2~4_combout\);

-- Location: LCCOMB_X19_Y4_N18
\c2|RA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~10_combout\ = (\c2|Equal2~4_combout\ & ((\c2|RA~8_combout\) # ((\c2|Equal3~5_combout\ & !\c2|RA~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal3~5_combout\,
	datab => \c2|RA~9_combout\,
	datac => \c2|RA~8_combout\,
	datad => \c2|Equal2~4_combout\,
	combout => \c2|RA~10_combout\);

-- Location: LCCOMB_X19_Y4_N24
\c2|RA[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA[0]~13_combout\ = (\c2|Equal0~1_combout\) # ((!\c2|Equal7~1_combout\ & (!\c2|Equal9~0_combout\ & !\c2|Equal3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~1_combout\,
	datab => \c2|Equal9~0_combout\,
	datac => \c2|Equal0~1_combout\,
	datad => \c2|Equal3~5_combout\,
	combout => \c2|RA[0]~13_combout\);

-- Location: LCCOMB_X19_Y4_N26
\c2|RA[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA[2]~14_combout\ = (\c2|RA[0]~13_combout\ & (\c2|Equal13~0_combout\ & ((\c2|Equal0~1_combout\) # (\c2|RA~10_combout\)))) # (!\c2|RA[0]~13_combout\ & (((\c2|Equal0~1_combout\) # (\c2|RA~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RA[0]~13_combout\,
	datab => \c2|Equal13~0_combout\,
	datac => \c2|Equal0~1_combout\,
	datad => \c2|RA~10_combout\,
	combout => \c2|RA[2]~14_combout\);

-- Location: LCCOMB_X18_Y4_N20
\c2|RA[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA[0]~15_combout\ = (\c2|RA[0]~12_combout\ & ((\c2|RA~10_combout\) # ((\c2|RA\(0) & !\c2|RA[2]~14_combout\)))) # (!\c2|RA[0]~12_combout\ & (((\c2|RA\(0) & !\c2|RA[2]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RA[0]~12_combout\,
	datab => \c2|RA~10_combout\,
	datac => \c2|RA\(0),
	datad => \c2|RA[2]~14_combout\,
	combout => \c2|RA[0]~15_combout\);

-- Location: FF_X18_Y4_N21
\c2|RA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|RA[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|RA\(0));

-- Location: LCCOMB_X18_Y6_N4
\c3|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add9~0_combout\ = \c3|Add2~0_combout\ $ (\c3|Add2~1_combout\ $ (VCC))
-- \c3|Add9~1\ = CARRY(\c3|Add2~0_combout\ $ (\c3|Add2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add2~0_combout\,
	datab => \c3|Add2~1_combout\,
	datad => VCC,
	combout => \c3|Add9~0_combout\,
	cout => \c3|Add9~1\);

-- Location: LCCOMB_X18_Y5_N10
\c3|ram_row_addr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~8_combout\ = (\c3|currAdjNeuronData\(1) & (((\c3|currAdjNeuronData\(0)) # (\c3|Add9~0_combout\)))) # (!\c3|currAdjNeuronData\(1) & (\c3|Add2~2_combout\ & (!\c3|currAdjNeuronData\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(1),
	datab => \c3|Add2~2_combout\,
	datac => \c3|currAdjNeuronData\(0),
	datad => \c3|Add9~0_combout\,
	combout => \c3|ram_row_addr~8_combout\);

-- Location: LCCOMB_X19_Y6_N16
\c3|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add10~2_combout\ = (\c3|Add10~1\ & ((\c3|Add2~1_combout\ $ (\c3|Add2~0_combout\)))) # (!\c3|Add10~1\ & (\c3|Add2~1_combout\ $ ((!\c3|Add2~0_combout\))))
-- \c3|Add10~3\ = CARRY((!\c3|Add10~1\ & (\c3|Add2~1_combout\ $ (!\c3|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add2~1_combout\,
	datab => \c3|Add2~0_combout\,
	datad => VCC,
	cin => \c3|Add10~1\,
	combout => \c3|Add10~2_combout\,
	cout => \c3|Add10~3\);

-- Location: LCCOMB_X18_Y7_N12
\c3|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add8~2_combout\ = (\c3|Add8~1\ & (\c3|Add2~0_combout\ $ ((!\c3|Add2~1_combout\)))) # (!\c3|Add8~1\ & ((\c3|Add2~0_combout\ $ (\c3|Add2~1_combout\)) # (GND)))
-- \c3|Add8~3\ = CARRY((\c3|Add2~0_combout\ $ (!\c3|Add2~1_combout\)) # (!\c3|Add8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add2~0_combout\,
	datab => \c3|Add2~1_combout\,
	datad => VCC,
	cin => \c3|Add8~1\,
	combout => \c3|Add8~2_combout\,
	cout => \c3|Add8~3\);

-- Location: LCCOMB_X18_Y5_N30
\c3|ram_row_addr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~9_combout\ = (\c3|ram_row_addr~8_combout\ & (((\c3|Add10~2_combout\)) # (!\c3|currAdjNeuronData\(0)))) # (!\c3|ram_row_addr~8_combout\ & (\c3|currAdjNeuronData\(0) & ((\c3|Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|ram_row_addr~8_combout\,
	datab => \c3|currAdjNeuronData\(0),
	datac => \c3|Add10~2_combout\,
	datad => \c3|Add8~2_combout\,
	combout => \c3|ram_row_addr~9_combout\);

-- Location: FF_X18_Y5_N31
\c3|ram_row_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_row_addr~9_combout\,
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_row_addr\(1));

-- Location: LCCOMB_X18_Y4_N30
\c2|RA~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~16_combout\ = (\c2|Equal7~0_combout\ & (!\c2|CMD\(1) & (\c3|ram_row_addr\(1) & \c2|CMD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~0_combout\,
	datab => \c2|CMD\(1),
	datac => \c3|ram_row_addr\(1),
	datad => \c2|CMD\(2),
	combout => \c2|RA~16_combout\);

-- Location: FF_X18_Y4_N31
\c2|RA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|RA~16_combout\,
	ena => \c2|RA[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|RA\(1));

-- Location: LCCOMB_X19_Y6_N0
\c3|ram_row_addr[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr[2]~10_combout\ = \c3|adjNeuronParentId1D~0_combout\ $ (\c3|Add2~3_combout\ $ (GND))
-- \c3|ram_row_addr[2]~11\ = CARRY(\c3|adjNeuronParentId1D~0_combout\ $ (!\c3|Add2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjNeuronParentId1D~0_combout\,
	datab => \c3|Add2~3_combout\,
	datad => VCC,
	combout => \c3|ram_row_addr[2]~10_combout\,
	cout => \c3|ram_row_addr[2]~11\);

-- Location: LCCOMB_X18_Y6_N6
\c3|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add9~2_combout\ = (\c3|Add9~1\ & (\c3|adjNeuronParentId1D~0_combout\ $ ((\c3|Add2~3_combout\)))) # (!\c3|Add9~1\ & ((\c3|adjNeuronParentId1D~0_combout\ $ (!\c3|Add2~3_combout\)) # (GND)))
-- \c3|Add9~3\ = CARRY((\c3|adjNeuronParentId1D~0_combout\ $ (\c3|Add2~3_combout\)) # (!\c3|Add9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjNeuronParentId1D~0_combout\,
	datab => \c3|Add2~3_combout\,
	datad => VCC,
	cin => \c3|Add9~1\,
	combout => \c3|Add9~2_combout\,
	cout => \c3|Add9~3\);

-- Location: LCCOMB_X18_Y9_N20
\c3|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add6~0_combout\ = (\c3|currLinksArrayId\(3) & (\c3|currLinksArrayId\(2) $ (((!\c3|adjMatField~q\) # (!\c3|currLinksArrayId\(1)))))) # (!\c3|currLinksArrayId\(3) & (\c3|currLinksArrayId\(1) $ (((\c3|adjMatField~q\) # (\c3|currLinksArrayId\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datab => \c3|currLinksArrayId\(1),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|Add6~0_combout\);

-- Location: LCCOMB_X18_Y7_N14
\c3|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add8~4_combout\ = (\c3|Add8~3\ & ((\c3|adjNeuronParentId1D~0_combout\ $ (!\c3|Add2~3_combout\)))) # (!\c3|Add8~3\ & (\c3|adjNeuronParentId1D~0_combout\ $ (\c3|Add2~3_combout\ $ (GND))))
-- \c3|Add8~5\ = CARRY((!\c3|Add8~3\ & (\c3|adjNeuronParentId1D~0_combout\ $ (!\c3|Add2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjNeuronParentId1D~0_combout\,
	datab => \c3|Add2~3_combout\,
	datad => VCC,
	cin => \c3|Add8~3\,
	combout => \c3|Add8~4_combout\,
	cout => \c3|Add8~5\);

-- Location: LCCOMB_X18_Y7_N4
\c3|ram_row_addr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~12_combout\ = (\c3|currAdjNeuronData\(0) & (((\c3|currAdjNeuronData\(1)) # (\c3|Add8~4_combout\)))) # (!\c3|currAdjNeuronData\(0) & (!\c3|Add6~0_combout\ & (!\c3|currAdjNeuronData\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~0_combout\,
	datab => \c3|currAdjNeuronData\(0),
	datac => \c3|currAdjNeuronData\(1),
	datad => \c3|Add8~4_combout\,
	combout => \c3|ram_row_addr~12_combout\);

-- Location: LCCOMB_X19_Y6_N18
\c3|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add10~4_combout\ = (\c3|Add10~3\ & ((\c3|adjNeuronParentId1D~0_combout\ $ (!\c3|Add2~3_combout\)))) # (!\c3|Add10~3\ & (\c3|adjNeuronParentId1D~0_combout\ $ (\c3|Add2~3_combout\ $ (GND))))
-- \c3|Add10~5\ = CARRY((!\c3|Add10~3\ & (\c3|adjNeuronParentId1D~0_combout\ $ (!\c3|Add2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|adjNeuronParentId1D~0_combout\,
	datab => \c3|Add2~3_combout\,
	datad => VCC,
	cin => \c3|Add10~3\,
	combout => \c3|Add10~4_combout\,
	cout => \c3|Add10~5\);

-- Location: LCCOMB_X18_Y6_N20
\c3|ram_row_addr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~13_combout\ = (\c3|ram_row_addr~12_combout\ & (((\c3|Add10~4_combout\) # (!\c3|currAdjNeuronData\(1))))) # (!\c3|ram_row_addr~12_combout\ & (\c3|Add9~2_combout\ & (\c3|currAdjNeuronData\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add9~2_combout\,
	datab => \c3|ram_row_addr~12_combout\,
	datac => \c3|currAdjNeuronData\(1),
	datad => \c3|Add10~4_combout\,
	combout => \c3|ram_row_addr~13_combout\);

-- Location: FF_X19_Y6_N1
\c3|ram_row_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_row_addr[2]~10_combout\,
	asdata => \c3|ram_row_addr~13_combout\,
	sload => \c3|ALT_INV_currAdjNeuronData\(2),
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_row_addr\(2));

-- Location: LCCOMB_X19_Y4_N8
\c2|RA~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~17_combout\ = (\c2|Equal7~0_combout\ & (\c2|CMD\(2) & (\c3|ram_row_addr\(2) & !\c2|CMD\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~0_combout\,
	datab => \c2|CMD\(2),
	datac => \c3|ram_row_addr\(2),
	datad => \c2|CMD\(1),
	combout => \c2|RA~17_combout\);

-- Location: FF_X19_Y4_N9
\c2|RA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|RA~17_combout\,
	ena => \c2|RA[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|RA\(2));

-- Location: LCCOMB_X18_Y8_N30
\c3|Add6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add6~1_combout\ = (\c3|currLinksArrayId\(1) & (!\c3|currLinksArrayId\(3))) # (!\c3|currLinksArrayId\(1) & ((\c3|currLinksArrayId\(2) & ((\c3|adjMatField~q\))) # (!\c3|currLinksArrayId\(2) & (!\c3|currLinksArrayId\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(1),
	datab => \c3|currLinksArrayId\(3),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|Add6~1_combout\);

-- Location: LCCOMB_X19_Y6_N2
\c3|ram_row_addr[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr[3]~14_combout\ = (\c3|Add6~1_combout\ & (!\c3|ram_row_addr[2]~11\)) # (!\c3|Add6~1_combout\ & ((\c3|ram_row_addr[2]~11\) # (GND)))
-- \c3|ram_row_addr[3]~15\ = CARRY((!\c3|ram_row_addr[2]~11\) # (!\c3|Add6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~1_combout\,
	datad => VCC,
	cin => \c3|ram_row_addr[2]~11\,
	combout => \c3|ram_row_addr[3]~14_combout\,
	cout => \c3|ram_row_addr[3]~15\);

-- Location: LCCOMB_X18_Y6_N8
\c3|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add9~4_combout\ = (\c3|Add6~1_combout\ & (\c3|Add9~3\ $ (GND))) # (!\c3|Add6~1_combout\ & (!\c3|Add9~3\ & VCC))
-- \c3|Add9~5\ = CARRY((\c3|Add6~1_combout\ & !\c3|Add9~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|Add6~1_combout\,
	datad => VCC,
	cin => \c3|Add9~3\,
	combout => \c3|Add9~4_combout\,
	cout => \c3|Add9~5\);

-- Location: LCCOMB_X18_Y6_N30
\c3|ram_row_addr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~16_combout\ = (\c3|currAdjNeuronData\(0) & (((\c3|currAdjNeuronData\(1))))) # (!\c3|currAdjNeuronData\(0) & ((\c3|currAdjNeuronData\(1) & (\c3|Add9~4_combout\)) # (!\c3|currAdjNeuronData\(1) & ((\c3|Add6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add9~4_combout\,
	datab => \c3|currAdjNeuronData\(0),
	datac => \c3|currAdjNeuronData\(1),
	datad => \c3|Add6~1_combout\,
	combout => \c3|ram_row_addr~16_combout\);

-- Location: LCCOMB_X19_Y6_N20
\c3|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add10~6_combout\ = (\c3|Add6~1_combout\ & (!\c3|Add10~5\)) # (!\c3|Add6~1_combout\ & ((\c3|Add10~5\) # (GND)))
-- \c3|Add10~7\ = CARRY((!\c3|Add10~5\) # (!\c3|Add6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~1_combout\,
	datad => VCC,
	cin => \c3|Add10~5\,
	combout => \c3|Add10~6_combout\,
	cout => \c3|Add10~7\);

-- Location: LCCOMB_X18_Y7_N16
\c3|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add8~6_combout\ = (\c3|Add6~1_combout\ & (!\c3|Add8~5\)) # (!\c3|Add6~1_combout\ & ((\c3|Add8~5\) # (GND)))
-- \c3|Add8~7\ = CARRY((!\c3|Add8~5\) # (!\c3|Add6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~1_combout\,
	datad => VCC,
	cin => \c3|Add8~5\,
	combout => \c3|Add8~6_combout\,
	cout => \c3|Add8~7\);

-- Location: LCCOMB_X18_Y6_N26
\c3|ram_row_addr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~17_combout\ = (\c3|ram_row_addr~16_combout\ & (((\c3|Add10~6_combout\)) # (!\c3|currAdjNeuronData\(0)))) # (!\c3|ram_row_addr~16_combout\ & (\c3|currAdjNeuronData\(0) & ((\c3|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|ram_row_addr~16_combout\,
	datab => \c3|currAdjNeuronData\(0),
	datac => \c3|Add10~6_combout\,
	datad => \c3|Add8~6_combout\,
	combout => \c3|ram_row_addr~17_combout\);

-- Location: FF_X19_Y6_N3
\c3|ram_row_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_row_addr[3]~14_combout\,
	asdata => \c3|ram_row_addr~17_combout\,
	sload => \c3|ALT_INV_currAdjNeuronData\(2),
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_row_addr\(3));

-- Location: LCCOMB_X18_Y4_N12
\c2|RA~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~18_combout\ = (\c2|Equal7~0_combout\ & (!\c2|CMD\(1) & (\c3|ram_row_addr\(3) & \c2|CMD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~0_combout\,
	datab => \c2|CMD\(1),
	datac => \c3|ram_row_addr\(3),
	datad => \c2|CMD\(2),
	combout => \c2|RA~18_combout\);

-- Location: FF_X18_Y4_N13
\c2|RA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|RA~18_combout\,
	ena => \c2|RA[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|RA\(3));

-- Location: LCCOMB_X18_Y8_N20
\c3|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add6~2_combout\ = (\c3|currLinksArrayId\(1) & (\c3|currLinksArrayId\(3) $ ((\c3|adjMatField~q\)))) # (!\c3|currLinksArrayId\(1) & ((\c3|currLinksArrayId\(2)) # (\c3|currLinksArrayId\(3) $ (\c3|adjMatField~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(1),
	datab => \c3|currLinksArrayId\(3),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|Add6~2_combout\);

-- Location: LCCOMB_X19_Y6_N4
\c3|ram_row_addr[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr[4]~18_combout\ = (\c3|Add6~2_combout\ & (!\c3|ram_row_addr[3]~15\ & VCC)) # (!\c3|Add6~2_combout\ & (\c3|ram_row_addr[3]~15\ $ (GND)))
-- \c3|ram_row_addr[4]~19\ = CARRY((!\c3|Add6~2_combout\ & !\c3|ram_row_addr[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~2_combout\,
	datad => VCC,
	cin => \c3|ram_row_addr[3]~15\,
	combout => \c3|ram_row_addr[4]~18_combout\,
	cout => \c3|ram_row_addr[4]~19\);

-- Location: LCCOMB_X19_Y6_N22
\c3|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add10~8_combout\ = (\c3|Add6~2_combout\ & (!\c3|Add10~7\ & VCC)) # (!\c3|Add6~2_combout\ & (\c3|Add10~7\ $ (GND)))
-- \c3|Add10~9\ = CARRY((!\c3|Add6~2_combout\ & !\c3|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~2_combout\,
	datad => VCC,
	cin => \c3|Add10~7\,
	combout => \c3|Add10~8_combout\,
	cout => \c3|Add10~9\);

-- Location: LCCOMB_X18_Y6_N10
\c3|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add9~6_combout\ = (\c3|Add6~2_combout\ & ((\c3|Add9~5\) # (GND))) # (!\c3|Add6~2_combout\ & (!\c3|Add9~5\))
-- \c3|Add9~7\ = CARRY((\c3|Add6~2_combout\) # (!\c3|Add9~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|Add6~2_combout\,
	datad => VCC,
	cin => \c3|Add9~5\,
	combout => \c3|Add9~6_combout\,
	cout => \c3|Add9~7\);

-- Location: LCCOMB_X18_Y7_N18
\c3|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add8~8_combout\ = (\c3|Add6~2_combout\ & (!\c3|Add8~7\ & VCC)) # (!\c3|Add6~2_combout\ & (\c3|Add8~7\ $ (GND)))
-- \c3|Add8~9\ = CARRY((!\c3|Add6~2_combout\ & !\c3|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~2_combout\,
	datad => VCC,
	cin => \c3|Add8~7\,
	combout => \c3|Add8~8_combout\,
	cout => \c3|Add8~9\);

-- Location: LCCOMB_X19_Y7_N30
\c3|ram_row_addr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~20_combout\ = (\c3|currAdjNeuronData\(0) & ((\c3|Add8~8_combout\) # ((\c3|currAdjNeuronData\(1))))) # (!\c3|currAdjNeuronData\(0) & (((!\c3|Add6~2_combout\ & !\c3|currAdjNeuronData\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(0),
	datab => \c3|Add8~8_combout\,
	datac => \c3|Add6~2_combout\,
	datad => \c3|currAdjNeuronData\(1),
	combout => \c3|ram_row_addr~20_combout\);

-- Location: LCCOMB_X19_Y6_N12
\c3|ram_row_addr~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~21_combout\ = (\c3|ram_row_addr~20_combout\ & ((\c3|Add10~8_combout\) # ((!\c3|currAdjNeuronData\(1))))) # (!\c3|ram_row_addr~20_combout\ & (((\c3|Add9~6_combout\ & \c3|currAdjNeuronData\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add10~8_combout\,
	datab => \c3|Add9~6_combout\,
	datac => \c3|ram_row_addr~20_combout\,
	datad => \c3|currAdjNeuronData\(1),
	combout => \c3|ram_row_addr~21_combout\);

-- Location: FF_X19_Y6_N5
\c3|ram_row_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_row_addr[4]~18_combout\,
	asdata => \c3|ram_row_addr~21_combout\,
	sload => \c3|ALT_INV_currAdjNeuronData\(2),
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_row_addr\(4));

-- Location: LCCOMB_X19_Y4_N30
\c2|RA~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~19_combout\ = (\c2|Equal3~5_combout\) # ((\c2|Equal7~1_combout\ & \c3|ram_row_addr\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~1_combout\,
	datac => \c3|ram_row_addr\(4),
	datad => \c2|Equal3~5_combout\,
	combout => \c2|RA~19_combout\);

-- Location: FF_X19_Y4_N31
\c2|RA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|RA~19_combout\,
	ena => \c2|RA[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|RA\(4));

-- Location: LCCOMB_X18_Y8_N14
\c3|Add6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add6~3_combout\ = (\c3|adjMatField~q\ & (((\c3|currLinksArrayId\(2))))) # (!\c3|adjMatField~q\ & ((\c3|currLinksArrayId\(1) & (\c3|currLinksArrayId\(3))) # (!\c3|currLinksArrayId\(1) & (!\c3|currLinksArrayId\(3) & !\c3|currLinksArrayId\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(1),
	datab => \c3|currLinksArrayId\(3),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|Add6~3_combout\);

-- Location: LCCOMB_X19_Y6_N6
\c3|ram_row_addr[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr[5]~22_combout\ = (\c3|Add6~3_combout\ & (!\c3|ram_row_addr[4]~19\)) # (!\c3|Add6~3_combout\ & ((\c3|ram_row_addr[4]~19\) # (GND)))
-- \c3|ram_row_addr[5]~23\ = CARRY((!\c3|ram_row_addr[4]~19\) # (!\c3|Add6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~3_combout\,
	datad => VCC,
	cin => \c3|ram_row_addr[4]~19\,
	combout => \c3|ram_row_addr[5]~22_combout\,
	cout => \c3|ram_row_addr[5]~23\);

-- Location: LCCOMB_X19_Y6_N24
\c3|Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add10~10_combout\ = (\c3|Add6~3_combout\ & (!\c3|Add10~9\)) # (!\c3|Add6~3_combout\ & ((\c3|Add10~9\) # (GND)))
-- \c3|Add10~11\ = CARRY((!\c3|Add10~9\) # (!\c3|Add6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~3_combout\,
	datad => VCC,
	cin => \c3|Add10~9\,
	combout => \c3|Add10~10_combout\,
	cout => \c3|Add10~11\);

-- Location: LCCOMB_X18_Y7_N20
\c3|Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add8~10_combout\ = (\c3|Add6~3_combout\ & (!\c3|Add8~9\)) # (!\c3|Add6~3_combout\ & ((\c3|Add8~9\) # (GND)))
-- \c3|Add8~11\ = CARRY((!\c3|Add8~9\) # (!\c3|Add6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|Add6~3_combout\,
	datad => VCC,
	cin => \c3|Add8~9\,
	combout => \c3|Add8~10_combout\,
	cout => \c3|Add8~11\);

-- Location: LCCOMB_X18_Y6_N12
\c3|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add9~8_combout\ = (\c3|Add6~3_combout\ & (\c3|Add9~7\ $ (GND))) # (!\c3|Add6~3_combout\ & (!\c3|Add9~7\ & VCC))
-- \c3|Add9~9\ = CARRY((\c3|Add6~3_combout\ & !\c3|Add9~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~3_combout\,
	datad => VCC,
	cin => \c3|Add9~7\,
	combout => \c3|Add9~8_combout\,
	cout => \c3|Add9~9\);

-- Location: LCCOMB_X18_Y6_N28
\c3|ram_row_addr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~24_combout\ = (\c3|currAdjNeuronData\(0) & (((\c3|currAdjNeuronData\(1))))) # (!\c3|currAdjNeuronData\(0) & ((\c3|currAdjNeuronData\(1) & ((\c3|Add9~8_combout\))) # (!\c3|currAdjNeuronData\(1) & (\c3|Add6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~3_combout\,
	datab => \c3|currAdjNeuronData\(0),
	datac => \c3|currAdjNeuronData\(1),
	datad => \c3|Add9~8_combout\,
	combout => \c3|ram_row_addr~24_combout\);

-- Location: LCCOMB_X18_Y6_N22
\c3|ram_row_addr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~25_combout\ = (\c3|currAdjNeuronData\(0) & ((\c3|ram_row_addr~24_combout\ & (\c3|Add10~10_combout\)) # (!\c3|ram_row_addr~24_combout\ & ((\c3|Add8~10_combout\))))) # (!\c3|currAdjNeuronData\(0) & (((\c3|ram_row_addr~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(0),
	datab => \c3|Add10~10_combout\,
	datac => \c3|Add8~10_combout\,
	datad => \c3|ram_row_addr~24_combout\,
	combout => \c3|ram_row_addr~25_combout\);

-- Location: FF_X19_Y6_N7
\c3|ram_row_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_row_addr[5]~22_combout\,
	asdata => \c3|ram_row_addr~25_combout\,
	sload => \c3|ALT_INV_currAdjNeuronData\(2),
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_row_addr\(5));

-- Location: LCCOMB_X19_Y4_N16
\c2|RA~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~20_combout\ = (\c2|Equal3~5_combout\) # ((\c2|Equal7~1_combout\ & \c3|ram_row_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~1_combout\,
	datac => \c3|ram_row_addr\(5),
	datad => \c2|Equal3~5_combout\,
	combout => \c2|RA~20_combout\);

-- Location: FF_X19_Y4_N17
\c2|RA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|RA~20_combout\,
	ena => \c2|RA[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|RA\(5));

-- Location: LCCOMB_X18_Y9_N16
\c3|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add6~4_combout\ = (!\c3|adjMatField~q\ & (!\c3|currLinksArrayId\(1) & ((\c3|currLinksArrayId\(3)) # (\c3|currLinksArrayId\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datab => \c3|adjMatField~q\,
	datac => \c3|currLinksArrayId\(1),
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|Add6~4_combout\);

-- Location: LCCOMB_X19_Y6_N8
\c3|ram_row_addr[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr[6]~26_combout\ = (\c3|ram_row_addr[5]~23\ & ((\c3|Add2~4_combout\ $ (\c3|Add6~4_combout\)))) # (!\c3|ram_row_addr[5]~23\ & (\c3|Add2~4_combout\ $ (\c3|Add6~4_combout\ $ (VCC))))
-- \c3|ram_row_addr[6]~27\ = CARRY((!\c3|ram_row_addr[5]~23\ & (\c3|Add2~4_combout\ $ (\c3|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add2~4_combout\,
	datab => \c3|Add6~4_combout\,
	datad => VCC,
	cin => \c3|ram_row_addr[5]~23\,
	combout => \c3|ram_row_addr[6]~26_combout\,
	cout => \c3|ram_row_addr[6]~27\);

-- Location: LCCOMB_X18_Y7_N22
\c3|Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add8~12_combout\ = (\c3|Add8~11\ & ((\c3|Add6~4_combout\ $ (\c3|Add2~4_combout\)))) # (!\c3|Add8~11\ & (\c3|Add6~4_combout\ $ (\c3|Add2~4_combout\ $ (VCC))))
-- \c3|Add8~13\ = CARRY((!\c3|Add8~11\ & (\c3|Add6~4_combout\ $ (\c3|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~4_combout\,
	datab => \c3|Add2~4_combout\,
	datad => VCC,
	cin => \c3|Add8~11\,
	combout => \c3|Add8~12_combout\,
	cout => \c3|Add8~13\);

-- Location: LCCOMB_X18_Y9_N30
\c3|Add6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add6~5_combout\ = (\c3|currLinksArrayId\(3) & (((\c3|adjMatField~q\)))) # (!\c3|currLinksArrayId\(3) & (!\c3|adjMatField~q\ & ((\c3|currLinksArrayId\(1)) # (\c3|currLinksArrayId\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currLinksArrayId\(3),
	datab => \c3|currLinksArrayId\(1),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(2),
	combout => \c3|Add6~5_combout\);

-- Location: LCCOMB_X18_Y7_N6
\c3|ram_row_addr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~28_combout\ = (\c3|currAdjNeuronData\(0) & ((\c3|Add8~12_combout\) # ((\c3|currAdjNeuronData\(1))))) # (!\c3|currAdjNeuronData\(0) & (((!\c3|currAdjNeuronData\(1) & \c3|Add6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add8~12_combout\,
	datab => \c3|currAdjNeuronData\(0),
	datac => \c3|currAdjNeuronData\(1),
	datad => \c3|Add6~5_combout\,
	combout => \c3|ram_row_addr~28_combout\);

-- Location: LCCOMB_X19_Y6_N26
\c3|Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add10~12_combout\ = (\c3|Add10~11\ & ((\c3|Add2~4_combout\ $ (\c3|Add6~4_combout\)))) # (!\c3|Add10~11\ & (\c3|Add2~4_combout\ $ (\c3|Add6~4_combout\ $ (VCC))))
-- \c3|Add10~13\ = CARRY((!\c3|Add10~11\ & (\c3|Add2~4_combout\ $ (\c3|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add2~4_combout\,
	datab => \c3|Add6~4_combout\,
	datad => VCC,
	cin => \c3|Add10~11\,
	combout => \c3|Add10~12_combout\,
	cout => \c3|Add10~13\);

-- Location: LCCOMB_X18_Y6_N14
\c3|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add9~10_combout\ = (\c3|Add9~9\ & (\c3|Add6~4_combout\ $ ((!\c3|Add2~4_combout\)))) # (!\c3|Add9~9\ & ((\c3|Add6~4_combout\ $ (\c3|Add2~4_combout\)) # (GND)))
-- \c3|Add9~11\ = CARRY((\c3|Add6~4_combout\ $ (!\c3|Add2~4_combout\)) # (!\c3|Add9~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add6~4_combout\,
	datab => \c3|Add2~4_combout\,
	datad => VCC,
	cin => \c3|Add9~9\,
	combout => \c3|Add9~10_combout\,
	cout => \c3|Add9~11\);

-- Location: LCCOMB_X19_Y6_N30
\c3|ram_row_addr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~29_combout\ = (\c3|currAdjNeuronData\(1) & ((\c3|ram_row_addr~28_combout\ & (\c3|Add10~12_combout\)) # (!\c3|ram_row_addr~28_combout\ & ((\c3|Add9~10_combout\))))) # (!\c3|currAdjNeuronData\(1) & (\c3|ram_row_addr~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|currAdjNeuronData\(1),
	datab => \c3|ram_row_addr~28_combout\,
	datac => \c3|Add10~12_combout\,
	datad => \c3|Add9~10_combout\,
	combout => \c3|ram_row_addr~29_combout\);

-- Location: FF_X19_Y6_N9
\c3|ram_row_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_row_addr[6]~26_combout\,
	asdata => \c3|ram_row_addr~29_combout\,
	sload => \c3|ALT_INV_currAdjNeuronData\(2),
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_row_addr\(6));

-- Location: LCCOMB_X19_Y4_N14
\c2|RA~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~21_combout\ = (\c2|Equal7~0_combout\ & (\c2|CMD\(2) & (\c3|ram_row_addr\(6) & !\c2|CMD\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~0_combout\,
	datab => \c2|CMD\(2),
	datac => \c3|ram_row_addr\(6),
	datad => \c2|CMD\(1),
	combout => \c2|RA~21_combout\);

-- Location: FF_X19_Y4_N15
\c2|RA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|RA~21_combout\,
	ena => \c2|RA[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|RA\(6));

-- Location: LCCOMB_X18_Y9_N6
\c3|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add6~6_combout\ = (!\c3|currLinksArrayId\(1) & (!\c3|adjMatField~q\ & \c3|currLinksArrayId\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|currLinksArrayId\(1),
	datac => \c3|adjMatField~q\,
	datad => \c3|currLinksArrayId\(3),
	combout => \c3|Add6~6_combout\);

-- Location: LCCOMB_X19_Y6_N10
\c3|ram_row_addr[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr[7]~30_combout\ = \c3|Add6~6_combout\ $ (\c3|ram_row_addr[6]~27\ $ (\c3|Add2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|Add6~6_combout\,
	datad => \c3|Add2~5_combout\,
	cin => \c3|ram_row_addr[6]~27\,
	combout => \c3|ram_row_addr[7]~30_combout\);

-- Location: LCCOMB_X19_Y6_N28
\c3|Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add10~14_combout\ = \c3|Add6~6_combout\ $ (\c3|Add10~13\ $ (\c3|Add2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|Add6~6_combout\,
	datad => \c3|Add2~5_combout\,
	cin => \c3|Add10~13\,
	combout => \c3|Add10~14_combout\);

-- Location: LCCOMB_X18_Y7_N24
\c3|Add8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add8~14_combout\ = \c3|Add2~5_combout\ $ (\c3|Add8~13\ $ (\c3|Add6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c3|Add2~5_combout\,
	datad => \c3|Add6~6_combout\,
	cin => \c3|Add8~13\,
	combout => \c3|Add8~14_combout\);

-- Location: LCCOMB_X18_Y6_N16
\c3|Add9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|Add9~12_combout\ = \c3|Add2~5_combout\ $ (\c3|Add9~11\ $ (!\c3|Add6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add2~5_combout\,
	datad => \c3|Add6~6_combout\,
	cin => \c3|Add9~11\,
	combout => \c3|Add9~12_combout\);

-- Location: LCCOMB_X18_Y6_N24
\c3|ram_row_addr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~32_combout\ = (\c3|currAdjNeuronData\(0) & (((\c3|currAdjNeuronData\(1))))) # (!\c3|currAdjNeuronData\(0) & ((\c3|currAdjNeuronData\(1) & ((\c3|Add9~12_combout\))) # (!\c3|currAdjNeuronData\(1) & (\c3|ram_data_save[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|ram_data_save[2]~10_combout\,
	datab => \c3|currAdjNeuronData\(0),
	datac => \c3|currAdjNeuronData\(1),
	datad => \c3|Add9~12_combout\,
	combout => \c3|ram_row_addr~32_combout\);

-- Location: LCCOMB_X18_Y6_N2
\c3|ram_row_addr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|ram_row_addr~33_combout\ = (\c3|currAdjNeuronData\(0) & ((\c3|ram_row_addr~32_combout\ & (\c3|Add10~14_combout\)) # (!\c3|ram_row_addr~32_combout\ & ((\c3|Add8~14_combout\))))) # (!\c3|currAdjNeuronData\(0) & (((\c3|ram_row_addr~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Add10~14_combout\,
	datab => \c3|Add8~14_combout\,
	datac => \c3|currAdjNeuronData\(0),
	datad => \c3|ram_row_addr~32_combout\,
	combout => \c3|ram_row_addr~33_combout\);

-- Location: FF_X19_Y6_N11
\c3|ram_row_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|ram_row_addr[7]~30_combout\,
	asdata => \c3|ram_row_addr~33_combout\,
	sload => \c3|ALT_INV_currAdjNeuronData\(2),
	ena => \c3|ram_data_save[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|ram_row_addr\(7));

-- Location: LCCOMB_X18_Y4_N26
\c2|RA~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~22_combout\ = (\c2|Equal7~0_combout\ & (!\c2|CMD\(1) & (\c3|ram_row_addr\(7) & \c2|CMD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~0_combout\,
	datab => \c2|CMD\(1),
	datac => \c3|ram_row_addr\(7),
	datad => \c2|CMD\(2),
	combout => \c2|RA~22_combout\);

-- Location: FF_X18_Y4_N27
\c2|RA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|RA~22_combout\,
	ena => \c2|RA[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|RA\(7));

-- Location: LCCOMB_X19_Y4_N4
\c2|RA[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA[10]~32_combout\ = (!\c2|CMD\(4) & ((\c2|Equal0~1_combout\ & ((\c2|Equal13~0_combout\))) # (!\c2|Equal0~1_combout\ & (\c2|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal2~4_combout\,
	datab => \c2|Equal0~1_combout\,
	datac => \c2|Equal13~0_combout\,
	datad => \c2|CMD\(4),
	combout => \c2|RA[10]~32_combout\);

-- Location: LCCOMB_X22_Y4_N22
\c2|RA~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~30_combout\ = (\c2|RA\(10) & ((!\c2|CMD\(2)) # (!\c2|CMD\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|RA\(10),
	datac => \c2|CMD\(2),
	combout => \c2|RA~30_combout\);

-- Location: LCCOMB_X22_Y4_N14
\c2|RA~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~23_combout\ = (!\c2|Equal13~0_combout\ & ((\c2|RA\(10)) # (\c2|WE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|Equal13~0_combout\,
	datac => \c2|RA\(10),
	datad => \c2|WE~2_combout\,
	combout => \c2|RA~23_combout\);

-- Location: LCCOMB_X22_Y4_N24
\c2|RA~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~24_combout\ = (\c2|CMD\(2) & (((\c2|RA\(10))))) # (!\c2|CMD\(2) & ((\c2|CMD\(0) & ((\c2|RA\(10)))) # (!\c2|CMD\(0) & (\c2|RA~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(2),
	datab => \c2|RA~23_combout\,
	datac => \c2|RA\(10),
	datad => \c2|CMD\(0),
	combout => \c2|RA~24_combout\);

-- Location: LCCOMB_X22_Y4_N10
\c2|RA~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~28_combout\ = (\c2|RA\(10) & ((\c2|RA~7_combout\) # ((!\c2|CMD\(0)) # (!\c2|CMD\(2))))) # (!\c2|RA\(10) & (((!\c2|CMD\(2) & !\c2|CMD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RA~7_combout\,
	datab => \c2|RA\(10),
	datac => \c2|CMD\(2),
	datad => \c2|CMD\(0),
	combout => \c2|RA~28_combout\);

-- Location: LCCOMB_X22_Y5_N20
\c2|RA~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~25_combout\ = (\c2|CMD\(0) & (\c2|Equal13~0_combout\)) # (!\c2|CMD\(0) & (((!\c2|LessThan2~0_combout\ & \c2|n_sb[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|Equal13~0_combout\,
	datac => \c2|LessThan2~0_combout\,
	datad => \c2|n_sb[3]~0_combout\,
	combout => \c2|RA~25_combout\);

-- Location: LCCOMB_X22_Y4_N26
\c2|RA~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~26_combout\ = (\c2|CMD\(2) & (\c2|WE~2_combout\)) # (!\c2|CMD\(2) & ((\c2|RA~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~2_combout\,
	datac => \c2|CMD\(2),
	datad => \c2|RA~25_combout\,
	combout => \c2|RA~26_combout\);

-- Location: LCCOMB_X22_Y4_N6
\c2|RA~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~35_combout\ = (\c2|CMD\(2) & (((\c2|RA~25_combout\)))) # (!\c2|CMD\(2) & (!\c2|LessThan3~0_combout\ & (\c2|Equal6~0_combout\ & !\c2|RA~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LessThan3~0_combout\,
	datab => \c2|Equal6~0_combout\,
	datac => \c2|CMD\(2),
	datad => \c2|RA~25_combout\,
	combout => \c2|RA~35_combout\);

-- Location: LCCOMB_X22_Y4_N20
\c2|RA~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~27_combout\ = (\c2|CMD\(0) & (!\c2|RA~35_combout\ & ((\c2|RA\(10)) # (\c2|RA~26_combout\)))) # (!\c2|CMD\(0) & (\c2|RA\(10) & (!\c2|RA~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(0),
	datab => \c2|RA\(10),
	datac => \c2|RA~26_combout\,
	datad => \c2|RA~35_combout\,
	combout => \c2|RA~27_combout\);

-- Location: LCCOMB_X22_Y4_N12
\c2|RA~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~29_combout\ = (\c2|CMD\(3) & (((\c2|CMD\(1))))) # (!\c2|CMD\(3) & ((\c2|CMD\(1) & ((\c2|RA~27_combout\))) # (!\c2|CMD\(1) & (\c2|RA~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RA~28_combout\,
	datab => \c2|CMD\(3),
	datac => \c2|CMD\(1),
	datad => \c2|RA~27_combout\,
	combout => \c2|RA~29_combout\);

-- Location: LCCOMB_X22_Y4_N0
\c2|RA~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA~31_combout\ = (\c2|CMD\(3) & ((\c2|RA~29_combout\ & (\c2|RA~30_combout\)) # (!\c2|RA~29_combout\ & ((\c2|RA~24_combout\))))) # (!\c2|CMD\(3) & (((\c2|RA~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RA~30_combout\,
	datab => \c2|RA~24_combout\,
	datac => \c2|CMD\(3),
	datad => \c2|RA~29_combout\,
	combout => \c2|RA~31_combout\);

-- Location: LCCOMB_X22_Y4_N8
\c2|RA[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RA[10]~33_combout\ = (\c2|RA[10]~32_combout\ & ((\c2|RA~31_combout\))) # (!\c2|RA[10]~32_combout\ & (\c2|RA\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RA[10]~32_combout\,
	datac => \c2|RA\(10),
	datad => \c2|RA~31_combout\,
	combout => \c2|RA[10]~33_combout\);

-- Location: FF_X22_Y4_N9
\c2|RA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|RA[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|RA\(10));

-- Location: LCCOMB_X19_Y4_N22
\c2|LDQM~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LDQM~10_combout\ = ((\c2|Equal3~5_combout\) # ((!\c2|RA~5_combout\ & \c2|WE~3_combout\))) # (!\c2|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal2~4_combout\,
	datab => \c2|RA~5_combout\,
	datac => \c2|WE~3_combout\,
	datad => \c2|Equal3~5_combout\,
	combout => \c2|LDQM~10_combout\);

-- Location: LCCOMB_X21_Y4_N24
\c2|LDQM~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LDQM~12_combout\ = (!\c2|Equal7~1_combout\ & ((\c2|CMD\(4)) # ((\c2|CMD\(2)) # (\c2|CMD\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(4),
	datab => \c2|CMD\(2),
	datac => \c2|CMD\(3),
	datad => \c2|Equal7~1_combout\,
	combout => \c2|LDQM~12_combout\);

-- Location: LCCOMB_X19_Y4_N10
\c2|LDQM~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LDQM~8_combout\ = (\c2|LDQM~q\) # ((\c2|LDQM~7_combout\ & (\c2|LDQM~12_combout\ & \c2|RA~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LDQM~q\,
	datab => \c2|LDQM~7_combout\,
	datac => \c2|LDQM~12_combout\,
	datad => \c2|RA~5_combout\,
	combout => \c2|LDQM~8_combout\);

-- Location: LCCOMB_X18_Y4_N16
\c2|LDQM~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LDQM~5_combout\ = (\c2|Equal7~0_combout\ & (!\c2|CMD\(1) & (\c3|ram_data_save_do~q\ & \c2|CMD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~0_combout\,
	datab => \c2|CMD\(1),
	datac => \c3|ram_data_save_do~q\,
	datad => \c2|CMD\(2),
	combout => \c2|LDQM~5_combout\);

-- Location: LCCOMB_X19_Y4_N20
\c2|LDQM~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LDQM~6_combout\ = (\c2|Equal7~1_combout\ & ((\c2|Equal13~0_combout\) # ((\c2|LDQM~q\)))) # (!\c2|Equal7~1_combout\ & (\c2|Equal0~1_combout\ & ((\c2|Equal13~0_combout\) # (\c2|LDQM~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal7~1_combout\,
	datab => \c2|Equal13~0_combout\,
	datac => \c2|Equal0~1_combout\,
	datad => \c2|LDQM~q\,
	combout => \c2|LDQM~6_combout\);

-- Location: LCCOMB_X19_Y4_N0
\c2|LDQM~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LDQM~9_combout\ = (\c2|LDQM~5_combout\) # ((\c2|LDQM~6_combout\) # ((\c2|LDQM~8_combout\ & !\c2|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LDQM~8_combout\,
	datab => \c2|Equal9~0_combout\,
	datac => \c2|LDQM~5_combout\,
	datad => \c2|LDQM~6_combout\,
	combout => \c2|LDQM~9_combout\);

-- Location: LCCOMB_X19_Y4_N2
\c2|LDQM~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LDQM~4_combout\ = (\c2|n_s[3]~22_combout\ & (\c2|Equal0~0_combout\ & ((\c2|LDQM~q\) # (\c2|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LDQM~q\,
	datab => \c2|n_s[3]~22_combout\,
	datac => \c2|Equal6~0_combout\,
	datad => \c2|Equal0~0_combout\,
	combout => \c2|LDQM~4_combout\);

-- Location: LCCOMB_X19_Y4_N12
\c2|LDQM~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LDQM~11_combout\ = (\c2|LDQM~9_combout\) # ((\c2|LDQM~4_combout\) # ((\c2|LDQM~10_combout\ & \c2|LDQM~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LDQM~10_combout\,
	datab => \c2|LDQM~9_combout\,
	datac => \c2|LDQM~q\,
	datad => \c2|LDQM~4_combout\,
	combout => \c2|LDQM~11_combout\);

-- Location: FF_X19_Y4_N13
\c2|LDQM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|LDQM~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|LDQM~q\);

-- Location: LCCOMB_X22_Y6_N30
\c2|RAS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~2_combout\ = (\c2|CMD\(0) & (\c2|CMD\(3) & (\c2|CMD\(2) $ (\c2|CMD\(1))))) # (!\c2|CMD\(0) & ((\c2|CMD\(1) & (\c2|CMD\(3))) # (!\c2|CMD\(1) & ((\c2|CMD\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(3),
	datab => \c2|CMD\(0),
	datac => \c2|CMD\(2),
	datad => \c2|CMD\(1),
	combout => \c2|RAS~2_combout\);

-- Location: LCCOMB_X22_Y6_N24
\c2|RAS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~3_combout\ = (\c2|CMD\(4)) # (\c2|RAS~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|CMD\(4),
	datac => \c2|RAS~2_combout\,
	combout => \c2|RAS~3_combout\);

-- Location: LCCOMB_X22_Y6_N0
\c2|CAS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~4_combout\ = (\c2|WE~2_combout\ & !\c2|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|WE~2_combout\,
	datad => \c2|CMD\(0),
	combout => \c2|CAS~4_combout\);

-- Location: LCCOMB_X21_Y5_N20
\c2|RAS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~4_combout\ = (\c2|CAS~4_combout\ & (((\c2|Equal13~0_combout\ & !\c2|RAS~3_combout\)))) # (!\c2|CAS~4_combout\ & ((\c2|RAS~q\) # ((\c2|Equal13~0_combout\ & !\c2|RAS~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CAS~4_combout\,
	datab => \c2|RAS~q\,
	datac => \c2|Equal13~0_combout\,
	datad => \c2|RAS~3_combout\,
	combout => \c2|RAS~4_combout\);

-- Location: LCCOMB_X21_Y5_N18
\c2|RAS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~5_combout\ = (\c2|Equal15~0_combout\ & ((\c2|RAS~4_combout\) # ((\c2|RAS~q\ & \c2|RAS~3_combout\)))) # (!\c2|Equal15~0_combout\ & (((\c2|RAS~q\ & \c2|RAS~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal15~0_combout\,
	datab => \c2|RAS~4_combout\,
	datac => \c2|RAS~q\,
	datad => \c2|RAS~3_combout\,
	combout => \c2|RAS~5_combout\);

-- Location: LCCOMB_X21_Y5_N24
\c2|RAS~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~7_combout\ = (\c2|Equal3~4_combout\ & ((\c2|WE~2_combout\) # ((\c2|Equal13~0_combout\) # (\c2|RAS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal3~4_combout\,
	datab => \c2|WE~2_combout\,
	datac => \c2|Equal13~0_combout\,
	datad => \c2|RAS~q\,
	combout => \c2|RAS~7_combout\);

-- Location: LCCOMB_X22_Y5_N12
\c2|RAS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~6_combout\ = (\c2|CMD\(0) & (((\c2|CMD\(1)) # (\c2|WE~2_combout\)))) # (!\c2|CMD\(0) & (\c2|RAS~13_combout\ & (!\c2|CMD\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RAS~13_combout\,
	datab => \c2|CMD\(0),
	datac => \c2|CMD\(1),
	datad => \c2|WE~2_combout\,
	combout => \c2|RAS~6_combout\);

-- Location: LCCOMB_X21_Y5_N0
\c2|RAS~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~14_combout\ = (\c2|RAS~q\ & ((\c2|CMD\(1) & ((\c2|RAS~6_combout\) # (!\c2|n_sb[3]~0_combout\))) # (!\c2|CMD\(1) & (!\c2|RAS~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datab => \c2|RAS~q\,
	datac => \c2|RAS~6_combout\,
	datad => \c2|n_sb[3]~0_combout\,
	combout => \c2|RAS~14_combout\);

-- Location: LCCOMB_X21_Y5_N14
\c2|RAS~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~15_combout\ = (\c2|Equal13~0_combout\) # (\c2|RAS~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c2|Equal13~0_combout\,
	datad => \c2|RAS~14_combout\,
	combout => \c2|RAS~15_combout\);

-- Location: LCCOMB_X22_Y5_N14
\c2|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|LessThan4~3_combout\ = (\c2|LessThan4~2_combout\ & (((!\c2|n_s\(1)) # (!\c2|n_s\(2))) # (!\c2|n_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s\(0),
	datab => \c2|LessThan4~2_combout\,
	datac => \c2|n_s\(2),
	datad => \c2|n_s\(1),
	combout => \c2|LessThan4~3_combout\);

-- Location: LCCOMB_X21_Y5_N30
\c2|RAS~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~8_combout\ = (!\c2|CMD\(1) & (\c2|RA~7_combout\ & ((\c2|RAS~q\) # (\c2|LessThan4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datab => \c2|RAS~q\,
	datac => \c2|RA~7_combout\,
	datad => \c2|LessThan4~3_combout\,
	combout => \c2|RAS~8_combout\);

-- Location: LCCOMB_X21_Y5_N4
\c2|RAS~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~9_combout\ = (\c2|Equal13~0_combout\) # ((!\c2|WE~2_combout\ & \c2|RAS~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|WE~2_combout\,
	datac => \c2|Equal13~0_combout\,
	datad => \c2|RAS~q\,
	combout => \c2|RAS~9_combout\);

-- Location: LCCOMB_X21_Y5_N6
\c2|RAS~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~10_combout\ = (\c2|CMD\(0) & ((\c2|RAS~8_combout\) # ((\c2|RAS~9_combout\ & \c2|CMD\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RAS~8_combout\,
	datab => \c2|RAS~9_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(0),
	combout => \c2|RAS~10_combout\);

-- Location: LCCOMB_X21_Y5_N8
\c2|RAS~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~11_combout\ = (\c2|CMD\(2) & ((\c2|RAS~7_combout\) # ((\c2|RAS~10_combout\)))) # (!\c2|CMD\(2) & (((\c2|RAS~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(2),
	datab => \c2|RAS~7_combout\,
	datac => \c2|RAS~15_combout\,
	datad => \c2|RAS~10_combout\,
	combout => \c2|RAS~11_combout\);

-- Location: LCCOMB_X21_Y5_N16
\c2|RAS~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|RAS~12_combout\ = (\c2|RAS~5_combout\) # ((!\c2|RAS~3_combout\ & (\c2|RAS~11_combout\ & !\c2|CMD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RAS~3_combout\,
	datab => \c2|RAS~5_combout\,
	datac => \c2|RAS~11_combout\,
	datad => \c2|CMD\(3),
	combout => \c2|RAS~12_combout\);

-- Location: FF_X21_Y5_N17
\c2|RAS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|RAS~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|RAS~q\);

-- Location: LCCOMB_X22_Y6_N6
\c2|CAS~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~14_combout\ = (\c2|CAS~q\ & ((\c2|CMD\(1)) # (!\c2|WE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~2_combout\,
	datab => \c2|CAS~q\,
	datad => \c2|CMD\(1),
	combout => \c2|CAS~14_combout\);

-- Location: LCCOMB_X22_Y5_N2
\c2|CAS~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~9_combout\ = (\c2|CMD\(1) & (!\c2|n_sb[3]~0_combout\ & (\c2|CAS~q\))) # (!\c2|CMD\(1) & (((\c2|CAS~q\) # (\c2|RAS~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datab => \c2|n_sb[3]~0_combout\,
	datac => \c2|CAS~q\,
	datad => \c2|RAS~13_combout\,
	combout => \c2|CAS~9_combout\);

-- Location: LCCOMB_X22_Y6_N4
\c2|CAS~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~15_combout\ = (\c2|Equal13~0_combout\) # ((\c2|CMD\(0) & (\c2|CAS~14_combout\)) # (!\c2|CMD\(0) & ((\c2|CAS~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CAS~14_combout\,
	datab => \c2|CMD\(0),
	datac => \c2|Equal13~0_combout\,
	datad => \c2|CAS~9_combout\,
	combout => \c2|CAS~15_combout\);

-- Location: LCCOMB_X22_Y6_N12
\c2|WE~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~4_combout\ = (\c2|n_s\(0)) # ((\c2|n_s\(2)) # (!\c2|LessThan4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c2|n_s\(0),
	datac => \c2|LessThan4~2_combout\,
	datad => \c2|n_s\(2),
	combout => \c2|WE~4_combout\);

-- Location: LCCOMB_X22_Y6_N18
\c2|CAS~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~7_combout\ = (!\c2|Equal13~0_combout\ & ((\c2|CAS~q\) # ((\c2|LessThan4~3_combout\ & !\c2|CMD\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|LessThan4~3_combout\,
	datab => \c2|CMD\(1),
	datac => \c2|Equal13~0_combout\,
	datad => \c2|CAS~q\,
	combout => \c2|CAS~7_combout\);

-- Location: LCCOMB_X22_Y6_N22
\c2|CAS~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~8_combout\ = (\c2|CAS~7_combout\) # ((\c2|CMD\(1) & (!\c2|WE~4_combout\)) # (!\c2|CMD\(1) & ((\c3|ram_data_save_do~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~4_combout\,
	datab => \c2|CMD\(1),
	datac => \c3|ram_data_save_do~q\,
	datad => \c2|CAS~7_combout\,
	combout => \c2|CAS~8_combout\);

-- Location: LCCOMB_X22_Y6_N8
\c2|CAS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~6_combout\ = (\c2|Equal13~0_combout\) # ((!\c2|WE~2_combout\ & \c2|CAS~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~2_combout\,
	datac => \c2|Equal13~0_combout\,
	datad => \c2|CAS~q\,
	combout => \c2|CAS~6_combout\);

-- Location: LCCOMB_X22_Y6_N28
\c2|CAS~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~12_combout\ = (\c2|CMD\(0) & (\c2|CAS~8_combout\)) # (!\c2|CMD\(0) & (((\c2|CMD\(1) & \c2|CAS~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CAS~8_combout\,
	datab => \c2|CMD\(1),
	datac => \c2|CAS~6_combout\,
	datad => \c2|CMD\(0),
	combout => \c2|CAS~12_combout\);

-- Location: LCCOMB_X22_Y6_N16
\c2|CAS~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~10_combout\ = (\c2|CMD\(3) & (((\c2|CMD\(2))))) # (!\c2|CMD\(3) & ((\c2|CMD\(2) & ((\c2|CAS~12_combout\))) # (!\c2|CMD\(2) & (\c2|CAS~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(3),
	datab => \c2|CAS~15_combout\,
	datac => \c2|CMD\(2),
	datad => \c2|CAS~12_combout\,
	combout => \c2|CAS~10_combout\);

-- Location: LCCOMB_X22_Y6_N26
\c2|CAS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~5_combout\ = (!\c2|CMD\(1) & ((\c2|CAS~4_combout\) # ((\c2|Equal13~0_combout\) # (\c2|CAS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CAS~4_combout\,
	datab => \c2|CMD\(1),
	datac => \c2|Equal13~0_combout\,
	datad => \c2|CAS~q\,
	combout => \c2|CAS~5_combout\);

-- Location: LCCOMB_X22_Y6_N10
\c2|CAS~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~11_combout\ = (\c2|CAS~10_combout\ & ((\c2|n_s[3]~22_combout\) # ((!\c2|CMD\(3))))) # (!\c2|CAS~10_combout\ & (((\c2|CAS~5_combout\ & \c2|CMD\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|n_s[3]~22_combout\,
	datab => \c2|CAS~10_combout\,
	datac => \c2|CAS~5_combout\,
	datad => \c2|CMD\(3),
	combout => \c2|CAS~11_combout\);

-- Location: LCCOMB_X22_Y6_N20
\c2|CAS~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|CAS~13_combout\ = (\c2|RAS~2_combout\ & (((\c2|CAS~q\)))) # (!\c2|RAS~2_combout\ & ((\c2|CMD\(4) & (\c2|CAS~q\)) # (!\c2|CMD\(4) & ((\c2|CAS~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RAS~2_combout\,
	datab => \c2|CMD\(4),
	datac => \c2|CAS~q\,
	datad => \c2|CAS~11_combout\,
	combout => \c2|CAS~13_combout\);

-- Location: FF_X22_Y6_N21
\c2|CAS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|CAS~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|CAS~q\);

-- Location: LCCOMB_X21_Y5_N12
\c2|WE~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~12_combout\ = (\c2|Equal15~0_combout\ & ((\c2|Equal13~0_combout\) # ((!\c2|CAS~4_combout\ & \c2|WE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|Equal15~0_combout\,
	datab => \c2|Equal13~0_combout\,
	datac => \c2|CAS~4_combout\,
	datad => \c2|WE~q\,
	combout => \c2|WE~12_combout\);

-- Location: LCCOMB_X21_Y5_N22
\c2|WE~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~14_combout\ = (\c2|CMD\(1) & (((!\c3|ram_data_save_do~q\ & !\c2|CMD\(0))) # (!\c2|WE~2_combout\))) # (!\c2|CMD\(1) & (((\c2|CMD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|ram_data_save_do~q\,
	datab => \c2|WE~2_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|CMD\(0),
	combout => \c2|WE~14_combout\);

-- Location: LCCOMB_X21_Y5_N10
\c2|WE~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~5_combout\ = (\c2|Equal13~0_combout\) # ((!\c2|CMD\(1) & ((\c3|ram_data_save_do~q\) # (\c2|LessThan4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|ram_data_save_do~q\,
	datab => \c2|Equal13~0_combout\,
	datac => \c2|CMD\(1),
	datad => \c2|LessThan4~3_combout\,
	combout => \c2|WE~5_combout\);

-- Location: LCCOMB_X21_Y5_N28
\c2|WE~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~6_combout\ = (\c2|WE~14_combout\ & ((\c2|WE~q\) # ((\c2|WE~5_combout\)))) # (!\c2|WE~14_combout\ & (((\c2|CMD\(1) & \c2|WE~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~14_combout\,
	datab => \c2|WE~q\,
	datac => \c2|CMD\(1),
	datad => \c2|WE~5_combout\,
	combout => \c2|WE~6_combout\);

-- Location: LCCOMB_X22_Y5_N16
\c2|WE~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~7_combout\ = (\c2|Equal13~0_combout\) # ((\c2|WE~q\ & ((\c2|CMD\(0)) # (!\c2|RAS~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|RAS~13_combout\,
	datab => \c2|CMD\(0),
	datac => \c2|WE~q\,
	datad => \c2|Equal13~0_combout\,
	combout => \c2|WE~7_combout\);

-- Location: LCCOMB_X22_Y5_N6
\c2|WE~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~8_combout\ = (\c2|CMD\(1) & (((\c2|CMD\(0))))) # (!\c2|CMD\(1) & ((\c2|WE~7_combout\) # ((\c2|WE~2_combout\ & \c2|CMD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~2_combout\,
	datab => \c2|CMD\(0),
	datac => \c2|CMD\(1),
	datad => \c2|WE~7_combout\,
	combout => \c2|WE~8_combout\);

-- Location: LCCOMB_X22_Y5_N4
\c2|WE~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~9_combout\ = (\c2|n_sb[3]~0_combout\ & ((\c2|WE~8_combout\ & (\c2|WE~q\)) # (!\c2|WE~8_combout\ & ((\c2|LessThan2~0_combout\))))) # (!\c2|n_sb[3]~0_combout\ & (\c2|WE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~q\,
	datab => \c2|n_sb[3]~0_combout\,
	datac => \c2|LessThan2~0_combout\,
	datad => \c2|WE~8_combout\,
	combout => \c2|WE~9_combout\);

-- Location: LCCOMB_X22_Y5_N10
\c2|WE~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~10_combout\ = (\c2|CMD\(1) & ((\c2|Equal13~0_combout\) # ((\c2|WE~9_combout\)))) # (!\c2|CMD\(1) & (((\c2|WE~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(1),
	datab => \c2|Equal13~0_combout\,
	datac => \c2|WE~9_combout\,
	datad => \c2|WE~8_combout\,
	combout => \c2|WE~10_combout\);

-- Location: LCCOMB_X21_Y5_N2
\c2|WE~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~11_combout\ = (!\c2|CMD\(3) & ((\c2|CMD\(2) & (\c2|WE~6_combout\)) # (!\c2|CMD\(2) & ((\c2|WE~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|CMD\(2),
	datab => \c2|WE~6_combout\,
	datac => \c2|WE~10_combout\,
	datad => \c2|CMD\(3),
	combout => \c2|WE~11_combout\);

-- Location: LCCOMB_X21_Y5_N26
\c2|WE~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c2|WE~13_combout\ = (\c2|RAS~3_combout\ & (((\c2|WE~q\)))) # (!\c2|RAS~3_combout\ & ((\c2|WE~12_combout\) # ((\c2|WE~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c2|WE~12_combout\,
	datab => \c2|WE~11_combout\,
	datac => \c2|WE~q\,
	datad => \c2|RAS~3_combout\,
	combout => \c2|WE~13_combout\);

-- Location: FF_X21_Y5_N27
\c2|WE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c2|WE~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c2|WE~q\);

-- Location: LCCOMB_X6_Y10_N14
\c3|o_scl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|o_scl~0_combout\ = (!\c3|o_scl~q\ & ((\c3|Equal21~0_combout\) # (!\c3|Equal16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c3|Equal16~4_combout\,
	datac => \c3|Equal21~0_combout\,
	datad => \c3|o_scl~q\,
	combout => \c3|o_scl~0_combout\);

-- Location: LCCOMB_X6_Y10_N2
\c3|o_scl~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|o_scl~2_combout\ = (!\c3|Equal18~1_combout\ & (\c3|Equal17~0_combout\ & (\c3|Equal21~0_combout\ & \c3|o_scl~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|Equal18~1_combout\,
	datab => \c3|Equal17~0_combout\,
	datac => \c3|Equal21~0_combout\,
	datad => \c3|o_scl~1_combout\,
	combout => \c3|o_scl~2_combout\);

-- Location: LCCOMB_X6_Y10_N0
\c3|o_scl~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c3|o_scl~3_combout\ = (!\c3|o_scl~0_combout\ & ((\c3|i2CclockState~q\) # ((!\c3|Equal16~4_combout\ & !\c3|o_scl~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c3|i2CclockState~q\,
	datab => \c3|o_scl~0_combout\,
	datac => \c3|Equal16~4_combout\,
	datad => \c3|o_scl~2_combout\,
	combout => \c3|o_scl~3_combout\);

-- Location: FF_X6_Y10_N1
\c3|o_scl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \c3|o_scl~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c3|o_scl~q\);

-- Location: IOIBUF_X0_Y8_N15
\DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(0),
	o => \DQ[0]~input_o\);

-- Location: IOIBUF_X0_Y9_N8
\DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(1),
	o => \DQ[1]~input_o\);

-- Location: IOIBUF_X0_Y6_N15
\DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(2),
	o => \DQ[2]~input_o\);

-- Location: IOIBUF_X0_Y7_N1
\DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(3),
	o => \DQ[3]~input_o\);

-- Location: IOIBUF_X0_Y5_N15
\DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(4),
	o => \DQ[4]~input_o\);

-- Location: IOIBUF_X0_Y6_N22
\DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(5),
	o => \DQ[5]~input_o\);

-- Location: IOIBUF_X1_Y0_N15
\DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(6),
	o => \DQ[6]~input_o\);

-- Location: IOIBUF_X1_Y0_N22
\DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(7),
	o => \DQ[7]~input_o\);

-- Location: IOIBUF_X32_Y0_N8
\DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(8),
	o => \DQ[8]~input_o\);

-- Location: IOIBUF_X34_Y3_N22
\DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(9),
	o => \DQ[9]~input_o\);

-- Location: IOIBUF_X34_Y2_N15
\DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(10),
	o => \DQ[10]~input_o\);

-- Location: IOIBUF_X34_Y4_N15
\DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(11),
	o => \DQ[11]~input_o\);

-- Location: IOIBUF_X34_Y4_N22
\DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(12),
	o => \DQ[12]~input_o\);

-- Location: IOIBUF_X34_Y9_N22
\DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(13),
	o => \DQ[13]~input_o\);

-- Location: IOIBUF_X34_Y7_N8
\DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(14),
	o => \DQ[14]~input_o\);

-- Location: IOIBUF_X34_Y9_N8
\DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DQ(15),
	o => \DQ[15]~input_o\);

-- Location: IOIBUF_X7_Y24_N8
\io_sda~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_io_sda,
	o => \io_sda~input_o\);
END structure;


