0|7732|Public
40|$|<b>Field</b> <b>programmable</b> <b>logic</b> has thrived by {{offering}} an alternative {{technology for the}} realisation of conventional digital systems. The combination of user programmability, and rapidly increasing levels of logic integraton and operating speeds, explains the continued success of <b>field</b> <b>programmable</b> devices. Reconfigurable <b>logic,</b> and especially dynamically reconfigurable logic, are categories of <b>field</b> <b>programmable</b> <b>logic</b> {{that can be used}} to extend the desig-n space to cream digital systems with distinctly new characteristics...|$|R
5000|$|The Signetics 82S100 FPLA (<b>Field</b> <b>Programmable</b> <b>Logic</b> Array) was {{the first}} commercially {{successful}} user <b>programmable</b> <b>logic</b> device, the forerunner of the modern FPGA.|$|R
40|$|Multichip module {{technology}} {{can be used to}} dramatically increase the capability and performance of <b>field</b> <b>programmable</b> gate arrays (FPGAs) and the <b>field</b> <b>programmable</b> systems (FPS) that they are a part of. After an analysis of the key advantages that MCM technology has for FPGAs, we present the design of our first-generation silicon-on-silicon <b>field</b> <b>programmable</b> multi-chip module (FPMCM), analyze its limitations, and present some lessons learned in the development process. We conclude with a comparison of MCM-C and MCM-D technology for this application and suggest that the case for MCM-D for FPMCMs is most compelling when MCM-D is considered as a doorway to active substrate and chip-on-chip technologies. 1 Introduction 1. 1 <b>Field</b> <b>Programmable</b> <b>Logic</b> Devices <b>Field</b> <b>Programmable</b> Gate Arrays (FPGAs) and <b>Field</b> <b>Programmable</b> <b>Logic</b> Devices (FPLDs) were introduced in the mid- 1980 's as a quick-turnaround alternative to mask programmed gate arrays of up to a few-thousand gates[Xil 93]. The basic id [...] ...|$|R
40|$|This volume {{contains}} the papers accepted at the First International Workshop on FPGAs for Software Programmers (FSP 2014), held in Munich, Germany, September 1 st, 2014. FSP 2014 was co-located with the International Conference on <b>Field</b> <b>Programmable</b> <b>Logic</b> and Applications (FPL). Comment: Website of the workshop: [URL]...|$|R
40|$|Special Section on <b>Field</b> <b>Programmable</b> <b>Logic</b> and Applications 2015 and Regular PapersThe list of {{significant}} papers {{from the first}} 25 years of the Field-Programmable Logic and Applications conference (FPL) is presented in this paper. These 27 papers represent those which have most strongly influenced theory and practice in the field...|$|R
40|$|This paper {{presents}} {{an example of}} using a hardwaresoftware codesign by implementation of the RSA cipher embedded in <b>Field</b> <b>Programmable</b> <b>Logic</b> Devices (FPLDs). The effect of moving the computationally most expensive parts of RSA into an optimized scalable Montgomery Multiplication (MM) coprocessor is analyzed and compared with a pure software solution. 1...|$|R
40|$|Area-IO {{provide a}} way to {{eliminate}} the IO bottleneck of <b>field</b> <b>programmable</b> <b>logic</b> devices (FPLDs) created the mismatch between the ability of perimeter bonds to provide IO and and the propensity of logic to demand it. Whether the incorporation of area IO into FPLD architectures has undesirable side effects {{is a question that}} has not yet been answered. In this paper, we examine the architectural impact of area-IO on FPLDs from a theoretical and experimental standpoint and show that the introduction of area IO generally improves the routability and delay of a set of benchmark circuits. 1 1 Introduction The application of area-IO to <b>Field</b> <b>Programmable</b> <b>Logic</b> Devices (FPLDs) originally stemmed from our work on <b>Field</b> <b>Programmable</b> Multi-Chip Modules (FPMCM). [DGI + 94] In this section we introduce areaIO and present reasons why area-IO are desirable even in the context of single-chip FPLDs. We then propose a specific area-IO architecture whose characteristics will be the subject the remain [...] ...|$|R
40|$|This paper {{presents}} an implementation of Genetic Programming using a <b>Field</b> <b>Programmable</b> Gate Array. This novel implementation uses {{a high level}} language to hardware compilation system, called Handel-C, to produce a <b>Field</b> <b>Programmable</b> <b>Logic</b> Array capable of performing all the functions required of a Genetic Programming System. Two simple test problems demonstrate that GP running on a <b>Field</b> <b>Programmable</b> Gate Array can outperform a software {{version of the same}} algorithm by exploiting the intrinsic parallelism available using hardware, and the geometric parallelisation of Genetic Programming...|$|R
40|$|This work {{presents}} Die Datenkrake, an {{open source}} hardware USB peripheral for hardware analysis. Die Datenkrake {{is comprised of}} an ARM microcontroller and a <b>Field</b> <b>Programmable</b> <b>Logic</b> Array. The design of Die Datenkrake overcomes many limitations that are com-mon to widely used embedded hardware analysis tools. The <b>programmable</b> <b>logic</b> {{makes it possible to}} add addi-tional functionality to the ARM MCU such as additional I/O interfaces, support for proprietary protocols and real-time signal processing in hardware. This work also presents several example applications that can greatly benefit from utilizing such a platform versus standard tools. ...|$|R
50|$|PALs {{were not}} the first {{commercial}} <b>programmable</b> <b>logic</b> devices; Signetics had been selling its <b>field</b> <b>programmable</b> <b>logic</b> array (FPLA) since 1975. These devices were completely unfamiliar to most circuit designers and were perceived to be too difficult to use. The FPLA had a relatively slow maximum operating speed (due to having both programmable-AND and programmable-OR arrays), was expensive, and had a poor reputation for testability. Another factor limiting {{the acceptance of the}} FPLA was the large package, a 600-mil (0.6", or 15.24 mm) wide 28-pin dual in-line package (DIP).|$|R
40|$|As {{the concept}} of {{reconfigurable}} computing proliferates over an increasingly wide range, the relative capability of commercially available hardware platforms becomes increasingly important. In this paper, we present a review of current digital solutions to reconfigurable computing, with particular emphasis placed on modern <b>Field</b> <b>Programmable</b> <b>Logic</b> devices. Current hardwareprogression trends in this field are identified, before {{some of the more}} important developmental technologies, which will be optimised for run-time reconfiguration scenarios, will be identified...|$|R
40|$|Abstract. We {{present a}} <b>Field</b> <b>Programmable</b> <b>Logic</b> Devices (FPLDs) based {{implementation}} of a scalable filter architecture capable of detecting and removing impulsive noise in image sequences. The adaptive filter architecture is built using switching spatiotemporal filtering scheme and robust Lower-Upper-Middle (LUM) based noise detector. It uses highly optimized bit-serial pipelined implementation in Altera FPLDs. The proposed architecture provides real-time performance for 3 -D image processing with sampling frequencies up to 97 Mpixels/second. ...|$|R
5000|$|In 1973 National Semiconductor {{introduced}} a mask-programmable PLA device (DM7575) with 14 inputs and 8 outputs with no memory registers. This was {{more popular than}} the TI part but cost of making the metal mask limited its use. The device is significant {{because it was the}} basis for the <b>field</b> <b>programmable</b> <b>logic</b> array produced by Signetics in 1975, the 82S100. (Intersil actually beat Signetics to market but poor yield doomed their part.) ...|$|R
40|$|This paper {{presents}} {{a summary of}} a study into the possibility of integration of <b>field</b> <b>programmable</b> <b>logic</b> and optoelectronic devices. Our primary motivation is a recent development of dynamically reconfigurable FPGAs (DR FPGAs), for which the reconfiguration time has a mandatory impact on their performance. We review limitations of DR FPGAs, discuss advantages of optically reconfigurable logic, investigate ability of current technologies to manufacture optically reconfigurable FPGAs (OR FPGAs), suggest possible configurations and propose further developments in this area. ...|$|R
40|$|A new {{and simple}} but {{effective}} {{electromagnetic interference suppression}} technique based on <b>field</b> <b>programmable</b> <b>logic</b> array (FPGA) technology to provide a significant EMI noise attenuation in DC-DC converters is discussed. The voltage controlled boost converter for EMI reduction is analyzed using FFT under traditional PWM technique and chaotic mode operation. This technique aids the DC-DC converters to comply in specified EMI limits and replace conventional bulky passive filter with a simple passive filter. A prototype model has been tested and hardware results show significant reduction of EMI in chaotic mode operation of the boost converter...|$|R
40|$|The idea of {{this thesis}} comes out from the {{participation}} of the University of Central Florida to the Annual International Autonomous Underwater Vehicle Competition of 2007. The objective of this competition is to make the AUV to accomplish to a specific route. A part of this route expects the AUV to detect a ping and following it as a source. The objective of this thesis is to improve the performance of this trajectory tracking. A <b>Field</b> <b>Programmable</b> <b>Logic</b> Array will be used to perform an effective Digital Signal Processing...|$|R
40|$|Reconfigurable {{processor}} hybrids {{are becoming}} an accepted solution in the embedded systems domain, but {{have yet to}} gain acceptance in the general purpose workstation domain. One problem with current solutions is their lack {{of support for the}} dynamic workloads and resource demands of a general purpose workstation. In this paper we describe and demonstrate a reconfigurable processor architecture that lets the operating system dynamically share the <b>Field</b> <b>Programmable</b> <b>Logic</b> (FPL) resource between a set of applications without the management overheads negating the benefit of having the extra resource...|$|R
40|$|Abstract- The Reduced Instruction Set Computer (RISC) is {{a smaller}} {{instruction}} set used widely in the microprocessors and microcontrollers. By this RISC core {{is designed to}} perform some arithmetic operation and perform some DSP operations such as Discrete Cosine Transform (DCT), Inverse Discrete Cosine Tranasform (IDCT) and Fast Fourier Transform (FFT). The design of a Reduced Instruction Set Computer (RISC) and the Digital Signal Processor (DSP) system described using VHDL and is implemented in a <b>Field</b> <b>Programmable</b> <b>Logic</b> Array (FPGA). This 20 bit processor system has high general purpose register (GPR) orthogonality and communicates to peripheral devices via a serial bus...|$|R
40|$|Abstract This work {{proposes a}} {{real-time}} bioinspired visual encoding system for multielectrodes {{stimulation of the}} visual cortex supported on <b>Field</b> <b>Programmable</b> <b>Logic.</b> This system includes the spatio-temporal preprocessing stage and the generation of time-varying spike patterns to stimulate an array of microelectrodes and {{can be applied to}} build a portable visual neuroprosthesis. It only requires a small amount of hardware thanks to the high operating frequency of modern FPGAs, which allows to sequentialize some of the required processing. Experimental results show that, with the proposed architecture, a real-time visual encoding system can be implemented in FPGAs with modest capacity...|$|R
40|$|DMA {{transfer}} {{between a}} CPU and an FPGA often becomes a bottleneck of current reconfigurable machines. The DMA {{transfer of the}} machines like SRC- 6 supports streaming processing with on-board memory interleaving, but as a preprocessing of the interleaving, the CPU must reorder the data for applications with severe FPGA resource constraints. This paper empirically evaluates this overhead to reveal the trade-off point. The results show that a speedup is achieved by interleaved streaming DMA when 150 KB or lower data strings are transferred. 2008 International Conference on <b>Field</b> <b>Programmable</b> <b>Logic</b> and Applications, FPL; Heidelberg; 8 September 2008 through 10 September 200...|$|R
40|$|This paper {{proposes a}} {{real-time}} bioinspired visual encoding system for multielectrodes' {{stimulation of the}} visual cortex supported on <b>Field</b> <b>Programmable</b> <b>Logic.</b> This system includes the spatio-temporal preprocessing stage and the generation of varying in time spike patterns to stimulate an array of microelectrodes and {{can be applied to}} build a portable visual neuroprosthesis. It only requires a small amount of hardware which is achieved by taking advantage of the high operating frequency of the FPGAs to share circuits in time. Experimental results show that with the proposed architecture a real-time visual encoding system can be implemented in FPGAs with modest capacity...|$|R
40|$|In {{this paper}} a new Context-Adaptive Variable- Length Coding encoder is {{proposed}} particularly aimed {{to be implemented}} with <b>Field</b> <b>Programmable</b> <b>Logics.</b> The design employs redundant circuitry to implement priority cascading logics which allows to highly improve its degree of parallelism, while the area cost related to the unavoidable replication of logic blocks has been balanced by means of arithmetic manipulations capable to eliminate {{some of the most}} area demanding tables of variable-length codewords. The proposed design is capable to process 1080 p@ 30 HDTV video streams coded in YCbCr 4 : 2 : 0, when it is implemented with a low-cost, lowspeed FPGA...|$|R
40|$|The paper {{introduces}} {{an analog}} phase-locked loop (PLL) based true {{random number generator}} (TRNG) implemented as an IP core in a digital Altera <b>Field</b> <b>Programmable</b> <b>Logic</b> Device (FPLD). A new simple method of randomness extraction from on-chip generated low-jitter clock signal is presented. The proposed TRNG is implemented in a low-cost Altera ACEX FPLD and tailored for embedded “System on a programmable chip ” (SOPC) cryptographic applications. Quality of generated true random numbers is confirmed by passing standard NIST statistical tests. The possibility of including the proposed TRNG into a SOPC design significantly increases the system security of embedded cryptographic hardware. 1...|$|R
40|$|Unlike {{conventional}} hard programmed gate arrays, the <b>Field</b> <b>Programmable</b> <b>Logic</b> Array (FLPA) {{offers the}} end user {{the ability to}} instantly change the outputted function of the circuit through an external electronic programming sequence. This project outlines the design and fabrication of a P Well CMOS NOR logic FPLA. Consisting of roughly 1, 400 transistors, three major functional components were designed: Floating Tunnel Oxide EEPROM memory bank, an EEPROM addressing system, and a 3 input I 3 output / 2 return state <b>programmable</b> <b>logic</b> array. Fabrication was carried out at the RIT fabrication facility and upon testing the completed devices {{it was found that}} the NMOS devices were too leaky for proper circuit operation. This was due to a partially blocked channel stop implant...|$|R
40|$|An {{architecture}} {{capable of}} performing the inverse Tone Mapping to convert a Low Dynamic Range image into a High Dynamic Range one is proposed. The proposed image processor is {{specifically designed for}} a <b>Field</b> <b>Programmable</b> Gate Array implementation. The design exploits the presence of specific blocks in the <b>Field</b> <b>Programmable</b> <b>Logic</b> board, dedicated {{to the implementation of}} memories, in order to develop an efficient implementation to process images having a resolution up to 4 K UHDTV. The proposed implementation is developed avoiding frame buffers to obtain a design showing low power and a reduced area, in addition to a real-Time processing of the image up to Full-HD frames. The proposed scheme achieves state-of-The-Art performances and is a lot more flexible than previously developed single resolution architectures...|$|R
40|$|Abstract. We {{present an}} {{implementation}} of a simplified scalable architecture for the efficient realization of 3 -D adaptive LUM smoother in the <b>Field</b> <b>Programmable</b> <b>Logic</b> Devices (FPLDs). The proposed filter architecture takes advantages {{of a combination of}} recently provided Boolean LUM smoothers with bit-serial realization of stack filters. In order to decrease hardware requirements, we implemented a highly reduced filter structure that is completely modular, scalable and optimized for hardware implementation in FPLD. Introduced simplifications significantly decrease a circuit complexity, however they still provide excellent smoothing capability and provide real-time performance for processing of 3 -D signals with sampling frequencies up to 65 Msamples/second. ...|$|R
40|$|The working {{principle}} of large optical transceiver is introduced in this article, {{and the time}} division MUX and the time division DEMUX are designed by the online system programmable technology and the FPGA (<b>Field</b> <b>Programmable</b> <b>Logic</b> Array), including hardware design, software design, and testing. The transmitting design and the receiving design method of time division MUX are introduced in detail, {{and a kind of}} time division MUX method based on synchronic control character is designed to realize the reliable transmission of VGA signals, PAL signals, voice signals, digital IO, USB data, and network signals, which is helpful and practical to enhance the capacity of transmission channel and save the fiber resources...|$|R
40|$|Among other soft {{computing}} techniques, the Adaptive Neuro Fuzzy Inference System (Anfis) gives {{a significant}} and advantageous result in solar power generation, especially in tracking the maximum power point. Due to the dynamic nature of solar irradiance and temperature, efficient energy conversion is not possible. However, advancements {{in the areas of}} artificial intelligence have made it possible to overcome the hurdles. The Maximum Power Point Tracking (MPPT) technique adopting the advantages of Anfis has been proven to be more successful with a fast dynamic response and high accuracy. The complete system is modeled using Matlab/Simulink; the hardware results are validated with the benefits of <b>Field</b> <b>Programmable</b> <b>Logic</b> Array (FPGA) instead of ordinary micro-controllers...|$|R
40|$|In this paper, a new thermal {{monitoring}} strategy suitable for <b>field</b> <b>programmable</b> <b>logic</b> array (FPGA) -based systems is developed. The main {{idea is that}} a fully digital temperature transducer can be dynamically inserted, operated, and eliminated from the circuit under test using run-time reconfiguration. A ring-oscillator together with its auxiliary blocks (basically counting and control stages) is first placed in the design. After the actual temperature of the die is captured, the value is read back via the FPGA configuration port. Then, the sensor is eliminated from the chip in order to release programmable resources and avoid self-heating. All the hardware of the sensor is written in Java, using the JBits API provided by the chip manufacturer...|$|R
40|$|In {{order to}} {{simulate}} large scale biological models with a reconfigurable FPGA-based biochemical simulator system, reduction of required resources are essential. This paper proposes a method which combines common terms in rate law functions appeared in biochemical models and generates a shared hardware module used for numerical integration. In this approach, two functions are combined {{in a tree}} structure level, followed by pipeline scheduling and arithmetic module binding. The evaluation result reveals that this approach reduces hardware resources by 31. 4 % on average {{at the cost of}} 14. 4 % throughput degradation. 2007 International Conference on <b>Field</b> <b>Programmable</b> <b>Logic</b> and Applications : Amsterdam, Netherlands, 2007. 08. 27 - 2007. 08. 2...|$|R
40|$|This paper {{presents}} a deep-pipelined FPGA implementation of real-time ellipse estimation for eye tracking. The system is {{constructed by the}} Starburst algorithm on a stream-oriented architecture and the RANSAC algorithm without any external memories. In particular, the paper presents comparative results between three different hypothesis generators for the RANSAC algorithm based on Cramer's rule, Gauss-Jordan elimination and LU decomposition. Comparison criteria include resource usage, throughput and energy consumption. The result shows that the three implementations have different characteristics and the optimal algorithm needs to be chosen depending {{on the amount of}} resources on FPGAs and required performance. 22 nd International Conference on <b>Field</b> <b>Programmable</b> <b>Logic</b> and Applications, FPL 2012;Oslo; 29 August 2012 through 31 August 201...|$|R
40|$|This paper {{introduces}} a scalable FPGA {{implementation of a}} stochastic simulation algorithm (SSA) called the Next Reaction Method. There are some hardware approaches of SSAs that obtained high-through put on reconfigurable devices such as FPGAs, but these works lacked in scalability. The design of this work can accommodate to the increasing size of target biochemical models, or {{to make use of}} increasing capacity of FPGAs. Interconnection network between arithmetic circuits and multiple simulation circuits aims to perform a data-driven multi-threading simulation. Approximately 8 times speedup was obtained compared to an execution on Xeon 2. 80 GHz. 2007 International Conference on <b>Field</b> <b>Programmable</b> <b>Logic</b> and Applications : Amsterdam, Netherlands, 2007. 08. 27 - 2007. 08. 2...|$|R
50|$|The FPGA {{industry}} sprouted from programmable {{read-only memory}} (PROM) and <b>programmable</b> <b>logic</b> devices (PLDs). PROMs and PLDs both {{had the option of}} being programmed in batches in a factory or in the <b>field</b> (field-programmable). However, <b>programmable</b> <b>logic</b> was hard-wired between logic gates.|$|R
40|$|AbstractThis paper proposes an edge-map {{generation}} {{technique for}} pupil detection in near infrared (NIR) images and its hardware implementation. The proposed edge-map generation technique {{is based on}} generating two different edge-maps of same eye image using Gaussian filtering, image binarization and Sobel edge detection operations and then combining them to a single edge-map using intersection operation on binary images. This technique reduces the false edges drastically in the edge-map of eye image, which is desirable for accurate and fast pupil detection. <b>Field</b> <b>programmable</b> <b>logic</b> array (FPGA) based hardware implementation of the proposed technique is presented, {{which can be used}} in iris localization system on FPGA based platforms for iris recognition application. The proposed edge-map generation hardware is a parallel-pipelined implementation...|$|R
40|$|Abstract: The {{discrete}} {{wavelet transform}} has gained {{the reputation of}} being a very effective signal analysis tool for many practical applications. However, due to its computation-intensive nature, current implementations of the transform fall short of meeting real-time processing requirements of most applications. This paper describes a parallel implementation of the discrete wavelet transform and its inverse using high-density <b>field</b> <b>programmable</b> <b>logic</b> devices (FPGAs). The implementation exploits the lookup table-based architecture of Virtex FPGAs, by reformulating the wavelet computation in accordance with the distributed arithmetic algorithm. Performance results show that the distributed arithmetic formulation results in a considerable performance gain compared with the conventional arithmetic formulation of the wavelet computation. Finally, we show that the FPGA implementation outperforms alternative software implementations of the discrete wavelet transform...|$|R
40|$|Abstract. The paper {{presents}} a simple true {{random number generator}} (TRNG) which can be embedded in digital Application Specific Integrated Circuits (ASICs) and <b>Field</b> <b>Programmable</b> <b>Logic</b> Devices (FPLDs). As a source of randomness, it uses on-chip noise generated in the internal analog phaselocked loop (PLL) circuitry. In contrast with traditionally used free running oscillators, it uses a novel method of randomness extraction based on two rationally related synthesized clock signals. The generator has been developed for embedded cryptographic applications, where it significantly increases the system security, {{but it can be}} used in a wide range of applications. The quality of TRNG output is confirmed by applying special statistical tests, which pass even for high output bit-rates of several hundreds of kilobits per second. ...|$|R
