{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 28 17:35:55 2008 " "Info: Processing started: Sun Dec 28 17:35:55 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vertical_Generator -c Vertical_Generator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Vertical_Generator -c Vertical_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Vertical_Generator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Vertical_Generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Vertical_Generator " "Info: Found entity 1: Vertical_Generator" {  } { { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff4 " "Info: Found entity 1: lpm_dff4" {  } { { "lpm_dff4.v" "" { Text "C:/Altera/qdesigns/Main/lpm_dff4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_compare3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Info: Found entity 1: lpm_compare3" {  } { { "lpm_compare3.v" "" { Text "C:/Altera/qdesigns/Main/lpm_compare3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Info: Found entity 1: lpm_counter4" {  } { { "lpm_counter4.v" "" { Text "C:/Altera/qdesigns/Main/lpm_counter4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter5 " "Info: Found entity 1: lpm_counter5" {  } { { "lpm_counter5.v" "" { Text "C:/Altera/qdesigns/Main/lpm_counter5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.v" "" { Text "C:/Altera/qdesigns/Main/lpm_ram_dq0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vertical_Generator " "Info: Elaborating entity \"Vertical_Generator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare3 lpm_compare3:inst8 " "Info: Elaborating entity \"lpm_compare3\" for hierarchy \"lpm_compare3:inst8\"" {  } { { "Vertical_Generator.bdf" "inst8" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 272 1024 1152 368 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare3:inst8\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare3:inst8\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare3.v" "lpm_compare_component" { Text "C:/Altera/qdesigns/Main/lpm_compare3.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare3:inst8\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"lpm_compare3:inst8\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare3.v" "" { Text "C:/Altera/qdesigns/Main/lpm_compare3.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare3:inst8\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"lpm_compare3:inst8\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_compare3.v" "" { Text "C:/Altera/qdesigns/Main/lpm_compare3.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2mg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_2mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2mg " "Info: Found entity 1: cmpr_2mg" {  } { { "db/cmpr_2mg.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cmpr_2mg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2mg lpm_compare3:inst8\|lpm_compare:lpm_compare_component\|cmpr_2mg:auto_generated " "Info: Elaborating entity \"cmpr_2mg\" for hierarchy \"lpm_compare3:inst8\|lpm_compare:lpm_compare_component\|cmpr_2mg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff4 lpm_dff4:inst9 " "Info: Elaborating entity \"lpm_dff4\" for hierarchy \"lpm_dff4:inst9\"" {  } { { "Vertical_Generator.bdf" "inst9" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 280 776 920 376 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff4:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff4:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff4.v" "lpm_ff_component" { Text "C:/Altera/qdesigns/Main/lpm_dff4.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff4:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff4:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff4.v" "" { Text "C:/Altera/qdesigns/Main/lpm_dff4.v" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff4:inst9\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff4:inst9\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_dff4.v" "" { Text "C:/Altera/qdesigns/Main/lpm_dff4.v" 69 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.v 1 1 " "Warning: Using design file lpm_decode0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.v" "" { Text "C:/Altera/qdesigns/Main/lpm_decode0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst16 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst16\"" {  } { { "Vertical_Generator.bdf" "inst16" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 288 384 512 592 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst16\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst16\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.v" "lpm_decode_component" { Text "C:/Altera/qdesigns/Main/lpm_decode0.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst16\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"lpm_decode0:inst16\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.v" "" { Text "C:/Altera/qdesigns/Main/lpm_decode0.v" 122 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst16\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"lpm_decode0:inst16\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Info: Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_decode0.v" "" { Text "C:/Altera/qdesigns/Main/lpm_decode0.v" 122 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_svf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_svf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_svf " "Info: Found entity 1: decode_svf" {  } { { "db/decode_svf.tdf" "" { Text "C:/Altera/qdesigns/Main/db/decode_svf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_svf lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated " "Info: Elaborating entity \"decode_svf\" for hierarchy \"lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter4 lpm_counter4:inst1 " "Info: Elaborating entity \"lpm_counter4\" for hierarchy \"lpm_counter4:inst1\"" {  } { { "Vertical_Generator.bdf" "inst1" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 24 440 584 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter4:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter4:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter4.v" "lpm_counter_component" { Text "C:/Altera/qdesigns/Main/lpm_counter4.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter4:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter4:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter4.v" "" { Text "C:/Altera/qdesigns/Main/lpm_counter4.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter4:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter4:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_counter4.v" "" { Text "C:/Altera/qdesigns/Main/lpm_counter4.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9bj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9bj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9bj " "Info: Found entity 1: cntr_9bj" {  } { { "db/cntr_9bj.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_9bj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9bj lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_9bj:auto_generated " "Info: Elaborating entity \"cntr_9bj\" for hierarchy \"lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_9bj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst53 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst53\"" {  } { { "Vertical_Generator.bdf" "inst53" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 816 1064 1224 944 "inst53" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq0:inst53\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.v" "altsyncram_component" { Text "C:/Altera/qdesigns/Main/lpm_ram_dq0.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst53\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.v" "" { Text "C:/Altera/qdesigns/Main/lpm_ram_dq0.v" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst53\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_ram_dq0.v" "" { Text "C:/Altera/qdesigns/Main/lpm_ram_dq0.v" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_52h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52h1 " "Info: Found entity 1: altsyncram_52h1" {  } { { "db/altsyncram_52h1.tdf" "" { Text "C:/Altera/qdesigns/Main/db/altsyncram_52h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52h1 lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated " "Info: Elaborating entity \"altsyncram_52h1\" for hierarchy \"lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter5 lpm_counter5:inst36 " "Info: Elaborating entity \"lpm_counter5\" for hierarchy \"lpm_counter5:inst36\"" {  } { { "Vertical_Generator.bdf" "inst36" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 840 736 880 936 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter5:inst36\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter5:inst36\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter5.v" "lpm_counter_component" { Text "C:/Altera/qdesigns/Main/lpm_counter5.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter5:inst36\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter5:inst36\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter5.v" "" { Text "C:/Altera/qdesigns/Main/lpm_counter5.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter5:inst36\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter5:inst36\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_counter5.v" "" { Text "C:/Altera/qdesigns/Main/lpm_counter5.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_asi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_asi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_asi " "Info: Found entity 1: cntr_asi" {  } { { "db/cntr_asi.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_asi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_asi lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated " "Info: Elaborating entity \"cntr_asi\" for hierarchy \"lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "inst68 " "Info (17048): Logic cell \"inst68\"" {  } { { "Vertical_Generator.bdf" "inst68" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 928 1760 1808 960 "inst68" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "inst67 " "Info (17048): Logic cell \"inst67\"" {  } { { "Vertical_Generator.bdf" "inst67" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 896 1760 1808 928 "inst67" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "inst66 " "Info (17048): Logic cell \"inst66\"" {  } { { "Vertical_Generator.bdf" "inst66" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 864 1760 1808 896 "inst66" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "inst69 " "Info (17048): Logic cell \"inst69\"" {  } { { "Vertical_Generator.bdf" "inst69" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 960 1760 1808 992 "inst69" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dat\[15\] " "Warning (15610): No output dependent on input pin \"Dat\[15\]\"" {  } { { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dat\[14\] " "Warning (15610): No output dependent on input pin \"Dat\[14\]\"" {  } { { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dat\[13\] " "Warning (15610): No output dependent on input pin \"Dat\[13\]\"" {  } { { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Info: Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Info: Implemented 29 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Info: Implemented 31 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Info: Implemented 258 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Info: Implemented 4 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 28 17:36:03 2008 " "Info: Processing ended: Sun Dec 28 17:36:03 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 28 17:36:06 2008 " "Info: Processing started: Sun Dec 28 17:36:06 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Vertical_Generator -c Vertical_Generator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Vertical_Generator -c Vertical_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Vertical_Generator EP3C25F324C7 " "Info: Selected device EP3C25F324C7 for design \"Vertical_Generator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324I7 " "Info: Device EP3C25F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324A7 " "Info: Device EP3C25F324A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C7 " "Info: Device EP3C40F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324I7 " "Info: Device EP3C40F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324A7 " "Info: Device EP3C40F324A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Info: Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 60 " "Warning: No exact pin location assignment(s) for 60 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V1 " "Info: Pin V1 not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { V1 } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 192 1304 1480 208 "V1" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { V1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[15\] " "Info: Pin Dat\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[15] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[14\] " "Info: Pin Dat\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[14] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[13\] " "Info: Pin Dat\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[13] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquire " "Info: Pin Acquire not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Acquire } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 936 1832 2008 952 "Acquire" "" } { 776 200 256 792 "Acquire" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquire } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Out\[3\] " "Info: Pin RAM_Out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Out[3] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 840 1248 1424 856 "RAM_Out\[3..0\]" "" } { 960 1680 1760 976 "RAM_Out\[3\]" "" } { 864 1680 1760 880 "RAM_Out\[0\]" "" } { 896 1680 1760 912 "RAM_Out\[1\]" "" } { 928 1680 1760 944 "RAM_Out\[2\]" "" } { 1224 1416 1496 1240 "RAM_Out\[2\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Out\[2\] " "Info: Pin RAM_Out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Out[2] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 840 1248 1424 856 "RAM_Out\[3..0\]" "" } { 960 1680 1760 976 "RAM_Out\[3\]" "" } { 864 1680 1760 880 "RAM_Out\[0\]" "" } { 896 1680 1760 912 "RAM_Out\[1\]" "" } { 928 1680 1760 944 "RAM_Out\[2\]" "" } { 1224 1416 1496 1240 "RAM_Out\[2\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Out\[1\] " "Info: Pin RAM_Out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Out[1] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 840 1248 1424 856 "RAM_Out\[3..0\]" "" } { 960 1680 1760 976 "RAM_Out\[3\]" "" } { 864 1680 1760 880 "RAM_Out\[0\]" "" } { 896 1680 1760 912 "RAM_Out\[1\]" "" } { 928 1680 1760 944 "RAM_Out\[2\]" "" } { 1224 1416 1496 1240 "RAM_Out\[2\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Out\[0\] " "Info: Pin RAM_Out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Out[0] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 840 1248 1424 856 "RAM_Out\[3..0\]" "" } { 960 1680 1760 976 "RAM_Out\[3\]" "" } { 864 1680 1760 880 "RAM_Out\[0\]" "" } { 896 1680 1760 912 "RAM_Out\[1\]" "" } { 928 1680 1760 944 "RAM_Out\[2\]" "" } { 1224 1416 1496 1240 "RAM_Out\[2\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ram_Wr " "Info: Pin Ram_Wr not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Ram_Wr } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1064 1032 1208 1080 "Ram_Wr" "" } { 848 992 1064 864 "Ram_Wr" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ram_Wr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ram_Rd " "Info: Pin Ram_Rd not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Ram_Rd } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1208 1040 1216 1224 "Ram_Rd" "" } { 896 992 1064 912 "Ram_Rd" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ram_Rd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_Line " "Info: Pin Next_Line not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Next_Line } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1160 1800 1976 1176 "Next_Line" "" } { 40 216 280 56 "Next_Line" "" } { 184 224 281 200 "Next_Line" "" } { 1168 296 400 1184 "Next_Line" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Next_Line } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[12\] " "Info: Pin RAM_Addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[12] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[11\] " "Info: Pin RAM_Addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[11] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[10\] " "Info: Pin RAM_Addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[10] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[9\] " "Info: Pin RAM_Addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[9] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[8\] " "Info: Pin RAM_Addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[8] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[7\] " "Info: Pin RAM_Addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[7] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[6\] " "Info: Pin RAM_Addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[6] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[5\] " "Info: Pin RAM_Addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[5] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[4\] " "Info: Pin RAM_Addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[4] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[3\] " "Info: Pin RAM_Addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[3] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[2\] " "Info: Pin RAM_Addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[2] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[1\] " "Info: Pin RAM_Addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[1] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[0\] " "Info: Pin RAM_Addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RAM_Addr[0] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1136 1800 1978 1152 "RAM_Addr\[12..0\]" "" } { 864 880 1064 880 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr_Cnt_Enbl " "Info: Pin Addr_Cnt_Enbl not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Addr_Cnt_Enbl } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1128 1280 1456 1144 "Addr_Cnt_Enbl" "" } { 888 648 736 904 "Addr_Cnt_Enbl" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr_Cnt_Enbl } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Skip " "Info: Pin Skip not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Skip } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 904 1832 2008 920 "Skip" "" } { 736 200 288 752 "Skip" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Skip } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bin " "Info: Pin Bin not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Bin } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 872 1832 2008 888 "Bin" "" } { 720 200 288 736 "Bin" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bin } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V2 " "Info: Pin V2 not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { V2 } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 288 1992 2168 304 "V2" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { V2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V3 " "Info: Pin V3 not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { V3 } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 520 1304 1480 536 "V3" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { V3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VTG " "Info: Pin VTG not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { VTG } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 616 1992 2168 632 "VTG" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { VTG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Spare " "Info: Pin Spare not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Spare } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 968 1832 2008 984 "Spare" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Spare } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test " "Info: Pin Test not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Test } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { -16 424 600 0 "Test" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start_Acq_Line " "Info: Pin Start_Acq_Line not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Start_Acq_Line } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1224 1768 1944 1240 "Start_Acq_Line" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start_Acq_Line } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_10 " "Info: Pin Clk_10 not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clk_10 } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 64 48 216 80 "Clk_10" "" } { 72 384 440 88 "Clk_10" "" } { 32 1296 1352 48 "Clk_10" "" } { 200 1168 1216 216 "Clk_10" "" } { 296 1856 1904 312 "Clk_10" "" } { 528 1168 1216 544 "Clk_10" "" } { 624 1848 1896 640 "Clk_10" "" } { 200 112 160 216 "Clk_10" "" } { 624 8 64 640 "Clk_10" "" } { 624 144 192 640 "Clk_10" "" } { 624 272 320 640 "Clk_10" "" } { 936 96 152 952 "Clk_10" "" } { 1232 1576 1632 1248 "Clk_10" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Info: Pin Reset_n not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Reset_n } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 120 48 216 136 "Reset_n" "" } { 160 456 520 176 "Reset_n" "" } { 80 944 1016 96 "Reset_n" "" } { 88 1320 1384 104 "Reset_n" "" } { 248 816 888 264 "Reset_n" "" } { 256 1184 1248 272 "Reset_n" "" } { 376 816 888 392 "Reset_n" "" } { 344 1504 1576 360 "Reset_n" "" } { 352 1872 1936 368 "Reset_n" "" } { 472 1504 1576 488 "Reset_n" "" } { 576 816 888 592 "Reset_n" "" } { 584 1184 1248 600 "Reset_n" "" } { 704 816 888 720 "Reset_n" "" } { 672 1496 1568 688 "Reset_n" "" } { 680 1864 1928 696 "Reset_n" "" } { 800 1496 1568 816 "Reset_n" "" } { 256 136 192 272 "Reset_n" "" } { 680 32 96 696 "Reset_n" "" } { 952 96 200 968 "Reset_n" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_100 " "Info: Pin Clk_100 not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clk_100 } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1144 40 208 1160 "Clk_100" "" } { 856 688 736 872 "Clk_100" "" } { 880 992 1064 896 "Clk_100" "" } { 1224 512 576 1240 "Clk_100" "" } { 1080 536 584 1096 "Clk_100" "" } { 1080 744 792 1096 "Clk_100" "" } { 1224 752 800 1240 "Clk_100" "" } { 1136 1128 1176 1152 "Clk_100" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[3\] " "Info: Pin Dat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[3] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[2\] " "Info: Pin Dat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[2] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[1\] " "Info: Pin Dat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[1] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[0\] " "Info: Pin Dat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[0] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_n " "Info: Pin Wr_n not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Wr_n } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 352 184 352 368 "Wr_n" "" } { 184 704 776 200 "Wr_n" "" } { 16 848 904 32 "Wr_n" "" } { 312 704 776 328 "Wr_n" "" } { 280 1392 1464 296 "Wr_n" "" } { 408 1392 1464 424 "Wr_n" "" } { 512 704 776 528 "Wr_n" "" } { 640 704 776 656 "Wr_n" "" } { 608 1384 1456 624 "Wr_n" "" } { 736 1384 1456 752 "Wr_n" "" } { 1072 176 232 1088 "Wr_n" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[3\] " "Info: Pin Addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Addr[3] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 424 184 352 440 "Addr\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[2\] " "Info: Pin Addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Addr[2] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 424 184 352 440 "Addr\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[1\] " "Info: Pin Addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Addr[1] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 424 184 352 440 "Addr\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[0\] " "Info: Pin Addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Addr[0] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 424 184 352 440 "Addr\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V_Gen_Cs_n " "Info: Pin V_Gen_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { V_Gen_Cs_n } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 440 184 352 456 "V_Gen_Cs_n" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { V_Gen_Cs_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_n " "Info: Pin Rd_n not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Rd_n } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1112 40 208 1128 "Rd_n" "" } { 1224 256 312 1240 "Rd_n" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rd_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOF_Acq_Line " "Info: Pin EOF_Acq_Line not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { EOF_Acq_Line } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 800 32 200 816 "EOF_Acq_Line" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOF_Acq_Line } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr_Cnt_Reset " "Info: Pin Addr_Cnt_Reset not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Addr_Cnt_Reset } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 992 16 184 1008 "Addr_Cnt_Reset" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr_Cnt_Reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[9\] " "Info: Pin Dat\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[9] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[12\] " "Info: Pin Dat\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[12] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[6\] " "Info: Pin Dat\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[6] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[10\] " "Info: Pin Dat\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[10] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[8\] " "Info: Pin Dat\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[8] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[11\] " "Info: Pin Dat\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[11] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[7\] " "Info: Pin Dat\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[7] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[4\] " "Info: Pin Dat\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[4] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[5\] " "Info: Pin Dat\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Dat[5] } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 312 184 352 328 "Dat\[15..0\]" "" } { 168 704 776 184 "Dat\[12..0\]" "" } { 0 800 904 16 "Dat\[12..0\]" "" } { 296 704 776 312 "Dat\[12..0\]" "" } { 264 1392 1464 280 "Dat\[12..0\]" "" } { 392 1392 1464 408 "Dat\[12..0\]" "" } { 496 704 776 512 "Dat\[12..0\]" "" } { 624 704 776 640 "Dat\[12..0\]" "" } { 592 1384 1456 608 "Dat\[12..0\]" "" } { 720 1384 1456 736 "Dat\[12..0\]" "" } { 832 992 1064 848 "Dat\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Frame_Enable " "Info: Pin Frame_Enable not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Frame_Enable } } } { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 872 -24 144 888 "Frame_Enable" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Frame_Enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Vertical_Generator.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Vertical_Generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_100 Clk_100 " "Info: create_clock -period 1.000 -name Clk_100 Clk_100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_10 Clk_10 " "Info: create_clock -period 1.000 -name Clk_10 Clk_10" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Wr_n Wr_n " "Info: create_clock -period 1.000 -name Wr_n Wr_n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_100 (Rise) Clk_100 (Rise) setup and hold " "Warning: From Clk_100 (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_10 (Rise) Clk_100 (Rise) setup and hold " "Warning: From Clk_10 (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Rise) Clk_100 (Rise) setup and hold " "Warning: From Wr_n (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Fall) Clk_100 (Rise) setup and hold " "Warning: From Wr_n (Fall) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_100 (Rise) Clk_10 (Rise) setup and hold " "Warning: From Clk_100 (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_10 (Rise) Clk_10 (Rise) setup and hold " "Warning: From Clk_10 (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Rise) Clk_10 (Rise) setup and hold " "Warning: From Wr_n (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wr_n~input (placed in PIN F2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node Wr_n~input (placed in PIN F2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst60 " "Info: Destination node inst60" {  } { { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1056 232 296 1104 "inst60" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst60 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 352 184 352 368 "Wr_n" "" } { 184 704 776 200 "Wr_n" "" } { 16 848 904 32 "Wr_n" "" } { 312 704 776 328 "Wr_n" "" } { 280 1392 1464 296 "Wr_n" "" } { 408 1392 1464 424 "Wr_n" "" } { 512 704 776 528 "Wr_n" "" } { 640 704 776 656 "Wr_n" "" } { 608 1384 1456 624 "Wr_n" "" } { 736 1384 1456 752 "Wr_n" "" } { 1072 176 232 1088 "Wr_n" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_10~input (placed in PIN F1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Clk_10~input (placed in PIN F1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 64 48 216 80 "Clk_10" "" } { 72 384 440 88 "Clk_10" "" } { 32 1296 1352 48 "Clk_10" "" } { 200 1168 1216 216 "Clk_10" "" } { 296 1856 1904 312 "Clk_10" "" } { 528 1168 1216 544 "Clk_10" "" } { 624 1848 1896 640 "Clk_10" "" } { 200 112 160 216 "Clk_10" "" } { 624 8 64 640 "Clk_10" "" } { 624 144 192 640 "Clk_10" "" } { 624 272 320 640 "Clk_10" "" } { 936 96 152 952 "Clk_10" "" } { 1232 1576 1632 1248 "Clk_10" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_100~input (placed in PIN N2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node Clk_100~input (placed in PIN N2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 1144 40 208 1160 "Clk_100" "" } { 856 688 736 872 "Clk_100" "" } { 880 992 1064 896 "Clk_100" "" } { 1224 512 576 1240 "Clk_100" "" } { 1080 536 584 1096 "Clk_100" "" } { 1080 744 792 1096 "Clk_100" "" } { 1224 752 800 1240 "Clk_100" "" } { 1136 1128 1176 1152 "Clk_100" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN N1 (CLK3, DIFFCLK_1n)) " "Info: Automatically promoted node Reset_n~input (placed in PIN N1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 120 48 216 136 "Reset_n" "" } { 160 456 520 176 "Reset_n" "" } { 80 944 1016 96 "Reset_n" "" } { 88 1320 1384 104 "Reset_n" "" } { 248 816 888 264 "Reset_n" "" } { 256 1184 1248 272 "Reset_n" "" } { 376 816 888 392 "Reset_n" "" } { 344 1504 1576 360 "Reset_n" "" } { 352 1872 1936 368 "Reset_n" "" } { 472 1504 1576 488 "Reset_n" "" } { 576 816 888 592 "Reset_n" "" } { 584 1184 1248 600 "Reset_n" "" } { 704 816 888 720 "Reset_n" "" } { 672 1496 1568 688 "Reset_n" "" } { 680 1864 1928 696 "Reset_n" "" } { 800 1496 1568 816 "Reset_n" "" } { 256 136 192 272 "Reset_n" "" } { 680 32 96 696 "Reset_n" "" } { 952 96 200 968 "Reset_n" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Addr_Cnt_Reset~input (placed in PIN V9 (CLK14, DIFFCLK_6n)) " "Info: Automatically promoted node Addr_Cnt_Reset~input (placed in PIN V9 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Vertical_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Vertical_Generator.bdf" { { 992 16 184 1008 "Addr_Cnt_Reset" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr_Cnt_Reset~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 2.5V 24 31 0 " "Info: Number of I/O pins in group: 55 (unused VREF, 2.5V VCCIO, 24 input, 31 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 14 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 23 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 19 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 32 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X32_Y0 X42_Y10 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Altera/qdesigns/Main/Vertical_Generator.fit.smsg " "Info: Generated suppressed messages file C:/Altera/qdesigns/Main/Vertical_Generator.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 28 17:36:31 2008 " "Info: Processing ended: Sun Dec 28 17:36:31 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 28 17:36:33 2008 " "Info: Processing started: Sun Dec 28 17:36:33 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Vertical_Generator -c Vertical_Generator " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Vertical_Generator -c Vertical_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 28 17:36:39 2008 " "Info: Processing ended: Sun Dec 28 17:36:39 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 28 17:36:40 2008 " "Info: Processing started: Sun Dec 28 17:36:40 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Vertical_Generator -c Vertical_Generator " "Info: Command: quartus_sta Vertical_Generator -c Vertical_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Vertical_Generator.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Vertical_Generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_100 Clk_100 " "Info: create_clock -period 1.000 -name Clk_100 Clk_100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_10 Clk_10 " "Info: create_clock -period 1.000 -name Clk_10 Clk_10" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Wr_n Wr_n " "Info: create_clock -period 1.000 -name Wr_n Wr_n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_100 (Rise) Clk_100 (Rise) setup and hold " "Warning: From Clk_100 (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_10 (Rise) Clk_100 (Rise) setup and hold " "Warning: From Clk_10 (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Rise) Clk_100 (Rise) setup and hold " "Warning: From Wr_n (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Fall) Clk_100 (Rise) setup and hold " "Warning: From Wr_n (Fall) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_100 (Rise) Clk_10 (Rise) setup and hold " "Warning: From Clk_100 (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_10 (Rise) Clk_10 (Rise) setup and hold " "Warning: From Clk_10 (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Rise) Clk_10 (Rise) setup and hold " "Warning: From Wr_n (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.742 " "Info: Worst-case setup slack is -4.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.742       -43.996 Clk_10  " "Info:    -4.742       -43.996 Clk_10 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.486       -26.126 Clk_100  " "Info:    -1.486       -26.126 Clk_100 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Info: Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136         0.000 Clk_100  " "Info:     0.136         0.000 Clk_100 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394         0.000 Clk_10  " "Info:     0.394         0.000 Clk_10 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_100 (Rise) Clk_100 (Rise) setup and hold " "Warning: From Clk_100 (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_10 (Rise) Clk_100 (Rise) setup and hold " "Warning: From Clk_10 (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Rise) Clk_100 (Rise) setup and hold " "Warning: From Wr_n (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Fall) Clk_100 (Rise) setup and hold " "Warning: From Wr_n (Fall) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_100 (Rise) Clk_10 (Rise) setup and hold " "Warning: From Clk_100 (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_10 (Rise) Clk_10 (Rise) setup and hold " "Warning: From Clk_10 (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Rise) Clk_10 (Rise) setup and hold " "Warning: From Wr_n (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.195 " "Info: Worst-case setup slack is -4.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.195       -37.838 Clk_10  " "Info:    -4.195       -37.838 Clk_10 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212       -21.494 Clk_100  " "Info:    -1.212       -21.494 Clk_100 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Info: Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117         0.000 Clk_100  " "Info:     0.117         0.000 Clk_100 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346         0.000 Clk_10  " "Info:     0.346         0.000 Clk_10 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_100 (Rise) Clk_100 (Rise) setup and hold " "Warning: From Clk_100 (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_10 (Rise) Clk_100 (Rise) setup and hold " "Warning: From Clk_10 (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Rise) Clk_100 (Rise) setup and hold " "Warning: From Wr_n (Rise) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Fall) Clk_100 (Rise) setup and hold " "Warning: From Wr_n (Fall) to Clk_100 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_100 (Rise) Clk_10 (Rise) setup and hold " "Warning: From Clk_100 (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_10 (Rise) Clk_10 (Rise) setup and hold " "Warning: From Clk_10 (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Wr_n (Rise) Clk_10 (Rise) setup and hold " "Warning: From Wr_n (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.608 " "Info: Worst-case setup slack is -1.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.608       -10.319 Clk_10  " "Info:    -1.608       -10.319 Clk_10 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212        -1.353 Clk_100  " "Info:    -0.212        -1.353 Clk_100 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Info: Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098         0.000 Clk_100  " "Info:     0.098         0.000 Clk_100 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176         0.000 Clk_10  " "Info:     0.176         0.000 Clk_10 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 31 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 28 17:36:48 2008 " "Info: Processing ended: Sun Dec 28 17:36:48 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Info: Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
