$date
	Mon Sep  9 16:53:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_tb $end
$var wire 1 ! out1 $end
$var reg 1 " clk $end
$var reg 1 # in1 $end
$var reg 1 $ in2 $end
$var reg 1 % out_take $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in1 $end
$var wire 1 $ in2 $end
$var wire 1 % out_take $end
$var wire 1 & rst $end
$var wire 1 ' t1 $end
$var wire 1 ( t10 $end
$var wire 1 ) t2 $end
$var wire 1 * t3 $end
$var wire 1 + t4 $end
$var wire 1 , t5 $end
$var wire 1 - t6 $end
$var wire 1 . t7 $end
$var wire 1 / t8 $end
$var wire 1 0 t9 $end
$var reg 1 ! out1 $end
$var reg 1 1 p1 $end
$var reg 1 2 p10 $end
$var reg 1 3 p2 $end
$var reg 1 4 p3 $end
$var reg 1 5 p4 $end
$var reg 1 6 p5 $end
$var reg 1 7 p6 $end
$var reg 1 8 p7 $end
$var reg 1 9 p8 $end
$var reg 1 : p9 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#10000
$dumpvars
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#15000
1"
#20000
1'
0"
1$
1#
#25000
1)
11
1"
#30000
0"
#35000
1*
13
1"
#40000
0'
0"
0$
0#
#45000
1+
14
0)
01
1"
#50000
1'
0"
1$
1#
#55000
1,
15
0*
03
1)
11
1"
#60000
0"
#65000
1-
16
0+
04
1*
13
1"
#70000
0'
0"
0$
0#
#75000
1.
17
0,
05
1+
14
0)
01
1"
#80000
0"
#85000
1/
18
0-
06
1,
15
0*
03
1"
#90000
0"
1%
#95000
10
19
0.
07
1-
16
0+
04
1"
#100000
0"
#105000
1(
1:
0/
08
1.
17
0,
05
1"
#110000
0"
#115000
1!
00
09
1/
18
0-
06
1"
#120000
0"
#125000
0(
0:
10
19
0.
07
1"
#130000
0"
#135000
0!
1(
1:
0/
08
1"
#140000
0"
#145000
1!
00
09
1"
#150000
0"
#155000
0(
0:
1"
#160000
0"
#165000
0!
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
