// Seed: 3780173488
`timescale 1ps / 1ps
module module_0;
  type_4(
      1, 1, (id_0) - id_0
  );
  assign id_0 = id_0;
  logic id_3 = id_0 + id_1 + 1 + id_3 - id_1;
endmodule
