{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702862445710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702862445715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 22:20:45 2023 " "Processing started: Sun Dec 17 22:20:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702862445715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862445715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862445715 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1702862445874 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1702862445874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702862446184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702862446184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Processador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionsrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionsrom-SYN " "Found design unit 1: instructionsrom-SYN" {  } { { "InstructionsROM.vhd" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454516 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionsROM " "Found entity 1: InstructionsROM" {  } { { "InstructionsROM.vhd" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPURegisters " "Found entity 1: CPURegisters" {  } { { "CPURegisters.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPURegisters.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUControl " "Found entity 1: CPUControl" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valuesram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file valuesram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valuesram-SYN " "Found design unit 1: valuesram-SYN" {  } { { "ValuesRAM.vhd" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454529 ""} { "Info" "ISGN_ENTITY_NAME" "1 ValuesRAM " "Found entity 1: ValuesRAM" {  } { { "ValuesRAM.vhd" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702862454828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst5 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst5\"" {  } { { "Processador.bdf" "inst5" { Schematic "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Processador.bdf" { { 24 1064 1288 232 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862454833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Datapath:inst5\|Stack:stack " "Elaborating entity \"Stack\" for hierarchy \"Datapath:inst5\|Stack:stack\"" {  } { { "Datapath.v" "stack" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862454835 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_dout Stack.v(59) " "Verilog HDL Always Construct warning at Stack.v(59): inferring latch(es) for variable \"next_dout\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454836 "|Processador|Datapath:inst5|Stack:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[0\] Stack.v(64) " "Inferred latch for \"next_dout\[0\]\" at Stack.v(64)" {  } { { "Stack.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454836 "|Processador|Datapath:inst5|Stack:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[1\] Stack.v(64) " "Inferred latch for \"next_dout\[1\]\" at Stack.v(64)" {  } { { "Stack.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454836 "|Processador|Datapath:inst5|Stack:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[2\] Stack.v(64) " "Inferred latch for \"next_dout\[2\]\" at Stack.v(64)" {  } { { "Stack.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454836 "|Processador|Datapath:inst5|Stack:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[3\] Stack.v(64) " "Inferred latch for \"next_dout\[3\]\" at Stack.v(64)" {  } { { "Stack.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454836 "|Processador|Datapath:inst5|Stack:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[4\] Stack.v(64) " "Inferred latch for \"next_dout\[4\]\" at Stack.v(64)" {  } { { "Stack.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454836 "|Processador|Datapath:inst5|Stack:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[5\] Stack.v(64) " "Inferred latch for \"next_dout\[5\]\" at Stack.v(64)" {  } { { "Stack.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454837 "|Processador|Datapath:inst5|Stack:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[6\] Stack.v(64) " "Inferred latch for \"next_dout\[6\]\" at Stack.v(64)" {  } { { "Stack.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454837 "|Processador|Datapath:inst5|Stack:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[7\] Stack.v(64) " "Inferred latch for \"next_dout\[7\]\" at Stack.v(64)" {  } { { "Stack.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454837 "|Processador|Datapath:inst5|Stack:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst5\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Datapath:inst5\|ALU:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862454838 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carryOut ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"carryOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454838 "|Processador|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryOut ALU.v(17) " "Inferred latch for \"carryOut\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454838 "|Processador|ALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPURegisters Datapath:inst5\|CPURegisters:registers " "Elaborating entity \"CPURegisters\" for hierarchy \"Datapath:inst5\|CPURegisters:registers\"" {  } { { "Datapath.v" "registers" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862454840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUControl CPUControl:inst4 " "Elaborating entity \"CPUControl\" for hierarchy \"CPUControl:inst4\"" {  } { { "Processador.bdf" "inst4" { Schematic "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Processador.bdf" { { 8 608 872 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862454842 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ip CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"ip\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454844 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_to_push CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"data_to_push\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454844 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_clk CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"stack_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454844 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_ram_clk CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"values_ram_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454844 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_ram_clk CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"inst_ram_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454844 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_selector CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"alu_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454844 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_selector CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"reg_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pop CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"pop\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "push CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"push\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ew_ram_values CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"ew_ram_values\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_addr CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"values_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_data CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"values_data\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_jmp_inst CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"is_jmp_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"ir\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ew_reg CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"ew_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "two_register_instruction CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"two_register_instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_memory CPUControl.v(49) " "Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable \"temp_memory\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_memory\[0\] CPUControl.v(49) " "Inferred latch for \"temp_memory\[0\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_memory\[1\] CPUControl.v(49) " "Inferred latch for \"temp_memory\[1\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_memory\[2\] CPUControl.v(49) " "Inferred latch for \"temp_memory\[2\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_memory\[3\] CPUControl.v(49) " "Inferred latch for \"temp_memory\[3\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_memory\[4\] CPUControl.v(49) " "Inferred latch for \"temp_memory\[4\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_memory\[5\] CPUControl.v(49) " "Inferred latch for \"temp_memory\[5\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_memory\[6\] CPUControl.v(49) " "Inferred latch for \"temp_memory\[6\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_memory\[7\] CPUControl.v(49) " "Inferred latch for \"temp_memory\[7\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_register_instruction CPUControl.v(49) " "Inferred latch for \"two_register_instruction\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ew_reg CPUControl.v(49) " "Inferred latch for \"ew_reg\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[0\] CPUControl.v(49) " "Inferred latch for \"ir\[0\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[1\] CPUControl.v(49) " "Inferred latch for \"ir\[1\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[2\] CPUControl.v(49) " "Inferred latch for \"ir\[2\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[3\] CPUControl.v(49) " "Inferred latch for \"ir\[3\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[4\] CPUControl.v(49) " "Inferred latch for \"ir\[4\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_jmp_inst CPUControl.v(49) " "Inferred latch for \"is_jmp_inst\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[0\] CPUControl.v(49) " "Inferred latch for \"values_data\[0\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454846 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[1\] CPUControl.v(49) " "Inferred latch for \"values_data\[1\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[2\] CPUControl.v(49) " "Inferred latch for \"values_data\[2\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[3\] CPUControl.v(49) " "Inferred latch for \"values_data\[3\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[4\] CPUControl.v(49) " "Inferred latch for \"values_data\[4\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[5\] CPUControl.v(49) " "Inferred latch for \"values_data\[5\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[6\] CPUControl.v(49) " "Inferred latch for \"values_data\[6\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[7\] CPUControl.v(49) " "Inferred latch for \"values_data\[7\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[0\] CPUControl.v(49) " "Inferred latch for \"values_addr\[0\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[1\] CPUControl.v(49) " "Inferred latch for \"values_addr\[1\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[2\] CPUControl.v(49) " "Inferred latch for \"values_addr\[2\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[3\] CPUControl.v(49) " "Inferred latch for \"values_addr\[3\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[4\] CPUControl.v(49) " "Inferred latch for \"values_addr\[4\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[5\] CPUControl.v(49) " "Inferred latch for \"values_addr\[5\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[6\] CPUControl.v(49) " "Inferred latch for \"values_addr\[6\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[7\] CPUControl.v(49) " "Inferred latch for \"values_addr\[7\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ew_ram_values CPUControl.v(49) " "Inferred latch for \"ew_ram_values\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "push CPUControl.v(49) " "Inferred latch for \"push\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pop CPUControl.v(49) " "Inferred latch for \"pop\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_selector CPUControl.v(49) " "Inferred latch for \"reg_selector\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[0\] CPUControl.v(49) " "Inferred latch for \"alu_selector\[0\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[1\] CPUControl.v(49) " "Inferred latch for \"alu_selector\[1\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[2\] CPUControl.v(49) " "Inferred latch for \"alu_selector\[2\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[3\] CPUControl.v(49) " "Inferred latch for \"alu_selector\[3\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[4\] CPUControl.v(49) " "Inferred latch for \"alu_selector\[4\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_ram_clk CPUControl.v(49) " "Inferred latch for \"inst_ram_clk\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_ram_clk CPUControl.v(49) " "Inferred latch for \"values_ram_clk\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_clk CPUControl.v(49) " "Inferred latch for \"stack_clk\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[0\] CPUControl.v(49) " "Inferred latch for \"data_to_push\[0\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[1\] CPUControl.v(49) " "Inferred latch for \"data_to_push\[1\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[2\] CPUControl.v(49) " "Inferred latch for \"data_to_push\[2\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454847 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[3\] CPUControl.v(49) " "Inferred latch for \"data_to_push\[3\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[4\] CPUControl.v(49) " "Inferred latch for \"data_to_push\[4\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[5\] CPUControl.v(49) " "Inferred latch for \"data_to_push\[5\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[6\] CPUControl.v(49) " "Inferred latch for \"data_to_push\[6\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[7\] CPUControl.v(49) " "Inferred latch for \"data_to_push\[7\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[0\] CPUControl.v(49) " "Inferred latch for \"ip\[0\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[1\] CPUControl.v(49) " "Inferred latch for \"ip\[1\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[2\] CPUControl.v(49) " "Inferred latch for \"ip\[2\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[3\] CPUControl.v(49) " "Inferred latch for \"ip\[3\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[4\] CPUControl.v(49) " "Inferred latch for \"ip\[4\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[5\] CPUControl.v(49) " "Inferred latch for \"ip\[5\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[6\] CPUControl.v(49) " "Inferred latch for \"ip\[6\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[7\] CPUControl.v(49) " "Inferred latch for \"ip\[7\]\" at CPUControl.v(49)" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454848 "|Processador|CPUControl:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionsROM InstructionsROM:inst13 " "Elaborating entity \"InstructionsROM\" for hierarchy \"InstructionsROM:inst13\"" {  } { { "Processador.bdf" "inst13" { Schematic "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Processador.bdf" { { 8 304 520 136 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862454854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionsROM:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionsROM:inst13\|altsyncram:altsyncram_component\"" {  } { { "InstructionsROM.vhd" "altsyncram_component" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862454913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionsROM:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionsROM:inst13\|altsyncram:altsyncram_component\"" {  } { { "InstructionsROM.vhd" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862454926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionsROM:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionsROM:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862454927 ""}  } { { "InstructionsROM.vhd" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702862454927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2lr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2lr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2lr3 " "Found entity 1: altsyncram_2lr3" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/altsyncram_2lr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862454974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862454974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2lr3 InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated " "Elaborating entity \"altsyncram_2lr3\" for hierarchy \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862454977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ValuesRAM ValuesRAM:inst " "Elaborating entity \"ValuesRAM\" for hierarchy \"ValuesRAM:inst\"" {  } { { "Processador.bdf" "inst" { Schematic "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Processador.bdf" { { 168 304 520 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862455001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ValuesRAM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ValuesRAM:inst\|altsyncram:altsyncram_component\"" {  } { { "ValuesRAM.vhd" "altsyncram_component" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862455011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ValuesRAM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ValuesRAM:inst\|altsyncram:altsyncram_component\"" {  } { { "ValuesRAM.vhd" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862455024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ValuesRAM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ValuesRAM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455024 ""}  } { { "ValuesRAM.vhd" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702862455024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umr3 " "Found entity 1: altsyncram_umr3" {  } { { "db/altsyncram_umr3.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/altsyncram_umr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862455073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862455073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_umr3 ValuesRAM:inst\|altsyncram:altsyncram_component\|altsyncram_umr3:auto_generated " "Elaborating entity \"altsyncram_umr3\" for hierarchy \"ValuesRAM:inst\|altsyncram:altsyncram_component\|altsyncram_umr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862455075 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:inst5\|ALU:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:inst5\|ALU:alu\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702862455453 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:inst5\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:inst5\|ALU:alu\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702862455453 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702862455453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst5\|ALU:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Datapath:inst5\|ALU:alu\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862455590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst5\|ALU:alu\|lpm_divide:Div0 " "Instantiated megafunction \"Datapath:inst5\|ALU:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455590 ""}  } { { "ALU.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702862455590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fvo " "Found entity 1: lpm_divide_fvo" {  } { { "db/lpm_divide_fvo.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/lpm_divide_fvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862455643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862455643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_aag " "Found entity 1: abs_divider_aag" {  } { { "db/abs_divider_aag.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/abs_divider_aag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862455670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862455670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862455700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862455700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862455769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862455769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862455821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862455821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/lpm_abs_5v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862455849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862455849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst5\|ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:inst5\|ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862455990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst5\|ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"Datapath:inst5\|ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702862455991 ""}  } { { "ALU.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702862455991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/mult_73t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702862456041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862456041 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "14 " "Ignored 14 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "14 " "Ignored 14 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1702862456331 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702862456331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:inst5\|ALU:alu\|carryOut " "Latch Datapath:inst5\|ALU:alu\|carryOut has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|alu_selector\[0\] " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|alu_selector\[0\]" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456334 ""}  } { { "ALU.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|alu_selector\[1\] " "Latch CPUControl:inst4\|alu_selector\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456334 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|alu_selector\[3\] " "Latch CPUControl:inst4\|alu_selector\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00010" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456334 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|alu_selector\[0\] " "Latch CPUControl:inst4\|alu_selector\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456334 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|alu_selector\[2\] " "Latch CPUControl:inst4\|alu_selector\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00010" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456334 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|alu_selector\[4\] " "Latch CPUControl:inst4\|alu_selector\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456334 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|push " "Latch CPUControl:inst4\|push has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01010" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456334 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|pop " "Latch CPUControl:inst4\|pop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456334 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[7\] " "Latch CPUControl:inst4\|values_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00011 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00011" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456335 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ew_reg " "Latch CPUControl:inst4\|ew_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00010" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456335 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|reg_selector " "Latch CPUControl:inst4\|reg_selector has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456335 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[6\] " "Latch CPUControl:inst4\|values_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00011 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00011" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456335 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[5\] " "Latch CPUControl:inst4\|values_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00011 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00011" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456335 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[4\] " "Latch CPUControl:inst4\|values_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00011 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00011" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456335 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[3\] " "Latch CPUControl:inst4\|values_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00011 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00011" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456335 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[2\] " "Latch CPUControl:inst4\|values_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00011 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00011" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456335 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[1\] " "Latch CPUControl:inst4\|values_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00011 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00011" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456335 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[0\] " "Latch CPUControl:inst4\|values_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00011 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00011" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456335 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[1\] " "Latch CPUControl:inst4\|ir\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00010" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456336 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|is_jmp_inst " "Latch CPUControl:inst4\|is_jmp_inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00010" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456336 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[3\] " "Latch CPUControl:inst4\|ir\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00010" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456336 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[0\] " "Latch CPUControl:inst4\|ir\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00010" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456336 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[2\] " "Latch CPUControl:inst4\|ir\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00010" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456336 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[4\] " "Latch CPUControl:inst4\|ir\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00010" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456336 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ew_ram_values " "Latch CPUControl:inst4\|ew_ram_values has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01101 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01101" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456336 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_ram_clk " "Latch CPUControl:inst4\|values_ram_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01001" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456336 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[0\] " "Latch CPUControl:inst4\|values_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456336 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[1\] " "Latch CPUControl:inst4\|values_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456336 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[2\] " "Latch CPUControl:inst4\|values_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456337 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[3\] " "Latch CPUControl:inst4\|values_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456337 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[4\] " "Latch CPUControl:inst4\|values_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456337 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[5\] " "Latch CPUControl:inst4\|values_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456337 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[6\] " "Latch CPUControl:inst4\|values_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456337 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[7\] " "Latch CPUControl:inst4\|values_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456337 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|two_register_instruction " "Latch CPUControl:inst4\|two_register_instruction has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/altsyncram_2lr3.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456337 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|inst_ram_clk " "Latch CPUControl:inst4\|inst_ram_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00001" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456337 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[0\] " "Latch CPUControl:inst4\|ip\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456337 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[1\] " "Latch CPUControl:inst4\|ip\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456338 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[2\] " "Latch CPUControl:inst4\|ip\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456338 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[3\] " "Latch CPUControl:inst4\|ip\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456338 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[4\] " "Latch CPUControl:inst4\|ip\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456338 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[5\] " "Latch CPUControl:inst4\|ip\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456338 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[6\] " "Latch CPUControl:inst4\|ip\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456338 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[7\] " "Latch CPUControl:inst4\|ip\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456338 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[7\] " "Latch CPUControl:inst4\|data_to_push\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01001" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456339 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[6\] " "Latch CPUControl:inst4\|data_to_push\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01001" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456339 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[5\] " "Latch CPUControl:inst4\|data_to_push\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01001" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456339 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[4\] " "Latch CPUControl:inst4\|data_to_push\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01001" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456339 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[3\] " "Latch CPUControl:inst4\|data_to_push\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01001" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456339 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[2\] " "Latch CPUControl:inst4\|data_to_push\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01001" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456339 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[1\] " "Latch CPUControl:inst4\|data_to_push\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01001" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456339 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[0\] " "Latch CPUControl:inst4\|data_to_push\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01001" {  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702862456339 ""}  } { { "CPUControl.v" "" { Text "C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702862456339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702862456599 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702862457723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702862458068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702862458068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702862458263 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702862458263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "616 " "Implemented 616 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702862458263 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702862458263 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1702862458263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702862458263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702862458285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 22:20:58 2023 " "Processing ended: Sun Dec 17 22:20:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702862458285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702862458285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702862458285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702862458285 ""}
