-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
-- Date        : Thu Sep 24 15:53:39 2020
-- Host        : cial running 64-bit Ubuntu 14.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0_sim_netlist.vhdl
-- Design      : mig_7a_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_clk_ibuf is
  port (
    mmcm_clk : out STD_LOGIC;
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_clk_ibuf : entity is "mig_7series_v4_0_clk_ibuf";
end mig_7a_0_mig_7series_v4_0_clk_ibuf;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_clk_ibuf is
  signal sys_clk_ibufg : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sys_clk_ibufg : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of sys_clk_ibufg : signal is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \diff_input_clk.u_ibufg_sys_clk\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \diff_input_clk.u_ibufg_sys_clk\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \diff_input_clk.u_ibufg_sys_clk\ : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \diff_input_clk.u_ibufg_sys_clk\ : label is "IBUFGDS";
begin
  mmcm_clk <= sys_clk_ibufg;
\diff_input_clk.u_ibufg_sys_clk\: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sys_clk_p,
      IB => sys_clk_n,
      O => sys_clk_ibufg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_infrastructure is
  port (
    rst_sync_r1_reg_0 : out STD_LOGIC;
    psdone : out STD_LOGIC;
    CLK : out STD_LOGIC;
    mmcm_ps_clk : out STD_LOGIC;
    freq_refclk : out STD_LOGIC;
    mem_refclk : out STD_LOGIC;
    sync_pulse : out STD_LOGIC;
    rstdiv0_sync_r1 : out STD_LOGIC;
    poc_sample_pd : out STD_LOGIC;
    rst_sync_r1 : out STD_LOGIC;
    if_empty_2r_reg : out STD_LOGIC;
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]\ : out STD_LOGIC;
    rst_r_reg : out STD_LOGIC;
    po_coarse_skew_delay_en_reg : out STD_LOGIC;
    \solid_cntr_present[2].byte_comp_cnt_r_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    pll_locked : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rst_ref_sync_r_reg[0][14]\ : in STD_LOGIC;
    po_dec_done : in STD_LOGIC;
    \phy_init_r_reg[10]\ : in STD_LOGIC;
    \rst_ref_sync_r_reg[0][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_infrastructure : entity is "mig_7series_v4_0_infrastructure";
end mig_7a_0_mig_7series_v4_0_infrastructure;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_infrastructure is
  signal \^clk\ : STD_LOGIC;
  signal RST0 : STD_LOGIC;
  signal clk_div2_bufg_in : STD_LOGIC;
  signal clk_pll_i : STD_LOGIC;
  signal first_rising_ps_clk_ns : STD_LOGIC;
  signal first_rising_ps_clk_r : STD_LOGIC;
  signal \gen_mmcm.u_bufg_clk_div2_n_0\ : STD_LOGIC;
  signal inv_poc_sample_ns0_out : STD_LOGIC;
  signal inv_poc_sample_r : STD_LOGIC;
  signal inv_poc_sample_r_i_2_n_0 : STD_LOGIC;
  signal mmcm_hi0_r : STD_LOGIC;
  signal mmcm_hi0_r_i_1_n_0 : STD_LOGIC;
  signal \^mmcm_ps_clk\ : STD_LOGIC;
  signal mmcm_ps_clk_bufg_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_clk3 : STD_LOGIC;
  signal pll_clk3_out : STD_LOGIC;
  signal pll_clkfbout : STD_LOGIC;
  signal pll_locked_i : STD_LOGIC;
  signal poc_sample_pd_ns : STD_LOGIC;
  signal qcntr_ns : STD_LOGIC;
  signal \qcntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \qcntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \qcntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \qcntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \qcntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \qcntr_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_phaser_ref_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^rst_r_reg\ : STD_LOGIC;
  signal rst_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^rst_sync_r1_reg_0\ : STD_LOGIC;
  signal rstdiv0_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rstdiv2_sync_r1 : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rstdiv2_sync_r1 : signal is "10";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rstdiv2_sync_r1 : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rstdiv2_sync_r1 : signal is "10";
  signal \rstdiv2_sync_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_plle2_i_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PHY_CONTROL_INST.phy_control_i_i_1\ : label is "soft_lutpair6";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_mmcm.mmcm_i\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \gen_mmcm.mmcm_i_i_2\ : label is "soft_lutpair6";
  attribute BOX_TYPE of \gen_mmcm.u_bufg_clk_div2\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_mmcm.u_bufg_mmcm_ps_clk\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of mmcm_hi0_r_i_1 : label is "soft_lutpair3";
  attribute BOX_TYPE of plle2_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of po_coarse_skew_delay_en_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of poc_sample_pd_r_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \qcntr_r[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \qcntr_r[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \qcntr_r[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \qcntr_r[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \qcntr_r[4]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \qcntr_r[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \qcntr_r[7]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \qcntr_r[7]_i_3\ : label is "soft_lutpair0";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of rstdiv0_sync_r1_reg : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED : integer;
  attribute IS_FANOUT_CONSTRAINED of rstdiv0_sync_r1_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of rstdiv0_sync_r1_reg_rep : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__0\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__1\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__1\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__2\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__2\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__3\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__3\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__4\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__4\ : label is "rstdiv0_sync_r1_reg";
  attribute RTL_MAX_FANOUT of rstdiv2_sync_r1_reg : label is "found";
  attribute syn_maxfan of rstdiv2_sync_r1_reg : label is "10";
  attribute SOFT_HLUTNM of \solid_cntr_present[0].byte_comp_cnt_r[0]_i_1\ : label is "soft_lutpair4";
  attribute BOX_TYPE of u_bufg_clkdiv0 : label is "PRIMITIVE";
  attribute BOX_TYPE of u_bufh_pll_clk3 : label is "PRIMITIVE";
begin
  CLK <= \^clk\;
  mmcm_ps_clk <= \^mmcm_ps_clk\;
  rst_r_reg <= \^rst_r_reg\;
  rst_sync_r1_reg_0 <= \^rst_sync_r1_reg_0\;
\PHY_CONTROL_INST.phy_control_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pll_locked_i,
      I1 => \^rst_sync_r1_reg_0\,
      O => pll_locked
    );
first_rising_ps_clk_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rst_r_reg\,
      O => first_rising_ps_clk_ns
    );
first_rising_ps_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => first_rising_ps_clk_ns,
      Q => first_rising_ps_clk_r,
      R => '0'
    );
\gen_mmcm.mmcm_i\: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "HIGH",
      CLKFBOUT_MULT_F => 4.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 4.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => true,
      CLKOUT1_DIVIDE => 2,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "BUF_IN",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.000000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => \^clk\,
      CLKFBOUT => clk_pll_i,
      CLKFBOUTB => \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\,
      CLKFBSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\,
      CLKIN1 => pll_clk3,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\,
      CLKOUT0 => mmcm_ps_clk_bufg_in,
      CLKOUT0B => \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\,
      CLKOUT1 => clk_div2_bufg_in,
      CLKOUT1B => \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\,
      CLKOUT2 => \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\,
      CLKOUT2B => \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\,
      CLKOUT3 => \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\,
      CLKOUT3B => \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\,
      CLKOUT4 => \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\,
      CLKOUT5 => \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\,
      CLKOUT6 => \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\(15 downto 0),
      DRDY => \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\,
      DWE => '0',
      LOCKED => \^rst_sync_r1_reg_0\,
      PSCLK => \^clk\,
      PSDONE => psdone,
      PSEN => E(0),
      PSINCDEC => '1',
      PWRDWN => '0',
      RST => RST0
    );
\gen_mmcm.mmcm_i_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pll_locked_i,
      O => RST0
    );
\gen_mmcm.u_bufg_clk_div2\: unisim.vcomponents.BUFG
     port map (
      I => clk_div2_bufg_in,
      O => \gen_mmcm.u_bufg_clk_div2_n_0\
    );
\gen_mmcm.u_bufg_mmcm_ps_clk\: unisim.vcomponents.BUFG
     port map (
      I => mmcm_ps_clk_bufg_in,
      O => \^mmcm_ps_clk\
    );
inv_poc_sample_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \qcntr_r_reg__0\(7),
      I1 => \qcntr_r_reg__0\(6),
      I2 => inv_poc_sample_r_i_2_n_0,
      I3 => E(0),
      I4 => inv_poc_sample_r,
      I5 => \^rst_r_reg\,
      O => inv_poc_sample_ns0_out
    );
inv_poc_sample_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \qcntr_r_reg__0\(5),
      I1 => \qcntr_r_reg__0\(4),
      I2 => \qcntr_r_reg__0\(2),
      I3 => \qcntr_r_reg__0\(0),
      I4 => \qcntr_r_reg__0\(1),
      I5 => \qcntr_r_reg__0\(3),
      O => inv_poc_sample_r_i_2_n_0
    );
inv_poc_sample_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => inv_poc_sample_ns0_out,
      Q => inv_poc_sample_r,
      R => '0'
    );
mmcm_hi0_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mmcm_hi0_r,
      I1 => first_rising_ps_clk_r,
      O => mmcm_hi0_r_i_1_n_0
    );
mmcm_hi0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => mmcm_hi0_r_i_1_n_0,
      Q => mmcm_hi0_r,
      R => '0'
    );
plle2_i: unisim.vcomponents.PLLE2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT => 3,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 2.999000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 45.000000,
      CLKOUT1_DIVIDE => 2,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 32,
      CLKOUT2_DUTY_CYCLE => 0.062500,
      CLKOUT2_PHASE => 9.843750,
      CLKOUT3_DIVIDE => 4,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DIVIDE => 4,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 168.750000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      STARTUP_WAIT => "FALSE"
    )
        port map (
      CLKFBIN => pll_clkfbout,
      CLKFBOUT => pll_clkfbout,
      CLKIN1 => mmcm_clk,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKOUT0 => freq_refclk,
      CLKOUT1 => mem_refclk,
      CLKOUT2 => sync_pulse,
      CLKOUT3 => pll_clk3_out,
      CLKOUT4 => NLW_plle2_i_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_plle2_i_CLKOUT5_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_plle2_i_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_plle2_i_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => pll_locked_i,
      PWRDWN => '0',
      RST => AS(0)
    );
po_coarse_skew_delay_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rst_r_reg\,
      I1 => po_dec_done,
      O => po_coarse_skew_delay_en_reg
    );
poc_sample_pd_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inv_poc_sample_ns0_out,
      I1 => mmcm_hi0_r,
      O => poc_sample_pd_ns
    );
poc_sample_pd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => poc_sample_pd_ns,
      Q => poc_sample_pd,
      R => '0'
    );
\qcntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \qcntr_r_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\qcntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \qcntr_r_reg__0\(0),
      I1 => \qcntr_r_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\qcntr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \qcntr_r_reg__0\(1),
      I1 => \qcntr_r_reg__0\(0),
      I2 => \qcntr_r_reg__0\(2),
      O => \qcntr_r[2]_i_1_n_0\
    );
\qcntr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \qcntr_r_reg__0\(2),
      I1 => \qcntr_r_reg__0\(0),
      I2 => \qcntr_r_reg__0\(1),
      I3 => \qcntr_r_reg__0\(3),
      O => \qcntr_r[3]_i_1_n_0\
    );
\qcntr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \qcntr_r_reg__0\(3),
      I1 => \qcntr_r_reg__0\(1),
      I2 => \qcntr_r_reg__0\(0),
      I3 => \qcntr_r_reg__0\(2),
      I4 => \qcntr_r_reg__0\(4),
      O => \qcntr_r[4]_i_1_n_0\
    );
\qcntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \qcntr_r_reg__0\(4),
      I1 => \qcntr_r_reg__0\(2),
      I2 => \qcntr_r_reg__0\(0),
      I3 => \qcntr_r_reg__0\(1),
      I4 => \qcntr_r_reg__0\(3),
      I5 => \qcntr_r_reg__0\(5),
      O => \qcntr_r[5]_i_1_n_0\
    );
\qcntr_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \qcntr_r[7]_i_3_n_0\,
      I1 => \qcntr_r_reg__0\(5),
      I2 => \qcntr_r_reg__0\(6),
      O => \p_0_in__1\(6)
    );
\qcntr_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0000000"
    )
        port map (
      I0 => \qcntr_r_reg__0\(5),
      I1 => \qcntr_r[7]_i_3_n_0\,
      I2 => E(0),
      I3 => \qcntr_r_reg__0\(7),
      I4 => \qcntr_r_reg__0\(6),
      I5 => \^rst_r_reg\,
      O => qcntr_ns
    );
\qcntr_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \qcntr_r[7]_i_3_n_0\,
      I1 => \qcntr_r_reg__0\(5),
      I2 => \qcntr_r_reg__0\(6),
      I3 => \qcntr_r_reg__0\(7),
      O => \p_0_in__1\(7)
    );
\qcntr_r[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \qcntr_r_reg__0\(3),
      I1 => \qcntr_r_reg__0\(1),
      I2 => \qcntr_r_reg__0\(0),
      I3 => \qcntr_r_reg__0\(2),
      I4 => \qcntr_r_reg__0\(4),
      O => \qcntr_r[7]_i_3_n_0\
    );
\qcntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \qcntr_r_reg__0\(0),
      R => qcntr_ns
    );
\qcntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \qcntr_r_reg__0\(1),
      R => qcntr_ns
    );
\qcntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => E(0),
      D => \qcntr_r[2]_i_1_n_0\,
      Q => \qcntr_r_reg__0\(2),
      R => qcntr_ns
    );
\qcntr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => E(0),
      D => \qcntr_r[3]_i_1_n_0\,
      Q => \qcntr_r_reg__0\(3),
      R => qcntr_ns
    );
\qcntr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => E(0),
      D => \qcntr_r[4]_i_1_n_0\,
      Q => \qcntr_r_reg__0\(4),
      R => qcntr_ns
    );
\qcntr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => E(0),
      D => \qcntr_r[5]_i_1_n_0\,
      Q => \qcntr_r_reg__0\(5),
      R => qcntr_ns
    );
\qcntr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \qcntr_r_reg__0\(6),
      R => qcntr_ns
    );
\qcntr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \qcntr_r_reg__0\(7),
      R => qcntr_ns
    );
\rst_phaser_ref_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => '0',
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(0)
    );
\rst_phaser_ref_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(9),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(10)
    );
\rst_phaser_ref_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(10),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(11)
    );
\rst_phaser_ref_sync_r_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => Q(0)
    );
\rst_phaser_ref_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(0),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(1)
    );
\rst_phaser_ref_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(1),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(2)
    );
\rst_phaser_ref_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(2),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(3)
    );
\rst_phaser_ref_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(3),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(4)
    );
\rst_phaser_ref_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(4),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(5)
    );
\rst_phaser_ref_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(5),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(6)
    );
\rst_phaser_ref_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(6),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(7)
    );
\rst_phaser_ref_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(7),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(8)
    );
\rst_phaser_ref_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_phaser_ref_sync_r(8),
      PRE => \rst_ref_sync_r_reg[0][14]_0\(0),
      Q => rst_phaser_ref_sync_r(9)
    );
rst_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r1
    );
\rst_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => '0',
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(0)
    );
\rst_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(9),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(10)
    );
\rst_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(10),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(11)
    );
\rst_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(0),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(1)
    );
\rst_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(1),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(2)
    );
\rst_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(2),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(3)
    );
\rst_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(3),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(4)
    );
\rst_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(4),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(5)
    );
\rst_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(5),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(6)
    );
\rst_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(6),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(7)
    );
\rst_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(7),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(8)
    );
\rst_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(8),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(9)
    );
rstdiv0_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r1
    );
rstdiv0_sync_r1_reg_rep: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => if_empty_2r_reg
    );
\rstdiv0_sync_r1_reg_rep__0\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rd_ptr_reg[0]\
    );
\rstdiv0_sync_r1_reg_rep__1\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => SS(0)
    );
\rstdiv0_sync_r1_reg_rep__2\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => SR(0)
    );
\rstdiv0_sync_r1_reg_rep__3\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \wait_cnt_reg[0]\
    );
\rstdiv0_sync_r1_reg_rep__4\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \^rst_r_reg\
    );
\rstdiv0_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => '0',
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(0)
    );
\rstdiv0_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(9),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(10)
    );
\rstdiv0_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(10),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(11)
    );
\rstdiv0_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(0),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(1)
    );
\rstdiv0_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(1),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(2)
    );
\rstdiv0_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(2),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(3)
    );
\rstdiv0_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(3),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(4)
    );
\rstdiv0_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(4),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(5)
    );
\rstdiv0_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(5),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(6)
    );
\rstdiv0_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(6),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(7)
    );
\rstdiv0_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(7),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(8)
    );
\rstdiv0_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(8),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(9)
    );
rstdiv2_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \p_0_in__0\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv2_sync_r1
    );
\rstdiv2_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => '0',
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[0]\
    );
\rstdiv2_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[9]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[10]\
    );
\rstdiv2_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[10]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \p_0_in__0\
    );
\rstdiv2_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[0]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[1]\
    );
\rstdiv2_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[1]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[2]\
    );
\rstdiv2_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[2]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[3]\
    );
\rstdiv2_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[3]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[4]\
    );
\rstdiv2_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[4]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[5]\
    );
\rstdiv2_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[5]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[6]\
    );
\rstdiv2_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[6]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[7]\
    );
\rstdiv2_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[7]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[8]\
    );
\rstdiv2_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[8]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[9]\
    );
\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rst_r_reg\,
      I1 => \phy_init_r_reg[10]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]\
    );
u_bufg_clkdiv0: unisim.vcomponents.BUFG
     port map (
      I => clk_pll_i,
      O => \^clk\
    );
u_bufh_pll_clk3: unisim.vcomponents.BUFH
     port map (
      I => pll_clk3_out,
      O => pll_clk3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_iodelay_ctrl is
  port (
    \rst_phaser_ref_sync_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    iodelay_ctrl_rdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst_o : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    cq_stable_r_reg : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    clk_ref_p : in STD_LOGIC;
    clk_ref_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_iodelay_ctrl : entity is "mig_7series_v4_0_iodelay_ctrl";
end mig_7a_0_mig_7series_v4_0_iodelay_ctrl;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_iodelay_ctrl is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \clk_ref_200.u_bufg_clk_ref_n_0\ : STD_LOGIC;
  signal clk_ref_ibufg : STD_LOGIC;
  signal \^iodelay_ctrl_rdy\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal rst_ref : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sys_rst_o\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \clk_ref_200.u_bufg_clk_ref\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \diff_clk_ref.u_ibufg_clk_ref\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \diff_clk_ref.u_ibufg_clk_ref\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \diff_clk_ref.u_ibufg_clk_ref\ : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \diff_clk_ref.u_ibufg_clk_ref\ : label is "IBUFGDS";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][0]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][10]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][11]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][12]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][13]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][14]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][1]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][2]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][3]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][4]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][5]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][6]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][7]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][8]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][9]\ : label is "10";
  attribute BOX_TYPE of u_idelayctrl_200 : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of u_idelayctrl_200 : label is "MIG_7A_0_IODELAY_MIG0";
  attribute BOX_TYPE of u_sys_rst_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_sys_rst_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of u_sys_rst_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of u_sys_rst_ibuf : label is "AUTO";
begin
  AS(0) <= \^as\(0);
  iodelay_ctrl_rdy(0) <= \^iodelay_ctrl_rdy\(0);
  sys_rst_o <= \^sys_rst_o\;
\clk_ref_200.u_bufg_clk_ref\: unisim.vcomponents.BUFG
     port map (
      I => clk_ref_ibufg,
      O => \clk_ref_200.u_bufg_clk_ref_n_0\
    );
\diff_clk_ref.u_ibufg_clk_ref\: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_ref_p,
      IB => clk_ref_n,
      O => clk_ref_ibufg
    );
\rst_phaser_ref_sync_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => cq_stable_r_reg,
      I1 => \^iodelay_ctrl_rdy\(0),
      I2 => \^sys_rst_o\,
      O => \rst_phaser_ref_sync_r_reg[0]\(0)
    );
\rst_ref_sync_r[0][14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sys_rst_o\,
      O => \^as\(0)
    );
\rst_ref_sync_r_reg[0][0]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => '0',
      PRE => \^as\(0),
      Q => p_0_in(1)
    );
\rst_ref_sync_r_reg[0][10]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(10),
      PRE => \^as\(0),
      Q => p_0_in(11)
    );
\rst_ref_sync_r_reg[0][11]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(11),
      PRE => \^as\(0),
      Q => p_0_in(12)
    );
\rst_ref_sync_r_reg[0][12]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(12),
      PRE => \^as\(0),
      Q => p_0_in(13)
    );
\rst_ref_sync_r_reg[0][13]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(13),
      PRE => \^as\(0),
      Q => p_0_in(14)
    );
\rst_ref_sync_r_reg[0][14]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(14),
      PRE => \^as\(0),
      Q => rst_ref(0)
    );
\rst_ref_sync_r_reg[0][1]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(1),
      PRE => \^as\(0),
      Q => p_0_in(2)
    );
\rst_ref_sync_r_reg[0][2]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(2),
      PRE => \^as\(0),
      Q => p_0_in(3)
    );
\rst_ref_sync_r_reg[0][3]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(3),
      PRE => \^as\(0),
      Q => p_0_in(4)
    );
\rst_ref_sync_r_reg[0][4]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(4),
      PRE => \^as\(0),
      Q => p_0_in(5)
    );
\rst_ref_sync_r_reg[0][5]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(5),
      PRE => \^as\(0),
      Q => p_0_in(6)
    );
\rst_ref_sync_r_reg[0][6]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(6),
      PRE => \^as\(0),
      Q => p_0_in(7)
    );
\rst_ref_sync_r_reg[0][7]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(7),
      PRE => \^as\(0),
      Q => p_0_in(8)
    );
\rst_ref_sync_r_reg[0][8]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(8),
      PRE => \^as\(0),
      Q => p_0_in(9)
    );
\rst_ref_sync_r_reg[0][9]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(9),
      PRE => \^as\(0),
      Q => p_0_in(10)
    );
u_idelayctrl_200: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => \^iodelay_ctrl_rdy\(0),
      REFCLK => \clk_ref_200.u_bufg_clk_ref_n_0\,
      RST => rst_ref(0)
    );
u_sys_rst_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sys_rst,
      O => \^sys_rst_o\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_poc_edge_store is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rise_trail_center_offset_r_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_trail_center_offset_r_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rise_lead_center_offset_r_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_lead_center_offset_r_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rise_lead_center_offset_r_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rise_trail_center_offset_r_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_trail_center_offset_r_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I484 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    offset_return3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    offset0_return3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ktap_at_left_edge_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tap_r_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CLK : in STD_LOGIC;
    ktap_at_left_edge_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_poc_edge_store : entity is "mig_7series_v4_0_poc_edge_store";
end mig_7a_0_mig_7series_v4_0_poc_edge_store;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_poc_edge_store is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rise_lead_center_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rise_trail_center_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^rise_trail_center_offset_r_reg[6]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \rise_trail_center_offset_r_reg[6]\(5 downto 0) <= \^rise_trail_center_offset_r_reg[6]\(5 downto 0);
\rise_lead_center_offset_r[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \rise_lead_center_offset_r_reg[1]\(3)
    );
\rise_lead_center_offset_r[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \rise_lead_center_offset_r_reg[1]\(2)
    );
\rise_lead_center_offset_r[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \rise_lead_center_offset_r_reg[1]\(1)
    );
\rise_lead_center_offset_r[1]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rise_lead_center_0(1),
      O => \rise_lead_center_offset_r_reg[1]\(0)
    );
\rise_lead_center_offset_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => offset_return3(3),
      I1 => offset_return3(2),
      I2 => offset_return3(0),
      I3 => offset_return3(1),
      I4 => \^q\(3),
      O => S(3)
    );
\rise_lead_center_offset_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => S(2)
    );
\rise_lead_center_offset_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => S(1)
    );
\rise_lead_center_offset_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rise_lead_center_0(1),
      O => S(0)
    );
\rise_lead_center_offset_r[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \rise_lead_center_offset_r_reg[4]\(1)
    );
\rise_lead_center_offset_r[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \rise_lead_center_offset_r_reg[4]\(0)
    );
\rise_lead_center_offset_r[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \rise_lead_center_offset_r_reg[6]\(1)
    );
\rise_lead_center_offset_r[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \rise_lead_center_offset_r_reg[6]\(0)
    );
\rise_lead_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg(0),
      D => \tap_r_reg[6]\(0),
      Q => \^q\(0),
      R => '0'
    );
\rise_lead_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg(0),
      D => \tap_r_reg[6]\(1),
      Q => rise_lead_center_0(1),
      R => '0'
    );
\rise_lead_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg(0),
      D => \tap_r_reg[6]\(2),
      Q => \^q\(1),
      R => '0'
    );
\rise_lead_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg(0),
      D => \tap_r_reg[6]\(3),
      Q => \^q\(2),
      R => '0'
    );
\rise_lead_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg(0),
      D => \tap_r_reg[6]\(4),
      Q => \^q\(3),
      R => '0'
    );
\rise_lead_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg(0),
      D => \tap_r_reg[6]\(5),
      Q => \^q\(4),
      R => '0'
    );
\rise_lead_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg(0),
      D => \tap_r_reg[6]\(6),
      Q => \^q\(5),
      R => '0'
    );
\rise_trail_center_offset_r[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rise_trail_center_offset_r_reg[6]\(3),
      O => \rise_trail_center_offset_r_reg[1]\(3)
    );
\rise_trail_center_offset_r[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rise_trail_center_offset_r_reg[6]\(2),
      O => \rise_trail_center_offset_r_reg[1]\(2)
    );
\rise_trail_center_offset_r[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rise_trail_center_offset_r_reg[6]\(1),
      O => \rise_trail_center_offset_r_reg[1]\(1)
    );
\rise_trail_center_offset_r[1]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rise_trail_center_0(1),
      O => \rise_trail_center_offset_r_reg[1]\(0)
    );
\rise_trail_center_offset_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => offset0_return3(3),
      I1 => offset0_return3(2),
      I2 => offset0_return3(0),
      I3 => offset0_return3(1),
      I4 => \^rise_trail_center_offset_r_reg[6]\(3),
      O => \rise_trail_center_offset_r_reg[4]\(3)
    );
\rise_trail_center_offset_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rise_trail_center_offset_r_reg[6]\(2),
      O => \rise_trail_center_offset_r_reg[4]\(2)
    );
\rise_trail_center_offset_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rise_trail_center_offset_r_reg[6]\(1),
      O => \rise_trail_center_offset_r_reg[4]\(1)
    );
\rise_trail_center_offset_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rise_trail_center_0(1),
      O => \rise_trail_center_offset_r_reg[4]\(0)
    );
\rise_trail_center_offset_r[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rise_trail_center_offset_r_reg[6]\(5),
      O => \rise_trail_center_offset_r_reg[4]_0\(1)
    );
\rise_trail_center_offset_r[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rise_trail_center_offset_r_reg[6]\(4),
      O => \rise_trail_center_offset_r_reg[4]_0\(0)
    );
\rise_trail_center_offset_r[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rise_trail_center_offset_r_reg[6]\(5),
      O => I484(1)
    );
\rise_trail_center_offset_r[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rise_trail_center_offset_r_reg[6]\(4),
      O => I484(0)
    );
\rise_trail_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg_0(0),
      D => D(0),
      Q => \^rise_trail_center_offset_r_reg[6]\(0),
      R => '0'
    );
\rise_trail_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg_0(0),
      D => D(1),
      Q => rise_trail_center_0(1),
      R => '0'
    );
\rise_trail_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg_0(0),
      D => D(2),
      Q => \^rise_trail_center_offset_r_reg[6]\(1),
      R => '0'
    );
\rise_trail_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg_0(0),
      D => D(3),
      Q => \^rise_trail_center_offset_r_reg[6]\(2),
      R => '0'
    );
\rise_trail_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg_0(0),
      D => D(4),
      Q => \^rise_trail_center_offset_r_reg[6]\(3),
      R => '0'
    );
\rise_trail_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg_0(0),
      D => D(5),
      Q => \^rise_trail_center_offset_r_reg[6]\(4),
      R => '0'
    );
\rise_trail_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => ktap_at_left_edge_r_reg_0(0),
      D => D(6),
      Q => \^rise_trail_center_offset_r_reg[6]\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_poc_edge_store_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \window_center_r_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rise_lead_r_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_poc_edge_store_12 : entity is "mig_7series_v4_0_poc_edge_store";
end mig_7a_0_mig_7series_v4_0_poc_edge_store_12;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_poc_edge_store_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\center0_return1__1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \window_center_r_reg[7]\(0)
    );
\mod_sub0_return0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \rise_lead_r_reg[6]\(0),
      I2 => \^q\(6),
      I3 => \rise_lead_r_reg[6]\(1),
      O => S(1)
    );
\mod_sub0_return0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(5),
      I1 => \rise_lead_r_reg[6]\(0),
      I2 => \^q\(4),
      O => S(0)
    );
\rise_trail_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\rise_trail_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\rise_trail_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\rise_trail_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\rise_trail_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\rise_trail_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\rise_trail_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_poc_edge_store_13 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    trailing_edge00_in : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \center_diff_r_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \center_diff_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \center_diff_r_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \center_diff_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \center_diff_r_reg[0]\ : out STD_LOGIC;
    \center_diff_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tap_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \run_r_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \run_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rise_trail_r_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_poc_edge_store_13 : entity is "mig_7series_v4_0_poc_edge_store";
end mig_7a_0_mig_7series_v4_0_poc_edge_store_13;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_poc_edge_store_13 is
  signal \^center_diff_r_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trailing_edge0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \trailing_edge0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \trailing_edge0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \trailing_edge0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \trailing_edge0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \trailing_edge0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal trailing_edge1_carry_n_1 : STD_LOGIC;
  signal trailing_edge1_carry_n_2 : STD_LOGIC;
  signal trailing_edge1_carry_n_3 : STD_LOGIC;
  signal \NLW_trailing_edge0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trailing_edge0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trailing_edge0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_trailing_edge1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \center_diff_r_reg[6]_0\(6 downto 0) <= \^center_diff_r_reg[6]_0\(6 downto 0);
\center_diff_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(0),
      I1 => \rise_trail_r_reg[6]\(0),
      O => \center_diff_r_reg[0]\
    );
\mod_sub0_return0__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(6),
      I1 => \rise_trail_r_reg[6]\(6),
      O => \center_diff_r_reg[6]\(2)
    );
\mod_sub0_return0__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(5),
      I1 => \rise_trail_r_reg[6]\(5),
      O => \center_diff_r_reg[6]\(1)
    );
\mod_sub0_return0__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(4),
      I1 => \rise_trail_r_reg[6]\(4),
      O => \center_diff_r_reg[6]\(0)
    );
\mod_sub0_return0__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(3),
      I1 => \rise_trail_r_reg[6]\(3),
      O => \center_diff_r_reg[3]\(3)
    );
\mod_sub0_return0__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(2),
      I1 => \rise_trail_r_reg[6]\(2),
      O => \center_diff_r_reg[3]\(2)
    );
\mod_sub0_return0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(1),
      I1 => \rise_trail_r_reg[6]\(1),
      O => \center_diff_r_reg[3]\(1)
    );
\mod_sub0_return0__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(0),
      I1 => \rise_trail_r_reg[6]\(0),
      O => \center_diff_r_reg[3]\(0)
    );
mod_sub0_return0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(3),
      I1 => \rise_trail_r_reg[6]\(3),
      O => \center_diff_r_reg[3]_0\(3)
    );
mod_sub0_return0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(2),
      I1 => \rise_trail_r_reg[6]\(2),
      O => \center_diff_r_reg[3]_0\(2)
    );
mod_sub0_return0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(1),
      I1 => \rise_trail_r_reg[6]\(1),
      O => \center_diff_r_reg[3]_0\(1)
    );
mod_sub0_return0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(0),
      I1 => \rise_trail_r_reg[6]\(0),
      O => \center_diff_r_reg[3]_0\(0)
    );
mod_sub0_return1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^center_diff_r_reg[6]_0\(6),
      I1 => \rise_trail_r_reg[6]\(6),
      O => \center_diff_r_reg[6]_1\(0)
    );
\rise_lead_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(0),
      Q => \^center_diff_r_reg[6]_0\(0),
      R => '0'
    );
\rise_lead_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(1),
      Q => \^center_diff_r_reg[6]_0\(1),
      R => '0'
    );
\rise_lead_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(2),
      Q => \^center_diff_r_reg[6]_0\(2),
      R => '0'
    );
\rise_lead_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(3),
      Q => \^center_diff_r_reg[6]_0\(3),
      R => '0'
    );
\rise_lead_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(4),
      Q => \^center_diff_r_reg[6]_0\(4),
      R => '0'
    );
\rise_lead_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(5),
      Q => \^center_diff_r_reg[6]_0\(5),
      R => '0'
    );
\rise_lead_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(6),
      Q => \^center_diff_r_reg[6]_0\(6),
      R => '0'
    );
\trailing_edge0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trailing_edge0_inferred__0/i__carry_n_0\,
      CO(2) => \trailing_edge0_inferred__0/i__carry_n_1\,
      CO(1) => \trailing_edge0_inferred__0/i__carry_n_2\,
      CO(0) => \trailing_edge0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 1) => trailing_edge00_in(2 downto 0),
      O(0) => \NLW_trailing_edge0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3 downto 0) => \tap_r_reg[3]\(3 downto 0)
    );
\trailing_edge0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trailing_edge0_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_trailing_edge0_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \trailing_edge0_inferred__0/i__carry__0_n_2\,
      CO(0) => \trailing_edge0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \run_r_reg[5]\(1 downto 0),
      O(3) => \NLW_trailing_edge0_inferred__0/i__carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => trailing_edge00_in(5 downto 3),
      S(3) => '0',
      S(2 downto 0) => \run_r_reg[5]_0\(2 downto 0)
    );
trailing_edge1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => trailing_edge1_carry_n_1,
      CO(1) => trailing_edge1_carry_n_2,
      CO(0) => trailing_edge1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_trailing_edge1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_poc_meta is
  port (
    \sm_r_reg[3]\ : out STD_LOGIC;
    \sm_r_reg[3]_0\ : out STD_LOGIC;
    poc_backup_r_reg_0 : out STD_LOGIC;
    run_polarity_held_r : out STD_LOGIC;
    run_too_small_r3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \edge_diff_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \window_center_r_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \window_center_r_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \diff_r_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \diff_r_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \diff_r_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \edge_center_r_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \window_center_r_reg[7]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \edge_diff_r_reg[0]_0\ : out STD_LOGIC;
    \diff_r_reg[0]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    inc_ns1 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    run_polarity_r_reg : in STD_LOGIC;
    run_polarity_r_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rise_lead_center_offset_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rise_lead_center_offset_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rise_lead_center_offset_r_reg[5]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rise_lead_center_offset_r_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_lead_center_offset_r_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rise_trail_center_offset_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rise_trail_r_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rise_trail_r_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rise_trail_r_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_trail_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rise_trail_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_lead_r_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_trail_r_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_lead_r_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rise_lead_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_trail_r_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rise_trail_r_reg[5]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rise_lead_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_lead_r_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \window_center_r_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \window_center_r_reg[6]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \edge_center_r_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \edge_center_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \window_center_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rise_lead_center_offset_r_reg[5]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rise_trail_r_reg[5]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_edge_detect_rdy_r_reg : in STD_LOGIC;
    cq_stable_r_reg : in STD_LOGIC;
    \centering__0\ : in STD_LOGIC;
    ktap_at_left_edge_r_reg : in STD_LOGIC;
    ktap_at_right_edge_r_reg : in STD_LOGIC;
    run_too_small_r_reg : in STD_LOGIC;
    reset_run_ends : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rise_trail_r_reg[4]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rise_trail_center_offset_r_reg[0]_0\ : in STD_LOGIC;
    \rise_lead_r_reg[0]\ : in STD_LOGIC;
    \window_center_r_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_poc_meta : entity is "mig_7series_v4_0_poc_meta";
end mig_7a_0_mig_7series_v4_0_poc_meta;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_poc_meta is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal abs_diff1 : STD_LOGIC;
  signal center0_return0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \center0_return1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry__0_n_1\ : STD_LOGIC;
  signal \center0_return1__0_carry__0_n_2\ : STD_LOGIC;
  signal \center0_return1__0_carry__0_n_3\ : STD_LOGIC;
  signal \center0_return1__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry_n_1\ : STD_LOGIC;
  signal \center0_return1__0_carry_n_2\ : STD_LOGIC;
  signal \center0_return1__0_carry_n_3\ : STD_LOGIC;
  signal \center0_return1__1_carry__0_n_1\ : STD_LOGIC;
  signal \center0_return1__1_carry__0_n_2\ : STD_LOGIC;
  signal \center0_return1__1_carry__0_n_3\ : STD_LOGIC;
  signal \center0_return1__1_carry_i_4_n_0\ : STD_LOGIC;
  signal \center0_return1__1_carry_n_0\ : STD_LOGIC;
  signal \center0_return1__1_carry_n_1\ : STD_LOGIC;
  signal \center0_return1__1_carry_n_2\ : STD_LOGIC;
  signal \center0_return1__1_carry_n_3\ : STD_LOGIC;
  signal \center_diff_r_reg_n_0_[0]\ : STD_LOGIC;
  signal center_return0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \center_return1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry__0_n_1\ : STD_LOGIC;
  signal \center_return1__0_carry__0_n_2\ : STD_LOGIC;
  signal \center_return1__0_carry__0_n_3\ : STD_LOGIC;
  signal \center_return1__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry_n_1\ : STD_LOGIC;
  signal \center_return1__0_carry_n_2\ : STD_LOGIC;
  signal \center_return1__0_carry_n_3\ : STD_LOGIC;
  signal \center_return1__1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \center_return1__1_carry__0_n_1\ : STD_LOGIC;
  signal \center_return1__1_carry__0_n_2\ : STD_LOGIC;
  signal \center_return1__1_carry__0_n_3\ : STD_LOGIC;
  signal \center_return1__1_carry_i_4_n_0\ : STD_LOGIC;
  signal \center_return1__1_carry_n_0\ : STD_LOGIC;
  signal \center_return1__1_carry_n_1\ : STD_LOGIC;
  signal \center_return1__1_carry_n_2\ : STD_LOGIC;
  signal \center_return1__1_carry_n_3\ : STD_LOGIC;
  signal diff : STD_LOGIC_VECTOR ( 0 to 0 );
  signal diff_ns : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal diff_ns0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal diff_ns00_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \diff_ns0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \diff_ns0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \diff_ns0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \diff_ns0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \diff_ns0_carry__0_n_0\ : STD_LOGIC;
  signal \diff_ns0_carry__0_n_1\ : STD_LOGIC;
  signal \diff_ns0_carry__0_n_2\ : STD_LOGIC;
  signal \diff_ns0_carry__0_n_3\ : STD_LOGIC;
  signal \diff_ns0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal diff_ns0_carry_i_1_n_0 : STD_LOGIC;
  signal diff_ns0_carry_i_2_n_0 : STD_LOGIC;
  signal diff_ns0_carry_i_3_n_0 : STD_LOGIC;
  signal diff_ns0_carry_i_4_n_0 : STD_LOGIC;
  signal diff_ns0_carry_n_0 : STD_LOGIC;
  signal diff_ns0_carry_n_1 : STD_LOGIC;
  signal diff_ns0_carry_n_2 : STD_LOGIC;
  signal diff_ns0_carry_n_3 : STD_LOGIC;
  signal \diff_ns0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \diff_ns0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \diff_ns0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \diff_ns0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \diff_ns0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \diff_ns0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \diff_ns0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal diff_ns1 : STD_LOGIC;
  signal diff_ns1_carry_i_6_n_0 : STD_LOGIC;
  signal diff_ns1_carry_n_1 : STD_LOGIC;
  signal diff_ns1_carry_n_2 : STD_LOGIC;
  signal diff_ns1_carry_n_3 : STD_LOGIC;
  signal \^diff_r_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^diff_r_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \diff_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_r_reg_n_0_[8]\ : STD_LOGIC;
  signal diffs_eq : STD_LOGIC;
  signal diffs_eq_carry_i_1_n_0 : STD_LOGIC;
  signal diffs_eq_carry_i_2_n_0 : STD_LOGIC;
  signal diffs_eq_carry_i_3_n_0 : STD_LOGIC;
  signal diffs_eq_carry_n_2 : STD_LOGIC;
  signal diffs_eq_carry_n_3 : STD_LOGIC;
  signal diffs_eq_ns : STD_LOGIC;
  signal diffs_eq_r : STD_LOGIC;
  signal done_ns : STD_LOGIC;
  signal edge_aligned_ns : STD_LOGIC;
  signal edge_aligned_ns10_in : STD_LOGIC;
  signal edge_aligned_r_i_4_n_0 : STD_LOGIC;
  signal edge_aligned_r_i_5_n_0 : STD_LOGIC;
  signal \^edge_center_r_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^edge_diff_r_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal mod_sub0_return : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \mod_sub0_return0__0_carry__0_n_2\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry__0_n_3\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry__0_n_5\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry__0_n_6\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry__0_n_7\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_n_0\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_n_1\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_n_2\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_n_3\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_n_4\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_n_5\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_n_6\ : STD_LOGIC;
  signal \mod_sub0_return0_carry__0_n_2\ : STD_LOGIC;
  signal \mod_sub0_return0_carry__0_n_3\ : STD_LOGIC;
  signal \mod_sub0_return0_carry__0_n_5\ : STD_LOGIC;
  signal \mod_sub0_return0_carry__0_n_6\ : STD_LOGIC;
  signal \mod_sub0_return0_carry__0_n_7\ : STD_LOGIC;
  signal mod_sub0_return0_carry_n_0 : STD_LOGIC;
  signal mod_sub0_return0_carry_n_1 : STD_LOGIC;
  signal mod_sub0_return0_carry_n_2 : STD_LOGIC;
  signal mod_sub0_return0_carry_n_3 : STD_LOGIC;
  signal mod_sub0_return0_carry_n_4 : STD_LOGIC;
  signal mod_sub0_return0_carry_n_5 : STD_LOGIC;
  signal mod_sub0_return0_carry_n_6 : STD_LOGIC;
  signal mod_sub0_return0_carry_n_7 : STD_LOGIC;
  signal mod_sub0_return1_carry_n_0 : STD_LOGIC;
  signal mod_sub0_return1_carry_n_1 : STD_LOGIC;
  signal mod_sub0_return1_carry_n_2 : STD_LOGIC;
  signal mod_sub0_return1_carry_n_3 : STD_LOGIC;
  signal mod_sub_return : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \mod_sub_return0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry__0_n_2\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry__0_n_3\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry__0_n_5\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry__0_n_6\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry__0_n_7\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_n_1\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_n_2\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_n_3\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_n_4\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_n_5\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_n_6\ : STD_LOGIC;
  signal \mod_sub_return0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mod_sub_return0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mod_sub_return0_carry__0_n_2\ : STD_LOGIC;
  signal \mod_sub_return0_carry__0_n_3\ : STD_LOGIC;
  signal \mod_sub_return0_carry__0_n_5\ : STD_LOGIC;
  signal \mod_sub_return0_carry__0_n_6\ : STD_LOGIC;
  signal \mod_sub_return0_carry__0_n_7\ : STD_LOGIC;
  signal mod_sub_return0_carry_i_1_n_0 : STD_LOGIC;
  signal mod_sub_return0_carry_i_2_n_0 : STD_LOGIC;
  signal mod_sub_return0_carry_i_3_n_0 : STD_LOGIC;
  signal mod_sub_return0_carry_i_4_n_0 : STD_LOGIC;
  signal mod_sub_return0_carry_n_0 : STD_LOGIC;
  signal mod_sub_return0_carry_n_1 : STD_LOGIC;
  signal mod_sub_return0_carry_n_2 : STD_LOGIC;
  signal mod_sub_return0_carry_n_3 : STD_LOGIC;
  signal mod_sub_return0_carry_n_4 : STD_LOGIC;
  signal mod_sub_return0_carry_n_5 : STD_LOGIC;
  signal mod_sub_return0_carry_n_6 : STD_LOGIC;
  signal mod_sub_return0_carry_n_7 : STD_LOGIC;
  signal mod_sub_return1_carry_i_1_n_0 : STD_LOGIC;
  signal mod_sub_return1_carry_n_0 : STD_LOGIC;
  signal mod_sub_return1_carry_n_1 : STD_LOGIC;
  signal mod_sub_return1_carry_n_2 : STD_LOGIC;
  signal mod_sub_return1_carry_n_3 : STD_LOGIC;
  signal poc_backup_ns : STD_LOGIC;
  signal poc_backup_ns0 : STD_LOGIC;
  signal \poc_backup_ns0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \poc_backup_ns0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal poc_backup_ns0_carry_i_11_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_12_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_1_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_2_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_3_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_4_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_5_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_6_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_7_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_8_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_9_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_n_1 : STD_LOGIC;
  signal poc_backup_ns0_carry_n_2 : STD_LOGIC;
  signal poc_backup_ns0_carry_n_3 : STD_LOGIC;
  signal prev_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal run_end_r2_reg_srl3_n_0 : STD_LOGIC;
  signal run_end_r3 : STD_LOGIC;
  signal \run_ends_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \run_ends_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \run_ends_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \run_ends_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \^run_polarity_held_r\ : STD_LOGIC;
  signal run_too_small_r10 : STD_LOGIC;
  signal run_too_small_r2_reg_srl2_n_0 : STD_LOGIC;
  signal \^run_too_small_r3\ : STD_LOGIC;
  signal \^sm_r_reg[3]\ : STD_LOGIC;
  signal \^sm_r_reg[3]_0\ : STD_LOGIC;
  signal \^window_center_r_reg[7]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^window_center_r_reg[7]_2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_center0_return1__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_center0_return1__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_center0_return1__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_center0_return1__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_center_return1__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_center_return1__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_center_return1__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_center_return1__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_diff_ns0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_ns0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_diff_ns0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_diff_ns1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_diffs_eq_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_diffs_eq_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mod_sub0_return0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_mod_sub0_return0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mod_sub0_return0__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mod_sub0_return0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mod_sub0_return0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mod_sub0_return1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mod_sub_return0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_mod_sub_return0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mod_sub_return0__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mod_sub_return0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mod_sub_return0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mod_sub_return1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_poc_backup_ns0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_poc_backup_ns0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_poc_backup_ns0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of inc_r_i_3 : label is "soft_lutpair39";
  attribute srl_name : string;
  attribute srl_name of run_end_r2_reg_srl3 : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r2_reg_srl3 ";
  attribute srl_name of run_too_small_r2_reg_srl2 : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r2_reg_srl2 ";
  attribute SOFT_HLUTNM of \sm_r[3]_i_1\ : label is "soft_lutpair39";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \diff_r_reg[7]_0\(7 downto 0) <= \^diff_r_reg[7]_0\(7 downto 0);
  \diff_r_reg[7]_1\(7 downto 0) <= \^diff_r_reg[7]_1\(7 downto 0);
  \edge_center_r_reg[7]_0\(5 downto 0) <= \^edge_center_r_reg[7]_0\(5 downto 0);
  \edge_diff_r_reg[6]_0\(6 downto 0) <= \^edge_diff_r_reg[6]_0\(6 downto 0);
  run_polarity_held_r <= \^run_polarity_held_r\;
  run_too_small_r3 <= \^run_too_small_r3\;
  \sm_r_reg[3]\ <= \^sm_r_reg[3]\;
  \sm_r_reg[3]_0\ <= \^sm_r_reg[3]_0\;
  \window_center_r_reg[7]_1\(2 downto 0) <= \^window_center_r_reg[7]_1\(2 downto 0);
  \window_center_r_reg[7]_2\(5 downto 0) <= \^window_center_r_reg[7]_2\(5 downto 0);
\center0_return1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \center0_return1__0_carry_n_0\,
      CO(2) => \center0_return1__0_carry_n_1\,
      CO(1) => \center0_return1__0_carry_n_2\,
      CO(0) => \center0_return1__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \rise_trail_r_reg[5]\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => center0_return0(3 downto 1),
      O(0) => \NLW_center0_return1__0_carry_O_UNCONNECTED\(0),
      S(3 downto 1) => \rise_trail_r_reg[2]_0\(2 downto 0),
      S(0) => \center0_return1__0_carry_i_4_n_0\
    );
\center0_return1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \center0_return1__0_carry_n_0\,
      CO(3) => \NLW_center0_return1__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \center0_return1__0_carry__0_n_1\,
      CO(1) => \center0_return1__0_carry__0_n_2\,
      CO(0) => \center0_return1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \center0_return1__0_carry__0_i_1_n_0\,
      DI(1 downto 0) => \rise_trail_r_reg[5]\(4 downto 3),
      O(3 downto 0) => center0_return0(7 downto 4),
      S(3 downto 0) => \rise_trail_r_reg[5]_0\(3 downto 0)
    );
\center0_return1__0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \^window_center_r_reg[7]_2\(4),
      I1 => \rise_trail_r_reg[5]_3\(0),
      I2 => \^window_center_r_reg[7]_1\(2),
      I3 => \^window_center_r_reg[7]_1\(0),
      I4 => \^window_center_r_reg[7]_1\(1),
      O => \center0_return1__0_carry__0_i_1_n_0\
    );
\center0_return1__0_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \center_diff_r_reg_n_0_[0]\,
      O => \center0_return1__0_carry_i_4_n_0\
    );
\center0_return1__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \center0_return1__1_carry_n_0\,
      CO(2) => \center0_return1__1_carry_n_1\,
      CO(1) => \center0_return1__1_carry_n_2\,
      CO(0) => \center0_return1__1_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \rise_trail_r_reg[5]\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => \NLW_center0_return1__1_carry_O_UNCONNECTED\(3 downto 1),
      O(0) => center0_return0(0),
      S(3 downto 1) => \rise_trail_r_reg[2]\(2 downto 0),
      S(0) => \center0_return1__1_carry_i_4_n_0\
    );
\center0_return1__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \center0_return1__1_carry_n_0\,
      CO(3) => \window_center_r_reg[7]_0\(0),
      CO(2) => \center0_return1__1_carry__0_n_1\,
      CO(1) => \center0_return1__1_carry__0_n_2\,
      CO(0) => \center0_return1__1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \rise_trail_r_reg[5]\(5 downto 3),
      O(3 downto 1) => \^window_center_r_reg[7]_1\(2 downto 0),
      O(0) => \NLW_center0_return1__1_carry__0_O_UNCONNECTED\(0),
      S(3 downto 0) => \rise_trail_r_reg[6]\(3 downto 0)
    );
\center0_return1__1_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \center_diff_r_reg_n_0_[0]\,
      O => \center0_return1__1_carry_i_4_n_0\
    );
\center_diff_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rise_lead_r_reg[0]\,
      I1 => mod_sub0_return1_carry_n_0,
      I2 => mod_sub0_return0_carry_n_7,
      O => mod_sub0_return(0)
    );
\center_diff_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub0_return0__0_carry_n_6\,
      I1 => mod_sub0_return1_carry_n_0,
      I2 => mod_sub0_return0_carry_n_6,
      O => mod_sub0_return(1)
    );
\center_diff_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub0_return0__0_carry_n_5\,
      I1 => mod_sub0_return1_carry_n_0,
      I2 => mod_sub0_return0_carry_n_5,
      O => mod_sub0_return(2)
    );
\center_diff_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub0_return0__0_carry_n_4\,
      I1 => mod_sub0_return1_carry_n_0,
      I2 => mod_sub0_return0_carry_n_4,
      O => mod_sub0_return(3)
    );
\center_diff_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub0_return0__0_carry__0_n_7\,
      I1 => mod_sub0_return1_carry_n_0,
      I2 => \mod_sub0_return0_carry__0_n_7\,
      O => mod_sub0_return(4)
    );
\center_diff_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub0_return0__0_carry__0_n_6\,
      I1 => mod_sub0_return1_carry_n_0,
      I2 => \mod_sub0_return0_carry__0_n_6\,
      O => mod_sub0_return(5)
    );
\center_diff_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub0_return0__0_carry__0_n_5\,
      I1 => mod_sub0_return1_carry_n_0,
      I2 => \mod_sub0_return0_carry__0_n_5\,
      O => mod_sub0_return(6)
    );
\center_diff_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub0_return(0),
      Q => \center_diff_r_reg_n_0_[0]\,
      R => '0'
    );
\center_diff_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub0_return(1),
      Q => \^window_center_r_reg[7]_2\(0),
      R => '0'
    );
\center_diff_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub0_return(2),
      Q => \^window_center_r_reg[7]_2\(1),
      R => '0'
    );
\center_diff_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub0_return(3),
      Q => \^window_center_r_reg[7]_2\(2),
      R => '0'
    );
\center_diff_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub0_return(4),
      Q => \^window_center_r_reg[7]_2\(3),
      R => '0'
    );
\center_diff_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub0_return(5),
      Q => \^window_center_r_reg[7]_2\(4),
      R => '0'
    );
\center_diff_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub0_return(6),
      Q => \^window_center_r_reg[7]_2\(5),
      R => '0'
    );
\center_return1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \center_return1__0_carry_n_0\,
      CO(2) => \center_return1__0_carry_n_1\,
      CO(1) => \center_return1__0_carry_n_2\,
      CO(0) => \center_return1__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => center_return0(3 downto 1),
      O(0) => \NLW_center_return1__0_carry_O_UNCONNECTED\(0),
      S(3 downto 1) => \rise_lead_center_offset_r_reg[2]_0\(2 downto 0),
      S(0) => \center_return1__0_carry_i_4_n_0\
    );
\center_return1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \center_return1__0_carry_n_0\,
      CO(3) => \NLW_center_return1__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \center_return1__0_carry__0_n_1\,
      CO(1) => \center_return1__0_carry__0_n_2\,
      CO(0) => \center_return1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \center_return1__0_carry__0_i_1_n_0\,
      DI(1 downto 0) => \^q\(4 downto 3),
      O(3 downto 0) => center_return0(7 downto 4),
      S(3 downto 0) => \rise_lead_center_offset_r_reg[5]_1\(3 downto 0)
    );
\center_return1__0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \^edge_center_r_reg[7]_0\(4),
      I1 => \rise_lead_center_offset_r_reg[5]_3\(0),
      I2 => \^o\(2),
      I3 => \^o\(0),
      I4 => \^o\(1),
      O => \center_return1__0_carry__0_i_1_n_0\
    );
\center_return1__0_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => diff(0),
      O => \center_return1__0_carry_i_4_n_0\
    );
\center_return1__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \center_return1__1_carry_n_0\,
      CO(2) => \center_return1__1_carry_n_1\,
      CO(1) => \center_return1__1_carry_n_2\,
      CO(0) => \center_return1__1_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => \NLW_center_return1__1_carry_O_UNCONNECTED\(3 downto 1),
      O(0) => center_return0(0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \center_return1__1_carry_i_4_n_0\
    );
\center_return1__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \center_return1__1_carry_n_0\,
      CO(3) => CO(0),
      CO(2) => \center_return1__1_carry__0_n_1\,
      CO(1) => \center_return1__1_carry__0_n_2\,
      CO(0) => \center_return1__1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(5 downto 3),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_center_return1__1_carry__0_O_UNCONNECTED\(0),
      S(3) => \center_return1__1_carry__0_i_1_n_0\,
      S(2 downto 0) => \rise_lead_center_offset_r_reg[5]_0\(2 downto 0)
    );
\center_return1__1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \center_return1__1_carry__0_i_1_n_0\
    );
\center_return1__1_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => diff(0),
      O => \center_return1__1_carry_i_4_n_0\
    );
diff_ns0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => diff_ns0_carry_n_0,
      CO(2) => diff_ns0_carry_n_1,
      CO(1) => diff_ns0_carry_n_2,
      CO(0) => diff_ns0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \^diff_r_reg[7]_0\(3 downto 0),
      O(3 downto 0) => diff_ns0(3 downto 0),
      S(3) => diff_ns0_carry_i_1_n_0,
      S(2) => diff_ns0_carry_i_2_n_0,
      S(1) => diff_ns0_carry_i_3_n_0,
      S(0) => diff_ns0_carry_i_4_n_0
    );
\diff_ns0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => diff_ns0_carry_n_0,
      CO(3) => \diff_ns0_carry__0_n_0\,
      CO(2) => \diff_ns0_carry__0_n_1\,
      CO(1) => \diff_ns0_carry__0_n_2\,
      CO(0) => \diff_ns0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \diff_ns0_carry__0_i_1_n_0\,
      DI(2) => \edge_center_r_reg[6]_0\(0),
      DI(1) => \^diff_r_reg[7]_1\(5),
      DI(0) => \^diff_r_reg[7]_0\(4),
      O(3 downto 0) => diff_ns0(7 downto 4),
      S(3) => \diff_ns0_carry__0_i_3_n_0\,
      S(2) => \diff_ns0_carry__0_i_4_n_0\,
      S(1) => \edge_center_r_reg[5]_0\(0),
      S(0) => \diff_ns0_carry__0_i_6_n_0\
    );
\diff_ns0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(6),
      I1 => \^diff_r_reg[7]_1\(6),
      O => \diff_ns0_carry__0_i_1_n_0\
    );
\diff_ns0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^diff_r_reg[7]_1\(6),
      I1 => \^diff_r_reg[7]_0\(6),
      I2 => \^diff_r_reg[7]_1\(7),
      I3 => \^diff_r_reg[7]_0\(7),
      O => \diff_ns0_carry__0_i_3_n_0\
    );
\diff_ns0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^diff_r_reg[7]_1\(6),
      I1 => \^diff_r_reg[7]_0\(6),
      I2 => \^diff_r_reg[7]_1\(5),
      O => \diff_ns0_carry__0_i_4_n_0\
    );
\diff_ns0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(4),
      I1 => \^diff_r_reg[7]_1\(4),
      O => \diff_ns0_carry__0_i_6_n_0\
    );
\diff_ns0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_ns0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_diff_ns0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_diff_ns0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => diff_ns0(8),
      S(3 downto 1) => B"000",
      S(0) => \diff_ns0_carry__1_i_1_n_0\
    );
\diff_ns0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^diff_r_reg[7]_1\(7),
      I1 => \^diff_r_reg[7]_0\(7),
      O => \diff_ns0_carry__1_i_1_n_0\
    );
diff_ns0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(3),
      I1 => \^diff_r_reg[7]_1\(3),
      O => diff_ns0_carry_i_1_n_0
    );
diff_ns0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(2),
      I1 => \^diff_r_reg[7]_1\(2),
      O => diff_ns0_carry_i_2_n_0
    );
diff_ns0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(1),
      I1 => \^diff_r_reg[7]_1\(1),
      O => diff_ns0_carry_i_3_n_0
    );
diff_ns0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(0),
      I1 => \^diff_r_reg[7]_1\(0),
      O => diff_ns0_carry_i_4_n_0
    );
\diff_ns0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \diff_ns0_inferred__0/i__carry_n_0\,
      CO(2) => \diff_ns0_inferred__0/i__carry_n_1\,
      CO(1) => \diff_ns0_inferred__0/i__carry_n_2\,
      CO(0) => \diff_ns0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^diff_r_reg[7]_0\(3 downto 0),
      O(3 downto 1) => diff_ns00_in(3 downto 1),
      O(0) => \NLW_diff_ns0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\diff_ns0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_ns0_inferred__0/i__carry_n_0\,
      CO(3) => \diff_r_reg[8]_0\(0),
      CO(2) => \diff_ns0_inferred__0/i__carry__0_n_1\,
      CO(1) => \diff_ns0_inferred__0/i__carry__0_n_2\,
      CO(0) => \diff_ns0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^diff_r_reg[7]_0\(7 downto 4),
      O(3 downto 0) => diff_ns00_in(7 downto 4),
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
diff_ns1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => diff_ns1,
      CO(2) => diff_ns1_carry_n_1,
      CO(1) => diff_ns1_carry_n_2,
      CO(0) => diff_ns1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \window_center_r_reg[6]_0\(3 downto 0),
      O(3 downto 0) => NLW_diff_ns1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \window_center_r_reg[6]_1\(2),
      S(2) => diff_ns1_carry_i_6_n_0,
      S(1 downto 0) => \window_center_r_reg[6]_1\(1 downto 0)
    );
diff_ns1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(4),
      I1 => \^diff_r_reg[7]_1\(4),
      I2 => \^diff_r_reg[7]_0\(5),
      I3 => \^diff_r_reg[7]_1\(5),
      O => diff_ns1_carry_i_6_n_0
    );
\diff_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \window_center_r_reg[0]_0\(0),
      I1 => diff_ns0(0),
      I2 => diff_ns1,
      O => diff_ns(0)
    );
\diff_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(0),
      I1 => \^diff_r_reg[7]_1\(0),
      O => \diff_r_reg[0]_0\
    );
\diff_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => diff_ns00_in(1),
      I1 => diff_ns0(1),
      I2 => diff_ns1,
      O => diff_ns(1)
    );
\diff_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => diff_ns00_in(2),
      I1 => diff_ns0(2),
      I2 => diff_ns1,
      O => diff_ns(2)
    );
\diff_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => diff_ns00_in(3),
      I1 => diff_ns0(3),
      I2 => diff_ns1,
      O => diff_ns(3)
    );
\diff_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => diff_ns00_in(4),
      I1 => diff_ns0(4),
      I2 => diff_ns1,
      O => diff_ns(4)
    );
\diff_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => diff_ns00_in(5),
      I1 => diff_ns0(5),
      I2 => diff_ns1,
      O => diff_ns(5)
    );
\diff_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => diff_ns00_in(6),
      I1 => diff_ns0(6),
      I2 => diff_ns1,
      O => diff_ns(6)
    );
\diff_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => diff_ns00_in(7),
      I1 => diff_ns0(7),
      I2 => diff_ns1,
      O => diff_ns(7)
    );
\diff_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \window_center_r_reg[7]_3\(0),
      I1 => diff_ns0(8),
      I2 => diff_ns1,
      O => diff_ns(8)
    );
\diff_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => diff_ns(0),
      Q => \diff_r_reg_n_0_[0]\,
      R => '0'
    );
\diff_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => diff_ns(1),
      Q => \diff_r_reg_n_0_[1]\,
      R => '0'
    );
\diff_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => diff_ns(2),
      Q => \diff_r_reg_n_0_[2]\,
      R => '0'
    );
\diff_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => diff_ns(3),
      Q => \diff_r_reg_n_0_[3]\,
      R => '0'
    );
\diff_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => diff_ns(4),
      Q => \diff_r_reg_n_0_[4]\,
      R => '0'
    );
\diff_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => diff_ns(5),
      Q => \diff_r_reg_n_0_[5]\,
      R => '0'
    );
\diff_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => diff_ns(6),
      Q => \diff_r_reg_n_0_[6]\,
      R => '0'
    );
\diff_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => diff_ns(7),
      Q => \diff_r_reg_n_0_[7]\,
      R => '0'
    );
\diff_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => diff_ns(8),
      Q => \diff_r_reg_n_0_[8]\,
      R => '0'
    );
diffs_eq_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_diffs_eq_carry_CO_UNCONNECTED(3),
      CO(2) => diffs_eq,
      CO(1) => diffs_eq_carry_n_2,
      CO(0) => diffs_eq_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_diffs_eq_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => diffs_eq_carry_i_1_n_0,
      S(1) => diffs_eq_carry_i_2_n_0,
      S(0) => diffs_eq_carry_i_3_n_0
    );
diffs_eq_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555D"
    )
        port map (
      I0 => abs_diff1,
      I1 => \diff_r_reg_n_0_[6]\,
      I2 => poc_backup_ns0_carry_i_9_n_0,
      I3 => \diff_r_reg_n_0_[7]\,
      O => diffs_eq_carry_i_1_n_0
    );
diffs_eq_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF01FF00FF00FF"
    )
        port map (
      I0 => \diff_r_reg_n_0_[0]\,
      I1 => \diff_r_reg_n_0_[1]\,
      I2 => \diff_r_reg_n_0_[2]\,
      I3 => abs_diff1,
      I4 => \diff_r_reg_n_0_[3]\,
      I5 => \diff_r_reg_n_0_[4]\,
      O => diffs_eq_carry_i_2_n_0
    );
diffs_eq_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => abs_diff1,
      I1 => \diff_r_reg_n_0_[1]\,
      I2 => \diff_r_reg_n_0_[0]\,
      O => diffs_eq_carry_i_3_n_0
    );
diffs_eq_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101000101010"
    )
        port map (
      I0 => ktap_at_left_edge_r_reg,
      I1 => ktap_at_right_edge_r_reg,
      I2 => diffs_eq_r,
      I3 => done_ns,
      I4 => \^sm_r_reg[3]\,
      I5 => diffs_eq,
      O => diffs_eq_ns
    );
diffs_eq_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => diffs_eq_ns,
      Q => diffs_eq_r,
      R => '0'
    );
done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mmcm_edge_detect_rdy_r_reg,
      I1 => \run_ends_r_reg_n_0_[1]\,
      I2 => \run_ends_r_reg_n_0_[0]\,
      O => done_ns
    );
done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => done_ns,
      Q => \^sm_r_reg[3]\,
      R => '0'
    );
edge_aligned_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808000000000"
    )
        port map (
      I0 => done_ns,
      I1 => cq_stable_r_reg,
      I2 => edge_aligned_ns10_in,
      I3 => diffs_eq,
      I4 => diffs_eq_r,
      I5 => \centering__0\,
      O => edge_aligned_ns
    );
edge_aligned_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \diff_r_reg_n_0_[5]\,
      I1 => \diff_r_reg_n_0_[6]\,
      I2 => edge_aligned_r_i_4_n_0,
      I3 => \diff_r_reg_n_0_[3]\,
      I4 => \diff_r_reg_n_0_[4]\,
      I5 => edge_aligned_r_i_5_n_0,
      O => edge_aligned_ns10_in
    );
edge_aligned_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_r_reg_n_0_[8]\,
      I1 => \diff_r_reg_n_0_[7]\,
      O => edge_aligned_r_i_4_n_0
    );
edge_aligned_r_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \diff_r_reg_n_0_[1]\,
      I1 => \diff_r_reg_n_0_[0]\,
      I2 => \diff_r_reg_n_0_[2]\,
      O => edge_aligned_r_i_5_n_0
    );
edge_aligned_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => edge_aligned_ns,
      Q => \^sm_r_reg[3]_0\,
      R => '0'
    );
\edge_center_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center_return0(0),
      Q => \^diff_r_reg[7]_1\(0),
      R => '0'
    );
\edge_center_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center_return0(1),
      Q => \^diff_r_reg[7]_1\(1),
      R => '0'
    );
\edge_center_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center_return0(2),
      Q => \^diff_r_reg[7]_1\(2),
      R => '0'
    );
\edge_center_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center_return0(3),
      Q => \^diff_r_reg[7]_1\(3),
      R => '0'
    );
\edge_center_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center_return0(4),
      Q => \^diff_r_reg[7]_1\(4),
      R => '0'
    );
\edge_center_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center_return0(5),
      Q => \^diff_r_reg[7]_1\(5),
      R => '0'
    );
\edge_center_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center_return0(6),
      Q => \^diff_r_reg[7]_1\(6),
      R => '0'
    );
\edge_center_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center_return0(7),
      Q => \^diff_r_reg[7]_1\(7),
      R => '0'
    );
\edge_diff_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rise_trail_center_offset_r_reg[0]_0\,
      I1 => mod_sub_return1_carry_n_0,
      I2 => mod_sub_return0_carry_n_7,
      O => mod_sub_return(0)
    );
\edge_diff_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(0),
      I1 => \^q\(0),
      O => \edge_diff_r_reg[0]_0\
    );
\edge_diff_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub_return0__0_carry_n_6\,
      I1 => mod_sub_return1_carry_n_0,
      I2 => mod_sub_return0_carry_n_6,
      O => mod_sub_return(1)
    );
\edge_diff_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub_return0__0_carry_n_5\,
      I1 => mod_sub_return1_carry_n_0,
      I2 => mod_sub_return0_carry_n_5,
      O => mod_sub_return(2)
    );
\edge_diff_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub_return0__0_carry_n_4\,
      I1 => mod_sub_return1_carry_n_0,
      I2 => mod_sub_return0_carry_n_4,
      O => mod_sub_return(3)
    );
\edge_diff_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub_return0__0_carry__0_n_7\,
      I1 => mod_sub_return1_carry_n_0,
      I2 => \mod_sub_return0_carry__0_n_7\,
      O => mod_sub_return(4)
    );
\edge_diff_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub_return0__0_carry__0_n_6\,
      I1 => mod_sub_return1_carry_n_0,
      I2 => \mod_sub_return0_carry__0_n_6\,
      O => mod_sub_return(5)
    );
\edge_diff_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_sub_return0__0_carry__0_n_5\,
      I1 => mod_sub_return1_carry_n_0,
      I2 => \mod_sub_return0_carry__0_n_5\,
      O => mod_sub_return(6)
    );
\edge_diff_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub_return(0),
      Q => diff(0),
      R => '0'
    );
\edge_diff_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub_return(1),
      Q => \^edge_center_r_reg[7]_0\(0),
      R => '0'
    );
\edge_diff_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub_return(2),
      Q => \^edge_center_r_reg[7]_0\(1),
      R => '0'
    );
\edge_diff_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub_return(3),
      Q => \^edge_center_r_reg[7]_0\(2),
      R => '0'
    );
\edge_diff_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub_return(4),
      Q => \^edge_center_r_reg[7]_0\(3),
      R => '0'
    );
\edge_diff_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub_return(5),
      Q => \^edge_center_r_reg[7]_0\(4),
      R => '0'
    );
\edge_diff_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mod_sub_return(6),
      Q => \^edge_center_r_reg[7]_0\(5),
      R => '0'
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(7),
      I1 => \^diff_r_reg[7]_1\(7),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(6),
      I1 => \^diff_r_reg[7]_1\(6),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(5),
      I1 => \^diff_r_reg[7]_1\(5),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(4),
      I1 => \^diff_r_reg[7]_1\(4),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(3),
      I1 => \^diff_r_reg[7]_1\(3),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(2),
      I1 => \^diff_r_reg[7]_1\(2),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(1),
      I1 => \^diff_r_reg[7]_1\(1),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^diff_r_reg[7]_0\(0),
      I1 => \^diff_r_reg[7]_1\(0),
      O => \i__carry_i_4__0_n_0\
    );
inc_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sm_r_reg[3]\,
      I1 => mmcm_edge_detect_rdy_r_reg,
      O => inc_ns1
    );
\mod_sub0_return0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mod_sub0_return0__0_carry_n_0\,
      CO(2) => \mod_sub0_return0__0_carry_n_1\,
      CO(1) => \mod_sub0_return0__0_carry_n_2\,
      CO(0) => \mod_sub0_return0__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \rise_lead_r_reg[5]\(3 downto 0),
      O(3) => \mod_sub0_return0__0_carry_n_4\,
      O(2) => \mod_sub0_return0__0_carry_n_5\,
      O(1) => \mod_sub0_return0__0_carry_n_6\,
      O(0) => \NLW_mod_sub0_return0__0_carry_O_UNCONNECTED\(0),
      S(3 downto 0) => \rise_lead_r_reg[3]_0\(3 downto 0)
    );
\mod_sub0_return0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mod_sub0_return0__0_carry_n_0\,
      CO(3 downto 2) => \NLW_mod_sub0_return0__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mod_sub0_return0__0_carry__0_n_2\,
      CO(0) => \mod_sub0_return0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \rise_lead_r_reg[5]\(5 downto 4),
      O(3) => \NLW_mod_sub0_return0__0_carry__0_O_UNCONNECTED\(3),
      O(2) => \mod_sub0_return0__0_carry__0_n_5\,
      O(1) => \mod_sub0_return0__0_carry__0_n_6\,
      O(0) => \mod_sub0_return0__0_carry__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => \rise_lead_r_reg[6]_0\(2 downto 0)
    );
mod_sub0_return0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mod_sub0_return0_carry_n_0,
      CO(2) => mod_sub0_return0_carry_n_1,
      CO(1) => mod_sub0_return0_carry_n_2,
      CO(0) => mod_sub0_return0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \rise_lead_r_reg[5]\(3 downto 0),
      O(3) => mod_sub0_return0_carry_n_4,
      O(2) => mod_sub0_return0_carry_n_5,
      O(1) => mod_sub0_return0_carry_n_6,
      O(0) => mod_sub0_return0_carry_n_7,
      S(3 downto 0) => \rise_lead_r_reg[3]\(3 downto 0)
    );
\mod_sub0_return0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mod_sub0_return0_carry_n_0,
      CO(3 downto 2) => \NLW_mod_sub0_return0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mod_sub0_return0_carry__0_n_2\,
      CO(0) => \mod_sub0_return0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rise_trail_r_reg[5]_1\(0),
      DI(0) => \rise_trail_r_reg[5]\(4),
      O(3) => \NLW_mod_sub0_return0_carry__0_O_UNCONNECTED\(3),
      O(2) => \mod_sub0_return0_carry__0_n_5\,
      O(1) => \mod_sub0_return0_carry__0_n_6\,
      O(0) => \mod_sub0_return0_carry__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => \rise_trail_r_reg[5]_2\(2 downto 0)
    );
mod_sub0_return1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mod_sub0_return1_carry_n_0,
      CO(2) => mod_sub0_return1_carry_n_1,
      CO(1) => mod_sub0_return1_carry_n_2,
      CO(0) => mod_sub0_return1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \rise_lead_r_reg[6]\(3 downto 0),
      O(3 downto 0) => NLW_mod_sub0_return1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \rise_trail_r_reg[6]_0\(3 downto 0)
    );
\mod_sub_return0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mod_sub_return0__0_carry_n_0\,
      CO(2) => \mod_sub_return0__0_carry_n_1\,
      CO(1) => \mod_sub_return0__0_carry_n_2\,
      CO(0) => \mod_sub_return0__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^edge_diff_r_reg[6]_0\(3 downto 0),
      O(3) => \mod_sub_return0__0_carry_n_4\,
      O(2) => \mod_sub_return0__0_carry_n_5\,
      O(1) => \mod_sub_return0__0_carry_n_6\,
      O(0) => \NLW_mod_sub_return0__0_carry_O_UNCONNECTED\(0),
      S(3) => \mod_sub_return0__0_carry_i_1_n_0\,
      S(2) => \mod_sub_return0__0_carry_i_2_n_0\,
      S(1) => \mod_sub_return0__0_carry_i_3_n_0\,
      S(0) => \mod_sub_return0__0_carry_i_4_n_0\
    );
\mod_sub_return0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mod_sub_return0__0_carry_n_0\,
      CO(3 downto 2) => \NLW_mod_sub_return0__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mod_sub_return0__0_carry__0_n_2\,
      CO(0) => \mod_sub_return0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^edge_diff_r_reg[6]_0\(5 downto 4),
      O(3) => \NLW_mod_sub_return0__0_carry__0_O_UNCONNECTED\(3),
      O(2) => \mod_sub_return0__0_carry__0_n_5\,
      O(1) => \mod_sub_return0__0_carry__0_n_6\,
      O(0) => \mod_sub_return0__0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \mod_sub_return0__0_carry__0_i_1_n_0\,
      S(1) => \mod_sub_return0__0_carry__0_i_2_n_0\,
      S(0) => \mod_sub_return0__0_carry__0_i_3_n_0\
    );
\mod_sub_return0__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(6),
      I1 => \^q\(6),
      O => \mod_sub_return0__0_carry__0_i_1_n_0\
    );
\mod_sub_return0__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(5),
      I1 => \^q\(5),
      O => \mod_sub_return0__0_carry__0_i_2_n_0\
    );
\mod_sub_return0__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(4),
      I1 => \^q\(4),
      O => \mod_sub_return0__0_carry__0_i_3_n_0\
    );
\mod_sub_return0__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(3),
      I1 => \^q\(3),
      O => \mod_sub_return0__0_carry_i_1_n_0\
    );
\mod_sub_return0__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(2),
      I1 => \^q\(2),
      O => \mod_sub_return0__0_carry_i_2_n_0\
    );
\mod_sub_return0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(1),
      I1 => \^q\(1),
      O => \mod_sub_return0__0_carry_i_3_n_0\
    );
\mod_sub_return0__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(0),
      I1 => \^q\(0),
      O => \mod_sub_return0__0_carry_i_4_n_0\
    );
mod_sub_return0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mod_sub_return0_carry_n_0,
      CO(2) => mod_sub_return0_carry_n_1,
      CO(1) => mod_sub_return0_carry_n_2,
      CO(0) => mod_sub_return0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \^edge_diff_r_reg[6]_0\(3 downto 0),
      O(3) => mod_sub_return0_carry_n_4,
      O(2) => mod_sub_return0_carry_n_5,
      O(1) => mod_sub_return0_carry_n_6,
      O(0) => mod_sub_return0_carry_n_7,
      S(3) => mod_sub_return0_carry_i_1_n_0,
      S(2) => mod_sub_return0_carry_i_2_n_0,
      S(1) => mod_sub_return0_carry_i_3_n_0,
      S(0) => mod_sub_return0_carry_i_4_n_0
    );
\mod_sub_return0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mod_sub_return0_carry_n_0,
      CO(3 downto 2) => \NLW_mod_sub_return0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mod_sub_return0_carry__0_n_2\,
      CO(0) => \mod_sub_return0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rise_lead_center_offset_r_reg[5]_2\(0),
      DI(0) => \^q\(4),
      O(3) => \NLW_mod_sub_return0_carry__0_O_UNCONNECTED\(3),
      O(2) => \mod_sub_return0_carry__0_n_5\,
      O(1) => \mod_sub_return0_carry__0_n_6\,
      O(0) => \mod_sub_return0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \mod_sub_return0_carry__0_i_2_n_0\,
      S(1) => \mod_sub_return0_carry__0_i_3_n_0\,
      S(0) => \rise_trail_center_offset_r_reg[4]_0\(0)
    );
\mod_sub_return0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^edge_diff_r_reg[6]_0\(5),
      I2 => \^q\(6),
      I3 => \^edge_diff_r_reg[6]_0\(6),
      O => \mod_sub_return0_carry__0_i_2_n_0\
    );
\mod_sub_return0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^edge_diff_r_reg[6]_0\(5),
      I2 => \^q\(4),
      O => \mod_sub_return0_carry__0_i_3_n_0\
    );
mod_sub_return0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(3),
      I1 => \^q\(3),
      O => mod_sub_return0_carry_i_1_n_0
    );
mod_sub_return0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(2),
      I1 => \^q\(2),
      O => mod_sub_return0_carry_i_2_n_0
    );
mod_sub_return0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(1),
      I1 => \^q\(1),
      O => mod_sub_return0_carry_i_3_n_0
    );
mod_sub_return0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(0),
      I1 => \^q\(0),
      O => mod_sub_return0_carry_i_4_n_0
    );
mod_sub_return1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mod_sub_return1_carry_n_0,
      CO(2) => mod_sub_return1_carry_n_1,
      CO(1) => mod_sub_return1_carry_n_2,
      CO(0) => mod_sub_return1_carry_n_3,
      CYINIT => '1',
      DI(3) => mod_sub_return1_carry_i_1_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_mod_sub_return1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \rise_lead_center_offset_r_reg[6]_0\(3 downto 0)
    );
mod_sub_return1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^edge_diff_r_reg[6]_0\(6),
      I1 => \^q\(6),
      O => mod_sub_return1_carry_i_1_n_0
    );
poc_backup_ns0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => poc_backup_ns0_carry_n_0,
      CO(2) => poc_backup_ns0_carry_n_1,
      CO(1) => poc_backup_ns0_carry_n_2,
      CO(0) => poc_backup_ns0_carry_n_3,
      CYINIT => '0',
      DI(3) => poc_backup_ns0_carry_i_1_n_0,
      DI(2) => poc_backup_ns0_carry_i_2_n_0,
      DI(1) => poc_backup_ns0_carry_i_3_n_0,
      DI(0) => poc_backup_ns0_carry_i_4_n_0,
      O(3 downto 0) => NLW_poc_backup_ns0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => poc_backup_ns0_carry_i_5_n_0,
      S(2) => poc_backup_ns0_carry_i_6_n_0,
      S(1) => poc_backup_ns0_carry_i_7_n_0,
      S(0) => poc_backup_ns0_carry_i_8_n_0
    );
\poc_backup_ns0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => poc_backup_ns0_carry_n_0,
      CO(3 downto 1) => \NLW_poc_backup_ns0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => poc_backup_ns0,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \poc_backup_ns0_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_poc_backup_ns0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \poc_backup_ns0_carry__0_i_2_n_0\
    );
\poc_backup_ns0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DF20FF00"
    )
        port map (
      I0 => \diff_r_reg_n_0_[7]\,
      I1 => poc_backup_ns0_carry_i_9_n_0,
      I2 => \diff_r_reg_n_0_[6]\,
      I3 => \diff_r_reg_n_0_[8]\,
      I4 => abs_diff1,
      I5 => prev_r(8),
      O => \poc_backup_ns0_carry__0_i_1_n_0\
    );
\poc_backup_ns0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF0020DF00FF"
    )
        port map (
      I0 => \diff_r_reg_n_0_[7]\,
      I1 => poc_backup_ns0_carry_i_9_n_0,
      I2 => \diff_r_reg_n_0_[6]\,
      I3 => \diff_r_reg_n_0_[8]\,
      I4 => abs_diff1,
      I5 => prev_r(8),
      O => \poc_backup_ns0_carry__0_i_2_n_0\
    );
poc_backup_ns0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0170371373731010"
    )
        port map (
      I0 => prev_r(6),
      I1 => prev_r(7),
      I2 => \diff_r_reg_n_0_[6]\,
      I3 => poc_backup_ns0_carry_i_9_n_0,
      I4 => \diff_r_reg_n_0_[7]\,
      I5 => abs_diff1,
      O => poc_backup_ns0_carry_i_1_n_0
    );
poc_backup_ns0_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0F0F0F0F0F0F0F"
    )
        port map (
      I0 => \diff_r_reg_n_0_[3]\,
      I1 => edge_aligned_r_i_5_n_0,
      I2 => edge_aligned_r_i_4_n_0,
      I3 => \diff_r_reg_n_0_[6]\,
      I4 => \diff_r_reg_n_0_[4]\,
      I5 => \diff_r_reg_n_0_[5]\,
      O => abs_diff1
    );
poc_backup_ns0_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \diff_r_reg_n_0_[2]\,
      I1 => \diff_r_reg_n_0_[1]\,
      I2 => \diff_r_reg_n_0_[0]\,
      I3 => \diff_r_reg_n_0_[3]\,
      O => poc_backup_ns0_carry_i_11_n_0
    );
poc_backup_ns0_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_r_reg_n_0_[1]\,
      I1 => \diff_r_reg_n_0_[0]\,
      O => poc_backup_ns0_carry_i_12_n_0
    );
poc_backup_ns0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7037130173731010"
    )
        port map (
      I0 => prev_r(4),
      I1 => prev_r(5),
      I2 => \diff_r_reg_n_0_[4]\,
      I3 => poc_backup_ns0_carry_i_11_n_0,
      I4 => \diff_r_reg_n_0_[5]\,
      I5 => abs_diff1,
      O => poc_backup_ns0_carry_i_2_n_0
    );
poc_backup_ns0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1301703773731010"
    )
        port map (
      I0 => prev_r(2),
      I1 => prev_r(3),
      I2 => \diff_r_reg_n_0_[2]\,
      I3 => poc_backup_ns0_carry_i_12_n_0,
      I4 => \diff_r_reg_n_0_[3]\,
      I5 => abs_diff1,
      O => poc_backup_ns0_carry_i_3_n_0
    );
poc_backup_ns0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13707310"
    )
        port map (
      I0 => prev_r(0),
      I1 => prev_r(1),
      I2 => \diff_r_reg_n_0_[0]\,
      I3 => \diff_r_reg_n_0_[1]\,
      I4 => abs_diff1,
      O => poc_backup_ns0_carry_i_4_n_0
    );
poc_backup_ns0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0861990061080099"
    )
        port map (
      I0 => prev_r(6),
      I1 => \diff_r_reg_n_0_[6]\,
      I2 => poc_backup_ns0_carry_i_9_n_0,
      I3 => \diff_r_reg_n_0_[7]\,
      I4 => abs_diff1,
      I5 => prev_r(7),
      O => poc_backup_ns0_carry_i_5_n_0
    );
poc_backup_ns0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8610990010860099"
    )
        port map (
      I0 => prev_r(4),
      I1 => \diff_r_reg_n_0_[4]\,
      I2 => poc_backup_ns0_carry_i_11_n_0,
      I3 => \diff_r_reg_n_0_[5]\,
      I4 => abs_diff1,
      I5 => prev_r(5),
      O => poc_backup_ns0_carry_i_6_n_0
    );
poc_backup_ns0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1086990086100099"
    )
        port map (
      I0 => prev_r(2),
      I1 => \diff_r_reg_n_0_[2]\,
      I2 => poc_backup_ns0_carry_i_12_n_0,
      I3 => \diff_r_reg_n_0_[3]\,
      I4 => abs_diff1,
      I5 => prev_r(3),
      O => poc_backup_ns0_carry_i_7_n_0
    );
poc_backup_ns0_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18908109"
    )
        port map (
      I0 => prev_r(0),
      I1 => \diff_r_reg_n_0_[0]\,
      I2 => \diff_r_reg_n_0_[1]\,
      I3 => abs_diff1,
      I4 => prev_r(1),
      O => poc_backup_ns0_carry_i_8_n_0
    );
poc_backup_ns0_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \diff_r_reg_n_0_[4]\,
      I1 => \diff_r_reg_n_0_[2]\,
      I2 => \diff_r_reg_n_0_[1]\,
      I3 => \diff_r_reg_n_0_[0]\,
      I4 => \diff_r_reg_n_0_[3]\,
      I5 => \diff_r_reg_n_0_[5]\,
      O => poc_backup_ns0_carry_i_9_n_0
    );
poc_backup_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => edge_aligned_ns,
      I1 => poc_backup_ns0,
      O => poc_backup_ns
    );
poc_backup_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => poc_backup_ns,
      Q => poc_backup_r_reg_0,
      R => '0'
    );
\prev_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => done_ns,
      D => \diff_r_reg_n_0_[0]\,
      Q => prev_r(0),
      R => '0'
    );
\prev_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => done_ns,
      D => \diff_r_reg_n_0_[1]\,
      Q => prev_r(1),
      R => '0'
    );
\prev_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => done_ns,
      D => \diff_r_reg_n_0_[2]\,
      Q => prev_r(2),
      R => '0'
    );
\prev_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => done_ns,
      D => \diff_r_reg_n_0_[3]\,
      Q => prev_r(3),
      R => '0'
    );
\prev_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => done_ns,
      D => \diff_r_reg_n_0_[4]\,
      Q => prev_r(4),
      R => '0'
    );
\prev_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => done_ns,
      D => \diff_r_reg_n_0_[5]\,
      Q => prev_r(5),
      R => '0'
    );
\prev_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => done_ns,
      D => \diff_r_reg_n_0_[6]\,
      Q => prev_r(6),
      R => '0'
    );
\prev_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => done_ns,
      D => \diff_r_reg_n_0_[7]\,
      Q => prev_r(7),
      R => '0'
    );
\prev_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => done_ns,
      D => \diff_r_reg_n_0_[8]\,
      Q => prev_r(8),
      R => '0'
    );
\rise_lead_center_offset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\rise_lead_center_offset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\rise_lead_center_offset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\rise_lead_center_offset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\rise_lead_center_offset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\rise_lead_center_offset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\rise_lead_center_offset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\rise_trail_center_offset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rise_trail_r_reg[4]\(0),
      Q => \^edge_diff_r_reg[6]_0\(0),
      R => '0'
    );
\rise_trail_center_offset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rise_trail_r_reg[4]\(1),
      Q => \^edge_diff_r_reg[6]_0\(1),
      R => '0'
    );
\rise_trail_center_offset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rise_trail_r_reg[4]\(2),
      Q => \^edge_diff_r_reg[6]_0\(2),
      R => '0'
    );
\rise_trail_center_offset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rise_trail_r_reg[4]\(3),
      Q => \^edge_diff_r_reg[6]_0\(3),
      R => '0'
    );
\rise_trail_center_offset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rise_trail_r_reg[4]\(4),
      Q => \^edge_diff_r_reg[6]_0\(4),
      R => '0'
    );
\rise_trail_center_offset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rise_trail_r_reg[4]\(5),
      Q => \^edge_diff_r_reg[6]_0\(5),
      R => '0'
    );
\rise_trail_center_offset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rise_trail_r_reg[4]\(6),
      Q => \^edge_diff_r_reg[6]_0\(6),
      R => '0'
    );
run_end_r2_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => run_polarity_r_reg_0,
      Q => run_end_r2_reg_srl3_n_0
    );
run_end_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => run_end_r2_reg_srl3_n_0,
      Q => run_end_r3,
      R => '0'
    );
\run_ends_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DCAA"
    )
        port map (
      I0 => \run_ends_r_reg_n_0_[0]\,
      I1 => \run_ends_r_reg_n_0_[1]\,
      I2 => \^run_polarity_held_r\,
      I3 => run_end_r3,
      I4 => reset_run_ends,
      O => \run_ends_r[0]_i_1_n_0\
    );
\run_ends_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EC0000000000"
    )
        port map (
      I0 => \run_ends_r_reg_n_0_[0]\,
      I1 => \run_ends_r_reg_n_0_[1]\,
      I2 => run_end_r3,
      I3 => cq_stable_r_reg,
      I4 => \^run_too_small_r3\,
      I5 => mmcm_edge_detect_rdy_r_reg,
      O => \run_ends_r[1]_i_1_n_0\
    );
\run_ends_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \run_ends_r[0]_i_1_n_0\,
      Q => \run_ends_r_reg_n_0_[0]\,
      R => '0'
    );
\run_ends_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \run_ends_r[1]_i_1_n_0\,
      Q => \run_ends_r_reg_n_0_[1]\,
      R => '0'
    );
run_polarity_held_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => run_polarity_r_reg,
      Q => \^run_polarity_held_r\,
      R => '0'
    );
run_too_small_r2_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => run_too_small_r10,
      Q => run_too_small_r2_reg_srl2_n_0
    );
run_too_small_r2_reg_srl2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \run_ends_r_reg_n_0_[1]\,
      I1 => run_too_small_r_reg,
      I2 => \run_ends_r_reg_n_0_[0]\,
      O => run_too_small_r10
    );
run_too_small_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => run_too_small_r2_reg_srl2_n_0,
      Q => \^run_too_small_r3\,
      R => '0'
    );
\sm_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sm_r_reg[3]_0\,
      I1 => mmcm_edge_detect_rdy_r_reg,
      I2 => \^sm_r_reg[3]\,
      O => SR(0)
    );
\window_center_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center0_return0(0),
      Q => \^diff_r_reg[7]_0\(0),
      R => '0'
    );
\window_center_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center0_return0(1),
      Q => \^diff_r_reg[7]_0\(1),
      R => '0'
    );
\window_center_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center0_return0(2),
      Q => \^diff_r_reg[7]_0\(2),
      R => '0'
    );
\window_center_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center0_return0(3),
      Q => \^diff_r_reg[7]_0\(3),
      R => '0'
    );
\window_center_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center0_return0(4),
      Q => \^diff_r_reg[7]_0\(4),
      R => '0'
    );
\window_center_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center0_return0(5),
      Q => \^diff_r_reg[7]_0\(5),
      R => '0'
    );
\window_center_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center0_return0(6),
      Q => \^diff_r_reg[7]_0\(6),
      R => '0'
    );
\window_center_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => center0_return0(7),
      Q => \^diff_r_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_poc_pd is
  port (
    \samps_hi_r_reg[3]\ : out STD_LOGIC;
    mmcm_ps_clk : in STD_LOGIC;
    tmp_lb_clk : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_sync_r1 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_poc_pd : entity is "mig_7series_v4_0_poc_pd";
end mig_7a_0_mig_7series_v4_0_poc_pd;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_poc_pd is
  signal pos_edge_samp : STD_LOGIC;
  signal q1 : STD_LOGIC;
  signal NLW_u_phase_detector_Q2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of u_phase_detector : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of u_phase_detector : label is "FALSE";
begin
\no_eXes.pos_edge_samp_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q1,
      Q => pos_edge_samp,
      R => '0'
    );
pd_out_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pos_edge_samp,
      Q => \samps_hi_r_reg[3]\,
      R => '0'
    );
u_phase_detector: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => mmcm_ps_clk,
      CE => '1',
      D => tmp_lb_clk(0),
      Q1 => q1,
      Q2 => NLW_u_phase_detector_Q2_UNCONNECTED,
      R => rst_sync_r1,
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_poc_pd_11 is
  port (
    mmcm_ps_clk : in STD_LOGIC;
    rst_sync_r1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_poc_pd_11 : entity is "mig_7series_v4_0_poc_pd";
end mig_7a_0_mig_7series_v4_0_poc_pd_11;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_poc_pd_11 is
  signal q1 : STD_LOGIC;
  signal NLW_u_phase_detector_Q2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of u_phase_detector : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of u_phase_detector : label is "FALSE";
begin
u_phase_detector: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => mmcm_ps_clk,
      CE => '1',
      D => '0',
      Q1 => q1,
      Q2 => NLW_u_phase_detector_Q2_UNCONNECTED,
      R => rst_sync_r1,
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_poc_tap_base is
  port (
    run_polarity_r_reg_0 : out STD_LOGIC;
    run_too_small_r3_reg : out STD_LOGIC;
    run_polarity_held_r_reg : out STD_LOGIC;
    \rise_trail_r_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    run_too_small_r_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \samp_cntr_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rise_trail_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \qcntr_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \samps_hi_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rise_trail_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_trail_r_reg[0]\ : out STD_LOGIC;
    \samp_cntr_r_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \samp_cntr_r_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \samp_cntr_r_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \samps_hi_r_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \samps_hi_r_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \samps_hi_r_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \samps_hi_r_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rise_trail_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_trail_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rise_lead_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    CLK : in STD_LOGIC;
    cq_stable_r_reg : in STD_LOGIC;
    run_polarity_held_r : in STD_LOGIC;
    ktap_at_left_edge_r_reg : in STD_LOGIC;
    poc_sample_pd : in STD_LOGIC;
    ktap_at_right_edge_r_reg : in STD_LOGIC;
    trailing_edge00_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    trailing_edge0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    samp_cntr_ns0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    samps_hi_ns0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    psdone : in STD_LOGIC;
    cq_stable_r_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_poc_tap_base : entity is "mig_7series_v4_0_poc_tap_base";
end mig_7a_0_mig_7series_v4_0_poc_tap_base;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_poc_tap_base is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal load : STD_LOGIC;
  signal \new_polarity__0\ : STD_LOGIC;
  signal \^rise_trail_r_reg[6]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal run_polarity_r_i_1_n_0 : STD_LOGIC;
  signal \^run_polarity_r_reg_0\ : STD_LOGIC;
  signal \run_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \run_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \run_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \run_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \run_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \run_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \run_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \run_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \run_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \run_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \run_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \run_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \run_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \run_r_reg_n_0_[6]\ : STD_LOGIC;
  signal run_too_small_ns : STD_LOGIC;
  signal \^run_too_small_r_reg_0\ : STD_LOGIC;
  signal \samp_cntr_ns0__0\ : STD_LOGIC;
  signal \samp_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \^samp_cntr_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \samp_cntr_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \samp_cntr_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \samp_cntr_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \samp_cntr_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \samp_cntr_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \samp_cntr_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \samp_cntr_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \samp_cntr_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \samp_cntr_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \samp_cntr_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \samp_cntr_r_reg_n_0_[9]\ : STD_LOGIC;
  signal samp_wait_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \samp_wait_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \samp_wait_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \samp_wait_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \samp_wait_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \samp_wait_r[7]_i_5_n_0\ : STD_LOGIC;
  signal samps_hi_ns : STD_LOGIC;
  signal \samps_hi_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \^samps_hi_r_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \samps_hi_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \samps_hi_r_reg_n_0_[9]\ : STD_LOGIC;
  signal samps_lo : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal \samps_lo_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__0_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__0_n_1\ : STD_LOGIC;
  signal \samps_lo_carry__0_n_2\ : STD_LOGIC;
  signal \samps_lo_carry__0_n_3\ : STD_LOGIC;
  signal \samps_lo_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__1_n_2\ : STD_LOGIC;
  signal \samps_lo_carry__1_n_3\ : STD_LOGIC;
  signal samps_lo_carry_i_1_n_0 : STD_LOGIC;
  signal samps_lo_carry_i_2_n_0 : STD_LOGIC;
  signal samps_lo_carry_i_3_n_0 : STD_LOGIC;
  signal samps_lo_carry_i_4_n_0 : STD_LOGIC;
  signal samps_lo_carry_i_5_n_0 : STD_LOGIC;
  signal samps_lo_carry_n_0 : STD_LOGIC;
  signal samps_lo_carry_n_1 : STD_LOGIC;
  signal samps_lo_carry_n_2 : STD_LOGIC;
  signal samps_lo_carry_n_3 : STD_LOGIC;
  signal samps_one_ns : STD_LOGIC;
  signal \samps_one_r0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \samps_one_r0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \samps_one_r0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \samps_one_r0_carry__0_n_2\ : STD_LOGIC;
  signal \samps_one_r0_carry__0_n_3\ : STD_LOGIC;
  signal samps_one_r0_carry_i_1_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_i_2_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_i_3_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_i_4_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_i_5_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_i_6_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_n_1 : STD_LOGIC;
  signal samps_one_r0_carry_n_2 : STD_LOGIC;
  signal samps_one_r0_carry_n_3 : STD_LOGIC;
  signal samps_one_r_reg_n_0 : STD_LOGIC;
  signal samps_zero_ns : STD_LOGIC;
  signal \samps_zero_r0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \samps_zero_r0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \samps_zero_r0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \samps_zero_r0_carry__0_n_2\ : STD_LOGIC;
  signal \samps_zero_r0_carry__0_n_3\ : STD_LOGIC;
  signal samps_zero_r0_carry_i_1_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_i_2_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_i_3_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_i_4_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_i_5_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_i_6_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_n_1 : STD_LOGIC;
  signal samps_zero_r0_carry_n_2 : STD_LOGIC;
  signal samps_zero_r0_carry_n_3 : STD_LOGIC;
  signal samps_zero_r_reg_n_0 : STD_LOGIC;
  signal sm_ns0_carry_i_1_n_0 : STD_LOGIC;
  signal sm_ns0_carry_i_2_n_0 : STD_LOGIC;
  signal sm_ns0_carry_i_3_n_0 : STD_LOGIC;
  signal sm_ns0_carry_i_4_n_0 : STD_LOGIC;
  signal sm_ns0_carry_n_0 : STD_LOGIC;
  signal sm_ns0_carry_n_1 : STD_LOGIC;
  signal sm_ns0_carry_n_2 : STD_LOGIC;
  signal sm_ns0_carry_n_3 : STD_LOGIC;
  signal \sm_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \sm_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \tap_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \tap_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \tap_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \tap_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \tap_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \tap_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \tap_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \tap_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \tap_r[6]_i_3_n_0\ : STD_LOGIC;
  signal NLW_samps_lo_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_samps_lo_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_samps_lo_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_samps_one_r0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_samps_one_r0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_samps_one_r0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_samps_zero_r0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_samps_zero_r0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_samps_zero_r0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sm_ns0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_mmcm.mmcm_i_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rise_trail_r[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rise_trail_r[0]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rise_trail_r[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rise_trail_r[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rise_trail_r[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rise_trail_r[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rise_trail_r[6]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \run_r[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \run_r[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \run_r[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \run_r[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \run_r[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \run_r[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \samp_cntr_r[10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \samp_cntr_r[11]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \samp_cntr_r[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \samp_cntr_r[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \samp_cntr_r[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \samp_cntr_r[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \samp_cntr_r[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \samp_cntr_r[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \samp_cntr_r[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \samp_cntr_r[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \samp_cntr_r[9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \samp_wait_r[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \samp_wait_r[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \samp_wait_r[5]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \samp_wait_r[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \samp_wait_r[7]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \samp_wait_r[7]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \samps_hi_r[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \samps_hi_r[10]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \samps_hi_r[11]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \samps_hi_r[12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \samps_hi_r[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \samps_hi_r[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \samps_hi_r[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \samps_hi_r[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \samps_hi_r[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \samps_hi_r[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \samps_hi_r[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \samps_hi_r[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \samps_hi_r[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sm_r[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sm_r[0]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sm_r[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tap_r[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tap_r[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tap_r[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tap_r[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tap_r[6]_i_3\ : label is "soft_lutpair52";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \rise_trail_r_reg[6]\(1 downto 0) <= \^rise_trail_r_reg[6]\(1 downto 0);
  run_polarity_r_reg_0 <= \^run_polarity_r_reg_0\;
  run_too_small_r_reg_0 <= \^run_too_small_r_reg_0\;
  \samp_cntr_r_reg[0]_0\(0) <= \^samp_cntr_r_reg[0]_0\(0);
  \samps_hi_r_reg[3]_0\(0) <= \^samps_hi_r_reg[3]_0\(0);
\gen_mmcm.mmcm_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cq_stable_r_reg,
      I1 => \sm_r_reg_n_0_[0]\,
      I2 => \sm_r_reg_n_0_[1]\,
      O => \qcntr_r_reg[0]\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \run_r_reg_n_0_[5]\,
      I1 => \^q\(5),
      O => \^rise_trail_r_reg[6]\(1)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \run_r_reg_n_0_[5]\,
      I1 => \^q\(5),
      I2 => \run_r_reg_n_0_[6]\,
      I3 => \^q\(6),
      O => \rise_trail_r_reg[6]_0\(2)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \run_r_reg_n_0_[5]\,
      I1 => \^q\(5),
      I2 => \^rise_trail_r_reg[6]\(0),
      O => \rise_trail_r_reg[6]_0\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rise_trail_r_reg[6]\(0),
      I1 => \^q\(4),
      O => \rise_trail_r_reg[6]_0\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \run_r_reg_n_0_[3]\,
      O => \rise_trail_r_reg[3]\(3)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \run_r_reg_n_0_[2]\,
      O => \rise_trail_r_reg[3]\(2)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \run_r_reg_n_0_[1]\,
      O => \rise_trail_r_reg[3]\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \run_r_reg_n_0_[0]\,
      O => \rise_trail_r_reg[3]\(0)
    );
\rise_lead_r[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ktap_at_right_edge_r_reg,
      I1 => cq_stable_r_reg,
      I2 => \sm_r_reg_n_0_[1]\,
      I3 => \new_polarity__0\,
      I4 => \sm_r_reg_n_0_[0]\,
      I5 => \^run_polarity_r_reg_0\,
      O => \rise_lead_r_reg[6]\(0)
    );
\rise_lead_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200FFFF30000000"
    )
        port map (
      I0 => samps_zero_r_reg_n_0,
      I1 => \sm_r_reg_n_0_[0]\,
      I2 => samps_one_r_reg_n_0,
      I3 => \sm_r_reg_n_0_[1]\,
      I4 => cq_stable_r_reg,
      I5 => \^run_polarity_r_reg_0\,
      O => \new_polarity__0\
    );
\rise_trail_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trailing_edge00_in(0),
      I1 => trailing_edge0(0),
      I2 => CO(0),
      O => D(0)
    );
\rise_trail_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \run_r_reg_n_0_[0]\,
      O => \rise_trail_r_reg[0]\
    );
\rise_trail_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trailing_edge00_in(1),
      I1 => trailing_edge0(1),
      I2 => CO(0),
      O => D(1)
    );
\rise_trail_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trailing_edge00_in(2),
      I1 => trailing_edge0(2),
      I2 => CO(0),
      O => D(2)
    );
\rise_trail_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trailing_edge00_in(3),
      I1 => trailing_edge0(3),
      I2 => CO(0),
      O => D(3)
    );
\rise_trail_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \run_r_reg_n_0_[3]\,
      O => \rise_trail_r_reg[3]_0\(3)
    );
\rise_trail_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \run_r_reg_n_0_[2]\,
      O => \rise_trail_r_reg[3]_0\(2)
    );
\rise_trail_r[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \run_r_reg_n_0_[1]\,
      O => \rise_trail_r_reg[3]_0\(1)
    );
\rise_trail_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \run_r_reg_n_0_[0]\,
      O => \rise_trail_r_reg[3]_0\(0)
    );
\rise_trail_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trailing_edge00_in(4),
      I1 => trailing_edge0(4),
      I2 => CO(0),
      O => D(4)
    );
\rise_trail_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trailing_edge00_in(5),
      I1 => trailing_edge0(5),
      I2 => CO(0),
      O => D(5)
    );
\rise_trail_r[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => ktap_at_left_edge_r_reg,
      I1 => cq_stable_r_reg,
      I2 => \sm_r_reg_n_0_[1]\,
      I3 => \new_polarity__0\,
      I4 => \sm_r_reg_n_0_[0]\,
      I5 => \^run_polarity_r_reg_0\,
      O => E(0)
    );
\rise_trail_r[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trailing_edge00_in(6),
      I1 => trailing_edge0(6),
      I2 => CO(0),
      O => D(6)
    );
\rise_trail_r[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \run_r_reg_n_0_[6]\,
      O => S(2)
    );
\rise_trail_r[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \run_r_reg_n_0_[5]\,
      O => S(1)
    );
\rise_trail_r[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^rise_trail_r_reg[6]\(0),
      O => S(0)
    );
run_end_r2_reg_srl3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C08000004000"
    )
        port map (
      I0 => \^run_polarity_r_reg_0\,
      I1 => cq_stable_r_reg,
      I2 => \sm_r_reg_n_0_[1]\,
      I3 => samps_one_r_reg_n_0,
      I4 => \sm_r_reg_n_0_[0]\,
      I5 => samps_zero_r_reg_n_0,
      O => \^run_too_small_r_reg_0\
    );
run_polarity_held_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^run_polarity_r_reg_0\,
      I1 => cq_stable_r_reg,
      I2 => \sm_r_reg_n_0_[1]\,
      I3 => \new_polarity__0\,
      I4 => \sm_r_reg_n_0_[0]\,
      I5 => run_polarity_held_r,
      O => run_polarity_held_r_reg
    );
run_polarity_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA220080AAAA0080"
    )
        port map (
      I0 => cq_stable_r_reg,
      I1 => \sm_r_reg_n_0_[1]\,
      I2 => samps_one_r_reg_n_0,
      I3 => \sm_r_reg_n_0_[0]\,
      I4 => \^run_polarity_r_reg_0\,
      I5 => samps_zero_r_reg_n_0,
      O => run_polarity_r_i_1_n_0
    );
run_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => run_polarity_r_i_1_n_0,
      Q => \^run_polarity_r_reg_0\,
      R => '0'
    );
\run_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \run_r_reg_n_0_[0]\,
      I1 => \new_polarity__0\,
      O => \run_r[0]_i_1_n_0\
    );
\run_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \run_r_reg_n_0_[1]\,
      I1 => \run_r_reg_n_0_[0]\,
      I2 => \new_polarity__0\,
      O => \run_r[1]_i_1_n_0\
    );
\run_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \run_r_reg_n_0_[2]\,
      I1 => \run_r_reg_n_0_[1]\,
      I2 => \run_r_reg_n_0_[0]\,
      I3 => \new_polarity__0\,
      O => \run_r[2]_i_1_n_0\
    );
\run_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \run_r_reg_n_0_[3]\,
      I1 => \run_r_reg_n_0_[2]\,
      I2 => \run_r_reg_n_0_[0]\,
      I3 => \run_r_reg_n_0_[1]\,
      I4 => \new_polarity__0\,
      O => \run_r[3]_i_1_n_0\
    );
\run_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \^rise_trail_r_reg[6]\(0),
      I1 => \run_r_reg_n_0_[3]\,
      I2 => \run_r_reg_n_0_[1]\,
      I3 => \run_r_reg_n_0_[0]\,
      I4 => \run_r_reg_n_0_[2]\,
      I5 => \new_polarity__0\,
      O => \run_r[4]_i_1_n_0\
    );
\run_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \run_r_reg_n_0_[5]\,
      I1 => \run_r[6]_i_2_n_0\,
      I2 => \new_polarity__0\,
      O => \run_r[5]_i_1_n_0\
    );
\run_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \run_r_reg_n_0_[6]\,
      I1 => \run_r_reg_n_0_[5]\,
      I2 => \run_r[6]_i_2_n_0\,
      I3 => \new_polarity__0\,
      O => \run_r[6]_i_1_n_0\
    );
\run_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^rise_trail_r_reg[6]\(0),
      I1 => \run_r_reg_n_0_[2]\,
      I2 => \run_r_reg_n_0_[0]\,
      I3 => \run_r_reg_n_0_[1]\,
      I4 => \run_r_reg_n_0_[3]\,
      O => \run_r[6]_i_2_n_0\
    );
\run_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \run_r[0]_i_1_n_0\,
      Q => \run_r_reg_n_0_[0]\,
      R => cq_stable_r_reg_0
    );
\run_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \run_r[1]_i_1_n_0\,
      Q => \run_r_reg_n_0_[1]\,
      R => cq_stable_r_reg_0
    );
\run_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \run_r[2]_i_1_n_0\,
      Q => \run_r_reg_n_0_[2]\,
      R => cq_stable_r_reg_0
    );
\run_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \run_r[3]_i_1_n_0\,
      Q => \run_r_reg_n_0_[3]\,
      R => cq_stable_r_reg_0
    );
\run_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \run_r[4]_i_1_n_0\,
      Q => \^rise_trail_r_reg[6]\(0),
      R => cq_stable_r_reg_0
    );
\run_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \run_r[5]_i_1_n_0\,
      Q => \run_r_reg_n_0_[5]\,
      R => cq_stable_r_reg_0
    );
\run_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \run_r[6]_i_1_n_0\,
      Q => \run_r_reg_n_0_[6]\,
      R => cq_stable_r_reg_0
    );
run_too_small_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101010101010"
    )
        port map (
      I0 => \run_r_reg_n_0_[6]\,
      I1 => \run_r_reg_n_0_[5]\,
      I2 => \^run_too_small_r_reg_0\,
      I3 => \run_r_reg_n_0_[3]\,
      I4 => \run_r_reg_n_0_[2]\,
      I5 => \^rise_trail_r_reg[6]\(0),
      O => run_too_small_ns
    );
run_too_small_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => run_too_small_ns,
      Q => run_too_small_r3_reg,
      R => '0'
    );
\samp_cntr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^samp_cntr_r_reg[0]_0\(0),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[0]_i_1_n_0\
    );
\samp_cntr_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(9),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[10]_i_1_n_0\
    );
\samp_cntr_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \sm_r_reg_n_0_[0]\,
      I1 => \samp_cntr_ns0__0\,
      I2 => \sm_r_reg_n_0_[1]\,
      O => samps_hi_ns
    );
\samp_cntr_r[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(10),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[11]_i_2_n_0\
    );
\samp_cntr_r[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[11]\,
      O => \samp_cntr_r_reg[11]_0\(2)
    );
\samp_cntr_r[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[10]\,
      O => \samp_cntr_r_reg[11]_0\(1)
    );
\samp_cntr_r[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[9]\,
      O => \samp_cntr_r_reg[11]_0\(0)
    );
\samp_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(0),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[1]_i_1_n_0\
    );
\samp_cntr_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(1),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[2]_i_1_n_0\
    );
\samp_cntr_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(2),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[3]_i_1_n_0\
    );
\samp_cntr_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(3),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[4]_i_1_n_0\
    );
\samp_cntr_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[4]\,
      O => \samp_cntr_r_reg[4]_0\(3)
    );
\samp_cntr_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[3]\,
      O => \samp_cntr_r_reg[4]_0\(2)
    );
\samp_cntr_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[2]\,
      O => \samp_cntr_r_reg[4]_0\(1)
    );
\samp_cntr_r[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[1]\,
      O => \samp_cntr_r_reg[4]_0\(0)
    );
\samp_cntr_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(4),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[5]_i_1_n_0\
    );
\samp_cntr_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(5),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[6]_i_1_n_0\
    );
\samp_cntr_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(6),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[7]_i_1_n_0\
    );
\samp_cntr_r[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(7),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[8]_i_1_n_0\
    );
\samp_cntr_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[8]\,
      O => \samp_cntr_r_reg[8]_0\(3)
    );
\samp_cntr_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[7]\,
      O => \samp_cntr_r_reg[8]_0\(2)
    );
\samp_cntr_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[6]\,
      O => \samp_cntr_r_reg[8]_0\(1)
    );
\samp_cntr_r[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[5]\,
      O => \samp_cntr_r_reg[8]_0\(0)
    );
\samp_cntr_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samp_cntr_ns0(8),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[9]_i_1_n_0\
    );
\samp_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[0]_i_1_n_0\,
      Q => \^samp_cntr_r_reg[0]_0\(0),
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[10]_i_1_n_0\,
      Q => \samp_cntr_r_reg_n_0_[10]\,
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[11]_i_2_n_0\,
      Q => \samp_cntr_r_reg_n_0_[11]\,
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[1]_i_1_n_0\,
      Q => \samp_cntr_r_reg_n_0_[1]\,
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[2]_i_1_n_0\,
      Q => \samp_cntr_r_reg_n_0_[2]\,
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[3]_i_1_n_0\,
      Q => \samp_cntr_r_reg_n_0_[3]\,
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[4]_i_1_n_0\,
      Q => \samp_cntr_r_reg_n_0_[4]\,
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[5]_i_1_n_0\,
      Q => \samp_cntr_r_reg_n_0_[5]\,
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[6]_i_1_n_0\,
      Q => \samp_cntr_r_reg_n_0_[6]\,
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[7]_i_1_n_0\,
      Q => \samp_cntr_r_reg_n_0_[7]\,
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[8]_i_1_n_0\,
      Q => \samp_cntr_r_reg_n_0_[8]\,
      R => cq_stable_r_reg_0
    );
\samp_cntr_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samp_cntr_r[9]_i_1_n_0\,
      Q => \samp_cntr_r_reg_n_0_[9]\,
      R => cq_stable_r_reg_0
    );
\samp_wait_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \sm_r_reg_n_0_[1]\,
      I1 => \sm_r_reg_n_0_[0]\,
      I2 => samp_wait_r(0),
      O => \samp_wait_r[0]_i_1_n_0\
    );
\samp_wait_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F88F"
    )
        port map (
      I0 => \sm_r_reg_n_0_[1]\,
      I1 => \sm_r_reg_n_0_[0]\,
      I2 => samp_wait_r(1),
      I3 => samp_wait_r(0),
      O => \samp_wait_r[1]_i_1_n_0\
    );
\samp_wait_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8F88F"
    )
        port map (
      I0 => \sm_r_reg_n_0_[1]\,
      I1 => \sm_r_reg_n_0_[0]\,
      I2 => samp_wait_r(2),
      I3 => samp_wait_r(0),
      I4 => samp_wait_r(1),
      O => \samp_wait_r[2]_i_1_n_0\
    );
\samp_wait_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F88F"
    )
        port map (
      I0 => \sm_r_reg_n_0_[1]\,
      I1 => \sm_r_reg_n_0_[0]\,
      I2 => samp_wait_r(3),
      I3 => samp_wait_r(2),
      I4 => samp_wait_r(1),
      I5 => samp_wait_r(0),
      O => \samp_wait_r[3]_i_1_n_0\
    );
\samp_wait_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEB"
    )
        port map (
      I0 => \samp_wait_r[7]_i_4_n_0\,
      I1 => samp_wait_r(4),
      I2 => samp_wait_r(0),
      I3 => samp_wait_r(1),
      I4 => samp_wait_r(2),
      I5 => samp_wait_r(3),
      O => \samp_wait_r[4]_i_1_n_0\
    );
\samp_wait_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEBEEEE"
    )
        port map (
      I0 => \samp_wait_r[7]_i_4_n_0\,
      I1 => samp_wait_r(5),
      I2 => samp_wait_r(3),
      I3 => samp_wait_r(2),
      I4 => \samp_wait_r[5]_i_2_n_0\,
      I5 => samp_wait_r(4),
      O => \samp_wait_r[5]_i_1_n_0\
    );
\samp_wait_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => samp_wait_r(0),
      I1 => samp_wait_r(1),
      O => \samp_wait_r[5]_i_2_n_0\
    );
\samp_wait_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F88F"
    )
        port map (
      I0 => \sm_r_reg_n_0_[1]\,
      I1 => \sm_r_reg_n_0_[0]\,
      I2 => samp_wait_r(6),
      I3 => \samp_wait_r[7]_i_5_n_0\,
      O => \samp_wait_r[6]_i_1_n_0\
    );
\samp_wait_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \samp_wait_r[7]_i_3_n_0\,
      I1 => samp_wait_r(2),
      I2 => samp_wait_r(3),
      I3 => samp_wait_r(0),
      I4 => samp_wait_r(1),
      I5 => \samp_wait_r[7]_i_4_n_0\,
      O => \samp_wait_r[7]_i_1_n_0\
    );
\samp_wait_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8F88F"
    )
        port map (
      I0 => \sm_r_reg_n_0_[1]\,
      I1 => \sm_r_reg_n_0_[0]\,
      I2 => samp_wait_r(7),
      I3 => \samp_wait_r[7]_i_5_n_0\,
      I4 => samp_wait_r(6),
      O => \samp_wait_r[7]_i_2_n_0\
    );
\samp_wait_r[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_wait_r(6),
      I1 => samp_wait_r(7),
      I2 => samp_wait_r(5),
      I3 => samp_wait_r(4),
      O => \samp_wait_r[7]_i_3_n_0\
    );
\samp_wait_r[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sm_r_reg_n_0_[0]\,
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samp_wait_r[7]_i_4_n_0\
    );
\samp_wait_r[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => samp_wait_r(4),
      I1 => samp_wait_r(0),
      I2 => samp_wait_r(1),
      I3 => samp_wait_r(2),
      I4 => samp_wait_r(3),
      I5 => samp_wait_r(5),
      O => \samp_wait_r[7]_i_5_n_0\
    );
\samp_wait_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \samp_wait_r[0]_i_1_n_0\,
      Q => samp_wait_r(0),
      R => cq_stable_r_reg_0
    );
\samp_wait_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \samp_wait_r[1]_i_1_n_0\,
      Q => samp_wait_r(1),
      R => cq_stable_r_reg_0
    );
\samp_wait_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \samp_wait_r[2]_i_1_n_0\,
      Q => samp_wait_r(2),
      R => cq_stable_r_reg_0
    );
\samp_wait_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \samp_wait_r[3]_i_1_n_0\,
      Q => samp_wait_r(3),
      R => cq_stable_r_reg_0
    );
\samp_wait_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \samp_wait_r[4]_i_1_n_0\,
      Q => samp_wait_r(4),
      R => cq_stable_r_reg_0
    );
\samp_wait_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \samp_wait_r[5]_i_1_n_0\,
      Q => samp_wait_r(5),
      R => cq_stable_r_reg_0
    );
\samp_wait_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \samp_wait_r[6]_i_1_n_0\,
      Q => samp_wait_r(6),
      R => cq_stable_r_reg_0
    );
\samp_wait_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \samp_wait_r[7]_i_2_n_0\,
      Q => samp_wait_r(7),
      R => cq_stable_r_reg_0
    );
\samps_hi_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(0),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[0]_i_1_n_0\
    );
\samps_hi_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(10),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[10]_i_1_n_0\
    );
\samps_hi_r[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(11),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[11]_i_1_n_0\
    );
\samps_hi_r[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[11]\,
      O => \samps_hi_r_reg[11]_0\(3)
    );
\samps_hi_r[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[10]\,
      O => \samps_hi_r_reg[11]_0\(2)
    );
\samps_hi_r[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[9]\,
      O => \samps_hi_r_reg[11]_0\(1)
    );
\samps_hi_r[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[8]\,
      O => \samps_hi_r_reg[11]_0\(0)
    );
\samps_hi_r[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(12),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[12]_i_1_n_0\
    );
\samps_hi_r[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[12]\,
      O => \samps_hi_r_reg[12]_0\(0)
    );
\samps_hi_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(1),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[1]_i_1_n_0\
    );
\samps_hi_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(2),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[2]_i_1_n_0\
    );
\samps_hi_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(3),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[3]_i_1_n_0\
    );
\samps_hi_r[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[3]\,
      O => \samps_hi_r_reg[3]_1\(2)
    );
\samps_hi_r[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[2]\,
      O => \samps_hi_r_reg[3]_1\(1)
    );
\samps_hi_r[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[1]\,
      O => \samps_hi_r_reg[3]_1\(0)
    );
\samps_hi_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(4),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[4]_i_1_n_0\
    );
\samps_hi_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(5),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[5]_i_1_n_0\
    );
\samps_hi_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(6),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[6]_i_1_n_0\
    );
\samps_hi_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(7),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[7]_i_1_n_0\
    );
\samps_hi_r[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[7]\,
      O => \samps_hi_r_reg[7]_0\(3)
    );
\samps_hi_r[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[6]\,
      O => \samps_hi_r_reg[7]_0\(2)
    );
\samps_hi_r[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[5]\,
      O => \samps_hi_r_reg[7]_0\(1)
    );
\samps_hi_r[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[4]\,
      O => \samps_hi_r_reg[7]_0\(0)
    );
\samps_hi_r[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(8),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[8]_i_1_n_0\
    );
\samps_hi_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_hi_ns0(9),
      I1 => \sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[9]_i_1_n_0\
    );
\samps_hi_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[0]_i_1_n_0\,
      Q => \^samps_hi_r_reg[3]_0\(0),
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[10]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[10]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[11]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[11]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[12]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[12]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[1]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[1]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[2]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[2]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[3]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[3]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[4]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[4]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[5]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[5]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[6]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[6]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[7]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[7]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[8]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[8]\,
      R => cq_stable_r_reg_0
    );
\samps_hi_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samps_hi_ns,
      D => \samps_hi_r[9]_i_1_n_0\,
      Q => \samps_hi_r_reg_n_0_[9]\,
      R => cq_stable_r_reg_0
    );
samps_lo_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => samps_lo_carry_n_0,
      CO(2) => samps_lo_carry_n_1,
      CO(1) => samps_lo_carry_n_2,
      CO(0) => samps_lo_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => samps_lo_carry_i_1_n_0,
      O(3 downto 1) => samps_lo(5 downto 3),
      O(0) => NLW_samps_lo_carry_O_UNCONNECTED(0),
      S(3) => samps_lo_carry_i_2_n_0,
      S(2) => samps_lo_carry_i_3_n_0,
      S(1) => samps_lo_carry_i_4_n_0,
      S(0) => samps_lo_carry_i_5_n_0
    );
\samps_lo_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => samps_lo_carry_n_0,
      CO(3) => \samps_lo_carry__0_n_0\,
      CO(2) => \samps_lo_carry__0_n_1\,
      CO(1) => \samps_lo_carry__0_n_2\,
      CO(0) => \samps_lo_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => samps_lo(9 downto 6),
      S(3) => \samps_lo_carry__0_i_1_n_0\,
      S(2) => \samps_lo_carry__0_i_2_n_0\,
      S(1) => \samps_lo_carry__0_i_3_n_0\,
      S(0) => \samps_lo_carry__0_i_4_n_0\
    );
\samps_lo_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[9]\,
      O => \samps_lo_carry__0_i_1_n_0\
    );
\samps_lo_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[8]\,
      O => \samps_lo_carry__0_i_2_n_0\
    );
\samps_lo_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[7]\,
      O => \samps_lo_carry__0_i_3_n_0\
    );
\samps_lo_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[6]\,
      O => \samps_lo_carry__0_i_4_n_0\
    );
\samps_lo_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \samps_lo_carry__0_n_0\,
      CO(3 downto 2) => \NLW_samps_lo_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \samps_lo_carry__1_n_2\,
      CO(0) => \samps_lo_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_samps_lo_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => samps_lo(12 downto 10),
      S(3) => '0',
      S(2) => \samps_lo_carry__1_i_1_n_0\,
      S(1) => \samps_lo_carry__1_i_2_n_0\,
      S(0) => \samps_lo_carry__1_i_3_n_0\
    );
\samps_lo_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[11]\,
      I1 => \samps_hi_r_reg_n_0_[12]\,
      O => \samps_lo_carry__1_i_1_n_0\
    );
\samps_lo_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[11]\,
      O => \samps_lo_carry__1_i_2_n_0\
    );
\samps_lo_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[10]\,
      O => \samps_lo_carry__1_i_3_n_0\
    );
samps_lo_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[1]\,
      O => samps_lo_carry_i_1_n_0
    );
samps_lo_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[5]\,
      O => samps_lo_carry_i_2_n_0
    );
samps_lo_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[4]\,
      O => samps_lo_carry_i_3_n_0
    );
samps_lo_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[3]\,
      O => samps_lo_carry_i_4_n_0
    );
samps_lo_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[1]\,
      I1 => \samps_hi_r_reg_n_0_[2]\,
      O => samps_lo_carry_i_5_n_0
    );
samps_one_r0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => samps_one_r0_carry_n_0,
      CO(2) => samps_one_r0_carry_n_1,
      CO(1) => samps_one_r0_carry_n_2,
      CO(0) => samps_one_r0_carry_n_3,
      CYINIT => '1',
      DI(3) => samps_one_r0_carry_i_1_n_0,
      DI(2) => \samps_hi_r_reg_n_0_[5]\,
      DI(1) => samps_one_r0_carry_i_2_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_samps_one_r0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => samps_one_r0_carry_i_3_n_0,
      S(2) => samps_one_r0_carry_i_4_n_0,
      S(1) => samps_one_r0_carry_i_5_n_0,
      S(0) => samps_one_r0_carry_i_6_n_0
    );
\samps_one_r0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => samps_one_r0_carry_n_0,
      CO(3) => \NLW_samps_one_r0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => samps_one_ns,
      CO(1) => \samps_one_r0_carry__0_n_2\,
      CO(0) => \samps_one_r0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \samps_hi_r_reg_n_0_[12]\,
      DI(1) => \samps_hi_r_reg_n_0_[11]\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_samps_one_r0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \samps_one_r0_carry__0_i_1_n_0\,
      S(1) => \samps_one_r0_carry__0_i_2_n_0\,
      S(0) => \samps_one_r0_carry__0_i_3_n_0\
    );
\samps_one_r0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[12]\,
      O => \samps_one_r0_carry__0_i_1_n_0\
    );
\samps_one_r0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[10]\,
      I1 => \samps_hi_r_reg_n_0_[11]\,
      O => \samps_one_r0_carry__0_i_2_n_0\
    );
\samps_one_r0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[8]\,
      I1 => \samps_hi_r_reg_n_0_[9]\,
      O => \samps_one_r0_carry__0_i_3_n_0\
    );
samps_one_r0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[6]\,
      I1 => \samps_hi_r_reg_n_0_[7]\,
      O => samps_one_r0_carry_i_1_n_0
    );
samps_one_r0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[2]\,
      I1 => \samps_hi_r_reg_n_0_[3]\,
      O => samps_one_r0_carry_i_2_n_0
    );
samps_one_r0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[7]\,
      I1 => \samps_hi_r_reg_n_0_[6]\,
      O => samps_one_r0_carry_i_3_n_0
    );
samps_one_r0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[4]\,
      I1 => \samps_hi_r_reg_n_0_[5]\,
      O => samps_one_r0_carry_i_4_n_0
    );
samps_one_r0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[3]\,
      I1 => \samps_hi_r_reg_n_0_[2]\,
      O => samps_one_r0_carry_i_5_n_0
    );
samps_one_r0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^samps_hi_r_reg[3]_0\(0),
      I1 => \samps_hi_r_reg_n_0_[1]\,
      O => samps_one_r0_carry_i_6_n_0
    );
samps_one_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => samps_one_ns,
      Q => samps_one_r_reg_n_0,
      R => '0'
    );
samps_zero_r0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => samps_zero_r0_carry_n_0,
      CO(2) => samps_zero_r0_carry_n_1,
      CO(1) => samps_zero_r0_carry_n_2,
      CO(0) => samps_zero_r0_carry_n_3,
      CYINIT => '1',
      DI(3) => samps_zero_r0_carry_i_1_n_0,
      DI(2) => samps_lo(5),
      DI(1) => samps_zero_r0_carry_i_2_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_samps_zero_r0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => samps_zero_r0_carry_i_3_n_0,
      S(2) => samps_zero_r0_carry_i_4_n_0,
      S(1) => samps_zero_r0_carry_i_5_n_0,
      S(0) => samps_zero_r0_carry_i_6_n_0
    );
\samps_zero_r0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => samps_zero_r0_carry_n_0,
      CO(3) => \NLW_samps_zero_r0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => samps_zero_ns,
      CO(1) => \samps_zero_r0_carry__0_n_2\,
      CO(0) => \samps_zero_r0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => samps_lo(12 downto 11),
      DI(0) => '0',
      O(3 downto 0) => \NLW_samps_zero_r0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \samps_zero_r0_carry__0_i_1_n_0\,
      S(1) => \samps_zero_r0_carry__0_i_2_n_0\,
      S(0) => \samps_zero_r0_carry__0_i_3_n_0\
    );
\samps_zero_r0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => samps_lo(12),
      O => \samps_zero_r0_carry__0_i_1_n_0\
    );
\samps_zero_r0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_lo(10),
      I1 => samps_lo(11),
      O => \samps_zero_r0_carry__0_i_2_n_0\
    );
\samps_zero_r0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => samps_lo(8),
      I1 => samps_lo(9),
      O => \samps_zero_r0_carry__0_i_3_n_0\
    );
samps_zero_r0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => samps_lo(6),
      I1 => samps_lo(7),
      O => samps_zero_r0_carry_i_1_n_0
    );
samps_zero_r0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[2]\,
      I1 => \samps_hi_r_reg_n_0_[1]\,
      I2 => samps_lo(3),
      O => samps_zero_r0_carry_i_2_n_0
    );
samps_zero_r0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_lo(7),
      I1 => samps_lo(6),
      O => samps_zero_r0_carry_i_3_n_0
    );
samps_zero_r0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => samps_lo(4),
      I1 => samps_lo(5),
      O => samps_zero_r0_carry_i_4_n_0
    );
samps_zero_r0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => samps_lo(3),
      I1 => \samps_hi_r_reg_n_0_[2]\,
      I2 => \samps_hi_r_reg_n_0_[1]\,
      O => samps_zero_r0_carry_i_5_n_0
    );
samps_zero_r0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \samps_hi_r_reg_n_0_[1]\,
      I1 => \^samps_hi_r_reg[3]_0\(0),
      O => samps_zero_r0_carry_i_6_n_0
    );
samps_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => samps_zero_ns,
      Q => samps_zero_r_reg_n_0,
      R => '0'
    );
sm_ns0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sm_ns0_carry_n_0,
      CO(2) => sm_ns0_carry_n_1,
      CO(1) => sm_ns0_carry_n_2,
      CO(0) => sm_ns0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sm_ns0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sm_ns0_carry_i_1_n_0,
      S(2) => sm_ns0_carry_i_2_n_0,
      S(1) => sm_ns0_carry_i_3_n_0,
      S(0) => sm_ns0_carry_i_4_n_0
    );
sm_ns0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[10]\,
      I1 => \samp_cntr_r_reg_n_0_[11]\,
      I2 => \samp_cntr_r_reg_n_0_[9]\,
      O => sm_ns0_carry_i_1_n_0
    );
sm_ns0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[8]\,
      I1 => \samp_cntr_r_reg_n_0_[7]\,
      I2 => \samp_cntr_r_reg_n_0_[6]\,
      O => sm_ns0_carry_i_2_n_0
    );
sm_ns0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[5]\,
      I1 => \samp_cntr_r_reg_n_0_[4]\,
      I2 => \samp_cntr_r_reg_n_0_[3]\,
      O => sm_ns0_carry_i_3_n_0
    );
sm_ns0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \samp_cntr_r_reg_n_0_[2]\,
      I1 => \samp_cntr_r_reg_n_0_[1]\,
      I2 => \^samp_cntr_r_reg[0]_0\(0),
      O => sm_ns0_carry_i_4_n_0
    );
\sm_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
        port map (
      I0 => psdone,
      I1 => \sm_r_reg_n_0_[1]\,
      I2 => \samp_cntr_ns0__0\,
      I3 => sm_ns0_carry_n_0,
      I4 => \sm_r_reg_n_0_[0]\,
      O => \sm_r[0]_i_1_n_0\
    );
\sm_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \sm_r[0]_i_3_n_0\,
      I1 => samp_wait_r(6),
      I2 => samp_wait_r(7),
      I3 => samp_wait_r(5),
      I4 => samp_wait_r(4),
      I5 => poc_sample_pd,
      O => \samp_cntr_ns0__0\
    );
\sm_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => samp_wait_r(1),
      I1 => samp_wait_r(0),
      I2 => samp_wait_r(3),
      I3 => samp_wait_r(2),
      O => \sm_r[0]_i_3_n_0\
    );
\sm_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6E"
    )
        port map (
      I0 => \sm_r_reg_n_0_[0]\,
      I1 => \sm_r_reg_n_0_[1]\,
      I2 => psdone,
      O => \sm_r[1]_i_1_n_0\
    );
\sm_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \sm_r[0]_i_1_n_0\,
      Q => \sm_r_reg_n_0_[0]\,
      R => cq_stable_r_reg_0
    );
\sm_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \sm_r[1]_i_1_n_0\,
      Q => \sm_r_reg_n_0_[1]\,
      R => cq_stable_r_reg_0
    );
\tap_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => load,
      O => \tap_r[0]_i_1_n_0\
    );
\tap_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => load,
      O => \tap_r[1]_i_1_n_0\
    );
\tap_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => load,
      O => \tap_r[2]_i_1_n_0\
    );
\tap_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => load,
      O => \tap_r[3]_i_1_n_0\
    );
\tap_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => load,
      O => \tap_r[4]_i_1_n_0\
    );
\tap_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40000000000000"
    )
        port map (
      I0 => \tap_r[6]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => load
    );
\tap_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C4C4C344C4C4C"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \tap_r[6]_i_3_n_0\,
      O => \tap_r[5]_i_1_n_0\
    );
\tap_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sm_r_reg_n_0_[1]\,
      I1 => \sm_r_reg_n_0_[0]\,
      O => \tap_r[6]_i_1_n_0\
    );
\tap_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A622A2A2A"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \tap_r[6]_i_3_n_0\,
      O => \tap_r[6]_i_2_n_0\
    );
\tap_r[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \tap_r[6]_i_3_n_0\
    );
\tap_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \tap_r[0]_i_1_n_0\,
      Q => \^q\(0),
      R => cq_stable_r_reg_0
    );
\tap_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \tap_r[1]_i_1_n_0\,
      Q => \^q\(1),
      R => cq_stable_r_reg_0
    );
\tap_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \tap_r[2]_i_1_n_0\,
      Q => \^q\(2),
      R => cq_stable_r_reg_0
    );
\tap_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \tap_r[3]_i_1_n_0\,
      Q => \^q\(3),
      R => cq_stable_r_reg_0
    );
\tap_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \tap_r[4]_i_1_n_0\,
      Q => \^q\(4),
      R => cq_stable_r_reg_0
    );
\tap_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \tap_r[5]_i_1_n_0\,
      Q => \^q\(5),
      R => cq_stable_r_reg_0
    );
\tap_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tap_r[6]_i_1_n_0\,
      D => \tap_r[6]_i_2_n_0\,
      Q => \^q\(6),
      R => cq_stable_r_reg_0
    );
trailing_edge1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \run_r_reg_n_0_[6]\,
      I1 => \^q\(6),
      O => DI(3)
    );
trailing_edge1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^rise_trail_r_reg[6]\(0),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \run_r_reg_n_0_[5]\,
      O => DI(2)
    );
trailing_edge1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \run_r_reg_n_0_[2]\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \run_r_reg_n_0_[3]\,
      O => DI(1)
    );
trailing_edge1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \run_r_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \run_r_reg_n_0_[1]\,
      O => DI(0)
    );
trailing_edge1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \run_r_reg_n_0_[6]\,
      O => \rise_trail_r_reg[0]_0\(3)
    );
trailing_edge1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rise_trail_r_reg[6]\(0),
      I1 => \^q\(4),
      I2 => \run_r_reg_n_0_[5]\,
      I3 => \^q\(5),
      O => \rise_trail_r_reg[0]_0\(2)
    );
trailing_edge1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \run_r_reg_n_0_[2]\,
      I1 => \^q\(2),
      I2 => \run_r_reg_n_0_[3]\,
      I3 => \^q\(3),
      O => \rise_trail_r_reg[0]_0\(1)
    );
trailing_edge1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \run_r_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \run_r_reg_n_0_[1]\,
      I3 => \^q\(1),
      O => \rise_trail_r_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_phy_byte_lane_map is
  port (
    qdriip_w_n : out STD_LOGIC;
    qdriip_r_n : out STD_LOGIC;
    qdriip_dll_off_n : out STD_LOGIC;
    qdriip_sa : out STD_LOGIC_VECTOR ( 18 downto 0 );
    qdriip_bw_n : out STD_LOGIC_VECTOR ( 3 downto 0 );
    qdriip_d : out STD_LOGIC_VECTOR ( 35 downto 0 );
    I : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O : in STD_LOGIC_VECTOR ( 60 downto 0 );
    iob_dll_off_n : in STD_LOGIC;
    qdriip_q : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_phy_byte_lane_map : entity is "mig_7series_v4_0_qdr_phy_byte_lane_map";
end mig_7a_0_mig_7series_v4_0_qdr_phy_byte_lane_map;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_phy_byte_lane_map is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_bw_obuf[0].u_bw_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \gen_bw_obuf[0].u_bw_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bw_obuf[1].u_bw_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bw_obuf[1].u_bw_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bw_obuf[2].u_bw_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bw_obuf[2].u_bw_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bw_obuf[3].u_bw_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bw_obuf[3].u_bw_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[0].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[0].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[0].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[0].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[0].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[0].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[10].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[10].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[10].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[10].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[10].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[10].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[11].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[11].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[11].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[11].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[11].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[11].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[12].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[12].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[12].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[12].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[12].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[12].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[13].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[13].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[13].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[13].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[13].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[13].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[14].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[14].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[14].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[14].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[14].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[14].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[15].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[15].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[15].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[15].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[15].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[15].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[16].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[16].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[16].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[16].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[16].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[16].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[17].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[17].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[17].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[17].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[17].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[17].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[18].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[18].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[18].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[18].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[18].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[18].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[19].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[19].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[19].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[19].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[19].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[19].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[1].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[1].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[1].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[1].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[1].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[1].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[20].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[20].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[20].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[20].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[20].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[20].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[21].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[21].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[21].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[21].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[21].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[21].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[22].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[22].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[22].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[22].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[22].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[22].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[23].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[23].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[23].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[23].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[23].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[23].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[24].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[24].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[24].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[24].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[24].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[24].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[25].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[25].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[25].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[25].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[25].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[25].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[26].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[26].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[26].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[26].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[26].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[26].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[27].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[27].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[27].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[27].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[27].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[27].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[28].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[28].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[28].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[28].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[28].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[28].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[29].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[29].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[29].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[29].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[29].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[29].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[2].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[2].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[2].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[2].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[2].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[2].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[30].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[30].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[30].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[30].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[30].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[30].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[31].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[31].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[31].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[31].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[31].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[31].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[32].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[32].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[32].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[32].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[32].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[32].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[33].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[33].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[33].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[33].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[33].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[33].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[34].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[34].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[34].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[34].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[34].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[34].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[35].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[35].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[35].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[35].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[35].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[35].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[3].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[3].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[3].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[3].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[3].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[3].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[4].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[4].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[4].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[4].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[4].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[4].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[5].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[5].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[5].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[5].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[5].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[5].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[6].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[6].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[6].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[6].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[6].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[6].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[7].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[7].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[7].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[7].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[7].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[7].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[8].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[8].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[8].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[8].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[8].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[8].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[9].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[9].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_d_q_buf.loop_d_q[9].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_d_q_buf.loop_d_q[9].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_d_q_buf.loop_d_q[9].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_d_q_buf.loop_d_q[9].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \gen_sa_obuf[0].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[0].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[10].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[10].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[11].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[11].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[12].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[12].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[13].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[13].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[14].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[14].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[15].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[15].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[16].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[16].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[17].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[17].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[18].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[18].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[1].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[1].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[2].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[2].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[3].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[3].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[4].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[4].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[5].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[5].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[6].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[6].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[7].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[7].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[8].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[8].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_sa_obuf[9].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_sa_obuf[9].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of u_dll_off_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_dll_off_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_r_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_r_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_w_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_w_n_obuf : label is "DONT_CARE";
begin
\gen_bw_obuf[0].u_bw_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(49),
      O => qdriip_bw_n(0)
    );
\gen_bw_obuf[1].u_bw_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(48),
      O => qdriip_bw_n(1)
    );
\gen_bw_obuf[2].u_bw_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(40),
      O => qdriip_bw_n(2)
    );
\gen_bw_obuf[3].u_bw_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(28),
      O => qdriip_bw_n(3)
    );
\gen_d_q_buf.loop_d_q[0].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(60),
      O => qdriip_d(0)
    );
\gen_d_q_buf.loop_d_q[0].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(0),
      O => I(33)
    );
\gen_d_q_buf.loop_d_q[10].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(46),
      O => qdriip_d(10)
    );
\gen_d_q_buf.loop_d_q[10].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(10),
      O => I(23)
    );
\gen_d_q_buf.loop_d_q[11].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(51),
      O => qdriip_d(11)
    );
\gen_d_q_buf.loop_d_q[11].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(11),
      O => I(22)
    );
\gen_d_q_buf.loop_d_q[12].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(50),
      O => qdriip_d(12)
    );
\gen_d_q_buf.loop_d_q[12].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(12),
      O => I(21)
    );
\gen_d_q_buf.loop_d_q[13].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(45),
      O => qdriip_d(13)
    );
\gen_d_q_buf.loop_d_q[13].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(13),
      O => I(26)
    );
\gen_d_q_buf.loop_d_q[14].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(44),
      O => qdriip_d(14)
    );
\gen_d_q_buf.loop_d_q[14].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(14),
      O => I(25)
    );
\gen_d_q_buf.loop_d_q[15].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(43),
      O => qdriip_d(15)
    );
\gen_d_q_buf.loop_d_q[15].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(15),
      O => I(20)
    );
\gen_d_q_buf.loop_d_q[16].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(42),
      O => qdriip_d(16)
    );
\gen_d_q_buf.loop_d_q[16].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(16),
      O => I(19)
    );
\gen_d_q_buf.loop_d_q[17].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(41),
      O => qdriip_d(17)
    );
\gen_d_q_buf.loop_d_q[17].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(17),
      O => I(18)
    );
\gen_d_q_buf.loop_d_q[18].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(38),
      O => qdriip_d(18)
    );
\gen_d_q_buf.loop_d_q[18].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(18),
      O => I(15)
    );
\gen_d_q_buf.loop_d_q[19].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(37),
      O => qdriip_d(19)
    );
\gen_d_q_buf.loop_d_q[19].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(19),
      O => I(17)
    );
\gen_d_q_buf.loop_d_q[1].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(59),
      O => qdriip_d(1)
    );
\gen_d_q_buf.loop_d_q[1].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(1),
      O => I(32)
    );
\gen_d_q_buf.loop_d_q[20].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(39),
      O => qdriip_d(20)
    );
\gen_d_q_buf.loop_d_q[20].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(20),
      O => I(16)
    );
\gen_d_q_buf.loop_d_q[21].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(36),
      O => qdriip_d(21)
    );
\gen_d_q_buf.loop_d_q[21].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(21),
      O => I(14)
    );
\gen_d_q_buf.loop_d_q[22].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(35),
      O => qdriip_d(22)
    );
\gen_d_q_buf.loop_d_q[22].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(22),
      O => I(13)
    );
\gen_d_q_buf.loop_d_q[23].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(34),
      O => qdriip_d(23)
    );
\gen_d_q_buf.loop_d_q[23].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(23),
      O => I(12)
    );
\gen_d_q_buf.loop_d_q[24].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(33),
      O => qdriip_d(24)
    );
\gen_d_q_buf.loop_d_q[24].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(24),
      O => I(11)
    );
\gen_d_q_buf.loop_d_q[25].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(32),
      O => qdriip_d(25)
    );
\gen_d_q_buf.loop_d_q[25].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(25),
      O => I(10)
    );
\gen_d_q_buf.loop_d_q[26].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(31),
      O => qdriip_d(26)
    );
\gen_d_q_buf.loop_d_q[26].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(26),
      O => I(9)
    );
\gen_d_q_buf.loop_d_q[27].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(27),
      O => qdriip_d(27)
    );
\gen_d_q_buf.loop_d_q[27].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(27),
      O => I(6)
    );
\gen_d_q_buf.loop_d_q[28].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(26),
      O => qdriip_d(28)
    );
\gen_d_q_buf.loop_d_q[28].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(28),
      O => I(5)
    );
\gen_d_q_buf.loop_d_q[29].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(25),
      O => qdriip_d(29)
    );
\gen_d_q_buf.loop_d_q[29].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(29),
      O => I(4)
    );
\gen_d_q_buf.loop_d_q[2].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(58),
      O => qdriip_d(2)
    );
\gen_d_q_buf.loop_d_q[2].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(2),
      O => I(31)
    );
\gen_d_q_buf.loop_d_q[30].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(30),
      O => qdriip_d(30)
    );
\gen_d_q_buf.loop_d_q[30].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(30),
      O => I(8)
    );
\gen_d_q_buf.loop_d_q[31].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(29),
      O => qdriip_d(31)
    );
\gen_d_q_buf.loop_d_q[31].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(31),
      O => I(7)
    );
\gen_d_q_buf.loop_d_q[32].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(24),
      O => qdriip_d(32)
    );
\gen_d_q_buf.loop_d_q[32].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(32),
      O => I(3)
    );
\gen_d_q_buf.loop_d_q[33].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(23),
      O => qdriip_d(33)
    );
\gen_d_q_buf.loop_d_q[33].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(33),
      O => I(2)
    );
\gen_d_q_buf.loop_d_q[34].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(22),
      O => qdriip_d(34)
    );
\gen_d_q_buf.loop_d_q[34].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(34),
      O => I(1)
    );
\gen_d_q_buf.loop_d_q[35].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(21),
      O => qdriip_d(35)
    );
\gen_d_q_buf.loop_d_q[35].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(35),
      O => I(0)
    );
\gen_d_q_buf.loop_d_q[3].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(57),
      O => qdriip_d(3)
    );
\gen_d_q_buf.loop_d_q[3].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(3),
      O => I(30)
    );
\gen_d_q_buf.loop_d_q[4].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(56),
      O => qdriip_d(4)
    );
\gen_d_q_buf.loop_d_q[4].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(4),
      O => I(35)
    );
\gen_d_q_buf.loop_d_q[5].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(55),
      O => qdriip_d(5)
    );
\gen_d_q_buf.loop_d_q[5].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(5),
      O => I(34)
    );
\gen_d_q_buf.loop_d_q[6].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(54),
      O => qdriip_d(6)
    );
\gen_d_q_buf.loop_d_q[6].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(6),
      O => I(29)
    );
\gen_d_q_buf.loop_d_q[7].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(53),
      O => qdriip_d(7)
    );
\gen_d_q_buf.loop_d_q[7].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(7),
      O => I(28)
    );
\gen_d_q_buf.loop_d_q[8].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(52),
      O => qdriip_d(8)
    );
\gen_d_q_buf.loop_d_q[8].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(8),
      O => I(27)
    );
\gen_d_q_buf.loop_d_q[9].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(47),
      O => qdriip_d(9)
    );
\gen_d_q_buf.loop_d_q[9].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(9),
      O => I(24)
    );
\gen_sa_obuf[0].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(2),
      O => qdriip_sa(0)
    );
\gen_sa_obuf[10].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(12),
      O => qdriip_sa(10)
    );
\gen_sa_obuf[11].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(13),
      O => qdriip_sa(11)
    );
\gen_sa_obuf[12].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(14),
      O => qdriip_sa(12)
    );
\gen_sa_obuf[13].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(19),
      O => qdriip_sa(13)
    );
\gen_sa_obuf[14].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(20),
      O => qdriip_sa(14)
    );
\gen_sa_obuf[15].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(15),
      O => qdriip_sa(15)
    );
\gen_sa_obuf[16].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(16),
      O => qdriip_sa(16)
    );
\gen_sa_obuf[17].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(17),
      O => qdriip_sa(17)
    );
\gen_sa_obuf[18].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(18),
      O => qdriip_sa(18)
    );
\gen_sa_obuf[1].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(7),
      O => qdriip_sa(1)
    );
\gen_sa_obuf[2].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(8),
      O => qdriip_sa(2)
    );
\gen_sa_obuf[3].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(3),
      O => qdriip_sa(3)
    );
\gen_sa_obuf[4].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(4),
      O => qdriip_sa(4)
    );
\gen_sa_obuf[5].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(5),
      O => qdriip_sa(5)
    );
\gen_sa_obuf[6].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(6),
      O => qdriip_sa(6)
    );
\gen_sa_obuf[7].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(9),
      O => qdriip_sa(7)
    );
\gen_sa_obuf[8].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(10),
      O => qdriip_sa(8)
    );
\gen_sa_obuf[9].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(11),
      O => qdriip_sa(9)
    );
u_dll_off_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iob_dll_off_n,
      O => qdriip_dll_off_n
    );
u_r_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(0),
      O => qdriip_r_n
    );
u_w_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O(1),
      O => qdriip_w_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_phy_wr_control_io is
  port (
    int_rd_cmd_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \rd_ptr_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_1_out : out STD_LOGIC;
    cq_stable_r_reg : in STD_LOGIC;
    p_1_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    init_calib_complete_r_reg_rep : in STD_LOGIC;
    wr_addr1_r : in STD_LOGIC_VECTOR ( 12 downto 0 );
    init_calib_complete_r_reg_rep_0 : in STD_LOGIC;
    app_wr_addr0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    app_rd_addr0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_control_io : entity is "mig_7series_v4_0_qdr_phy_wr_control_io";
end mig_7a_0_mig_7series_v4_0_qdr_phy_wr_control_io;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_control_io is
  signal \^int_rd_cmd_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  int_rd_cmd_n(0) <= \^int_rd_cmd_n\(0);
\gen_rd_valid[0].u_vld_gen_srl_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_rd_cmd_n\(0),
      O => p_1_out
    );
\int_rd_cmd_n_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => p_1_out_0(0),
      Q => \^int_rd_cmd_n\(0),
      S => cq_stable_r_reg
    );
\int_wr_cmd_n_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_rep,
      Q => d_in(0),
      S => cq_stable_r_reg
    );
\iob_addr_rise0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => d_in(1),
      R => '0'
    );
\iob_addr_rise0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => \rd_ptr_reg[0]\(6),
      R => '0'
    );
\iob_addr_rise0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => \rd_ptr_reg[0]\(8),
      R => '0'
    );
\iob_addr_rise0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => \rd_ptr_reg[0]\(10),
      R => '0'
    );
\iob_addr_rise0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_addr0(0),
      Q => \rd_ptr_reg[0]\(12),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_addr0(1),
      Q => \rd_ptr_reg[0]\(16),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_addr0(2),
      Q => \rd_ptr_reg[0]\(14),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_addr0(3),
      Q => \rd_ptr_reg[0]\(18),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_addr0(4),
      Q => \rd_ptr_reg[0]\(20),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_addr0(5),
      Q => \rd_ptr_reg[0]\(22),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => d_in(3),
      R => '0'
    );
\iob_addr_rise0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => d_in(7),
      R => '0'
    );
\iob_addr_rise0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => d_in(5),
      R => '0'
    );
\iob_addr_rise0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => d_in(9),
      R => '0'
    );
\iob_addr_rise0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => d_in(11),
      R => '0'
    );
\iob_addr_rise0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => d_in(13),
      R => '0'
    );
\iob_addr_rise0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => \rd_ptr_reg[0]\(0),
      R => '0'
    );
\iob_addr_rise0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => \rd_ptr_reg[0]\(2),
      R => '0'
    );
\iob_addr_rise0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => \rd_ptr_reg[0]\(4),
      R => '0'
    );
\iob_addr_rise1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(0),
      Q => d_in(2),
      R => '0'
    );
\iob_addr_rise1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(10),
      Q => \rd_ptr_reg[0]\(7),
      R => '0'
    );
\iob_addr_rise1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(11),
      Q => \rd_ptr_reg[0]\(9),
      R => '0'
    );
\iob_addr_rise1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(12),
      Q => \rd_ptr_reg[0]\(11),
      R => '0'
    );
\iob_addr_rise1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_wr_addr0(0),
      Q => \rd_ptr_reg[0]\(13),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_wr_addr0(1),
      Q => \rd_ptr_reg[0]\(17),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_wr_addr0(2),
      Q => \rd_ptr_reg[0]\(15),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_wr_addr0(3),
      Q => \rd_ptr_reg[0]\(19),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_wr_addr0(4),
      Q => \rd_ptr_reg[0]\(21),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_wr_addr0(5),
      Q => \rd_ptr_reg[0]\(23),
      R => init_calib_complete_r_reg_rep_0
    );
\iob_addr_rise1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(1),
      Q => d_in(4),
      R => '0'
    );
\iob_addr_rise1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(2),
      Q => d_in(8),
      R => '0'
    );
\iob_addr_rise1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(3),
      Q => d_in(6),
      R => '0'
    );
\iob_addr_rise1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(4),
      Q => d_in(10),
      R => '0'
    );
\iob_addr_rise1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(5),
      Q => d_in(12),
      R => '0'
    );
\iob_addr_rise1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(6),
      Q => d_in(14),
      R => '0'
    );
\iob_addr_rise1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(7),
      Q => \rd_ptr_reg[0]\(1),
      R => '0'
    );
\iob_addr_rise1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(8),
      Q => \rd_ptr_reg[0]\(3),
      R => '0'
    );
\iob_addr_rise1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_addr1_r(9),
      Q => \rd_ptr_reg[0]\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_phy_wr_data_io is
  port (
    iob_wdata : out STD_LOGIC_VECTOR ( 143 downto 0 );
    iob_bw : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CLK : in STD_LOGIC;
    cq_stable_r_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    init_calib_complete_r_reg : in STD_LOGIC_VECTOR ( 35 downto 0 );
    init_calib_complete_r_reg_0 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    init_calib_complete_r_reg_1 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    init_calib_complete_r_reg_2 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    init_calib_complete_r_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    init_calib_complete_r_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    init_calib_complete_r_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_data_io : entity is "mig_7series_v4_0_qdr_phy_wr_data_io";
end mig_7a_0_mig_7series_v4_0_qdr_phy_wr_data_io;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_data_io is
  signal mux_bw_fall0_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_bw_fall1_2r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_bw_fall1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_bw_rise0_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_bw_rise1_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_data_fall0_r : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal mux_data_fall1_2r : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal mux_data_fall1_r : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal mux_data_rise0_r : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal mux_data_rise1_r : STD_LOGIC_VECTOR ( 35 downto 0 );
begin
\iob_bw_fall0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_rise0_r(0),
      Q => iob_bw(1),
      R => '0'
    );
\iob_bw_fall0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_rise0_r(1),
      Q => iob_bw(5),
      R => '0'
    );
\iob_bw_fall0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_rise0_r(2),
      Q => iob_bw(9),
      R => '0'
    );
\iob_bw_fall0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_rise0_r(3),
      Q => iob_bw(13),
      R => '0'
    );
\iob_bw_fall1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_rise1_r(0),
      Q => iob_bw(3),
      R => '0'
    );
\iob_bw_fall1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_rise1_r(1),
      Q => iob_bw(7),
      R => '0'
    );
\iob_bw_fall1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_rise1_r(2),
      Q => iob_bw(11),
      R => '0'
    );
\iob_bw_fall1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_rise1_r(3),
      Q => iob_bw(15),
      R => '0'
    );
\iob_bw_rise0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall1_2r(0),
      Q => iob_bw(0),
      R => '0'
    );
\iob_bw_rise0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall1_2r(1),
      Q => iob_bw(4),
      R => '0'
    );
\iob_bw_rise0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall1_2r(2),
      Q => iob_bw(8),
      R => '0'
    );
\iob_bw_rise0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall1_2r(3),
      Q => iob_bw(12),
      R => '0'
    );
\iob_bw_rise1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall0_r(0),
      Q => iob_bw(2),
      R => '0'
    );
\iob_bw_rise1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall0_r(1),
      Q => iob_bw(6),
      R => '0'
    );
\iob_bw_rise1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall0_r(2),
      Q => iob_bw(10),
      R => '0'
    );
\iob_bw_rise1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall0_r(3),
      Q => iob_bw(14),
      R => '0'
    );
\iob_data_fall0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(0),
      Q => iob_wdata(1),
      R => '0'
    );
\iob_data_fall0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(10),
      Q => iob_wdata(41),
      R => '0'
    );
\iob_data_fall0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(11),
      Q => iob_wdata(45),
      R => '0'
    );
\iob_data_fall0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(12),
      Q => iob_wdata(49),
      R => '0'
    );
\iob_data_fall0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(13),
      Q => iob_wdata(53),
      R => '0'
    );
\iob_data_fall0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(14),
      Q => iob_wdata(57),
      R => '0'
    );
\iob_data_fall0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(15),
      Q => iob_wdata(61),
      R => '0'
    );
\iob_data_fall0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(16),
      Q => iob_wdata(65),
      R => '0'
    );
\iob_data_fall0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(17),
      Q => iob_wdata(69),
      R => '0'
    );
\iob_data_fall0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(18),
      Q => iob_wdata(73),
      R => '0'
    );
\iob_data_fall0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(19),
      Q => iob_wdata(77),
      R => '0'
    );
\iob_data_fall0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(1),
      Q => iob_wdata(5),
      R => '0'
    );
\iob_data_fall0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(20),
      Q => iob_wdata(81),
      R => '0'
    );
\iob_data_fall0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(21),
      Q => iob_wdata(85),
      R => '0'
    );
\iob_data_fall0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(22),
      Q => iob_wdata(89),
      R => '0'
    );
\iob_data_fall0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(23),
      Q => iob_wdata(93),
      R => '0'
    );
\iob_data_fall0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(24),
      Q => iob_wdata(97),
      R => '0'
    );
\iob_data_fall0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(25),
      Q => iob_wdata(101),
      R => '0'
    );
\iob_data_fall0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(26),
      Q => iob_wdata(105),
      R => '0'
    );
\iob_data_fall0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(27),
      Q => iob_wdata(109),
      R => '0'
    );
\iob_data_fall0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(28),
      Q => iob_wdata(113),
      R => '0'
    );
\iob_data_fall0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(29),
      Q => iob_wdata(117),
      R => '0'
    );
\iob_data_fall0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(2),
      Q => iob_wdata(9),
      R => '0'
    );
\iob_data_fall0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(30),
      Q => iob_wdata(121),
      R => '0'
    );
\iob_data_fall0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(31),
      Q => iob_wdata(125),
      R => '0'
    );
\iob_data_fall0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(32),
      Q => iob_wdata(129),
      R => '0'
    );
\iob_data_fall0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(33),
      Q => iob_wdata(133),
      R => '0'
    );
\iob_data_fall0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(34),
      Q => iob_wdata(137),
      R => '0'
    );
\iob_data_fall0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(35),
      Q => iob_wdata(141),
      R => '0'
    );
\iob_data_fall0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(3),
      Q => iob_wdata(13),
      R => '0'
    );
\iob_data_fall0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(4),
      Q => iob_wdata(17),
      R => '0'
    );
\iob_data_fall0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(5),
      Q => iob_wdata(21),
      R => '0'
    );
\iob_data_fall0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(6),
      Q => iob_wdata(25),
      R => '0'
    );
\iob_data_fall0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(7),
      Q => iob_wdata(29),
      R => '0'
    );
\iob_data_fall0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(8),
      Q => iob_wdata(33),
      R => '0'
    );
\iob_data_fall0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise0_r(9),
      Q => iob_wdata(37),
      R => '0'
    );
\iob_data_fall1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(0),
      Q => iob_wdata(3),
      R => '0'
    );
\iob_data_fall1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(10),
      Q => iob_wdata(43),
      R => '0'
    );
\iob_data_fall1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(11),
      Q => iob_wdata(47),
      R => '0'
    );
\iob_data_fall1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(12),
      Q => iob_wdata(51),
      R => '0'
    );
\iob_data_fall1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(13),
      Q => iob_wdata(55),
      R => '0'
    );
\iob_data_fall1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(14),
      Q => iob_wdata(59),
      R => '0'
    );
\iob_data_fall1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(15),
      Q => iob_wdata(63),
      R => '0'
    );
\iob_data_fall1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(16),
      Q => iob_wdata(67),
      R => '0'
    );
\iob_data_fall1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(17),
      Q => iob_wdata(71),
      R => '0'
    );
\iob_data_fall1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(18),
      Q => iob_wdata(75),
      R => '0'
    );
\iob_data_fall1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(19),
      Q => iob_wdata(79),
      R => '0'
    );
\iob_data_fall1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(1),
      Q => iob_wdata(7),
      R => '0'
    );
\iob_data_fall1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(20),
      Q => iob_wdata(83),
      R => '0'
    );
\iob_data_fall1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(21),
      Q => iob_wdata(87),
      R => '0'
    );
\iob_data_fall1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(22),
      Q => iob_wdata(91),
      R => '0'
    );
\iob_data_fall1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(23),
      Q => iob_wdata(95),
      R => '0'
    );
\iob_data_fall1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(24),
      Q => iob_wdata(99),
      R => '0'
    );
\iob_data_fall1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(25),
      Q => iob_wdata(103),
      R => '0'
    );
\iob_data_fall1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(26),
      Q => iob_wdata(107),
      R => '0'
    );
\iob_data_fall1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(27),
      Q => iob_wdata(111),
      R => '0'
    );
\iob_data_fall1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(28),
      Q => iob_wdata(115),
      R => '0'
    );
\iob_data_fall1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(29),
      Q => iob_wdata(119),
      R => '0'
    );
\iob_data_fall1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(2),
      Q => iob_wdata(11),
      R => '0'
    );
\iob_data_fall1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(30),
      Q => iob_wdata(123),
      R => '0'
    );
\iob_data_fall1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(31),
      Q => iob_wdata(127),
      R => '0'
    );
\iob_data_fall1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(32),
      Q => iob_wdata(131),
      R => '0'
    );
\iob_data_fall1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(33),
      Q => iob_wdata(135),
      R => '0'
    );
\iob_data_fall1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(34),
      Q => iob_wdata(139),
      R => '0'
    );
\iob_data_fall1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(35),
      Q => iob_wdata(143),
      R => '0'
    );
\iob_data_fall1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(3),
      Q => iob_wdata(15),
      R => '0'
    );
\iob_data_fall1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(4),
      Q => iob_wdata(19),
      R => '0'
    );
\iob_data_fall1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(5),
      Q => iob_wdata(23),
      R => '0'
    );
\iob_data_fall1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(6),
      Q => iob_wdata(27),
      R => '0'
    );
\iob_data_fall1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(7),
      Q => iob_wdata(31),
      R => '0'
    );
\iob_data_fall1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(8),
      Q => iob_wdata(35),
      R => '0'
    );
\iob_data_fall1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_rise1_r(9),
      Q => iob_wdata(39),
      R => '0'
    );
\iob_data_rise0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(0),
      Q => iob_wdata(0),
      R => '0'
    );
\iob_data_rise0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(10),
      Q => iob_wdata(40),
      R => '0'
    );
\iob_data_rise0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(11),
      Q => iob_wdata(44),
      R => '0'
    );
\iob_data_rise0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(12),
      Q => iob_wdata(48),
      R => '0'
    );
\iob_data_rise0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(13),
      Q => iob_wdata(52),
      R => '0'
    );
\iob_data_rise0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(14),
      Q => iob_wdata(56),
      R => '0'
    );
\iob_data_rise0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(15),
      Q => iob_wdata(60),
      R => '0'
    );
\iob_data_rise0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(16),
      Q => iob_wdata(64),
      R => '0'
    );
\iob_data_rise0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(17),
      Q => iob_wdata(68),
      R => '0'
    );
\iob_data_rise0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(18),
      Q => iob_wdata(72),
      R => '0'
    );
\iob_data_rise0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(19),
      Q => iob_wdata(76),
      R => '0'
    );
\iob_data_rise0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(1),
      Q => iob_wdata(4),
      R => '0'
    );
\iob_data_rise0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(20),
      Q => iob_wdata(80),
      R => '0'
    );
\iob_data_rise0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(21),
      Q => iob_wdata(84),
      R => '0'
    );
\iob_data_rise0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(22),
      Q => iob_wdata(88),
      R => '0'
    );
\iob_data_rise0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(23),
      Q => iob_wdata(92),
      R => '0'
    );
\iob_data_rise0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(24),
      Q => iob_wdata(96),
      R => '0'
    );
\iob_data_rise0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(25),
      Q => iob_wdata(100),
      R => '0'
    );
\iob_data_rise0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(26),
      Q => iob_wdata(104),
      R => '0'
    );
\iob_data_rise0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(27),
      Q => iob_wdata(108),
      R => '0'
    );
\iob_data_rise0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(28),
      Q => iob_wdata(112),
      R => '0'
    );
\iob_data_rise0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(29),
      Q => iob_wdata(116),
      R => '0'
    );
\iob_data_rise0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(2),
      Q => iob_wdata(8),
      R => '0'
    );
\iob_data_rise0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(30),
      Q => iob_wdata(120),
      R => '0'
    );
\iob_data_rise0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(31),
      Q => iob_wdata(124),
      R => '0'
    );
\iob_data_rise0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(32),
      Q => iob_wdata(128),
      R => '0'
    );
\iob_data_rise0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(33),
      Q => iob_wdata(132),
      R => '0'
    );
\iob_data_rise0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(34),
      Q => iob_wdata(136),
      R => '0'
    );
\iob_data_rise0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(35),
      Q => iob_wdata(140),
      R => '0'
    );
\iob_data_rise0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(3),
      Q => iob_wdata(12),
      R => '0'
    );
\iob_data_rise0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(4),
      Q => iob_wdata(16),
      R => '0'
    );
\iob_data_rise0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(5),
      Q => iob_wdata(20),
      R => '0'
    );
\iob_data_rise0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(6),
      Q => iob_wdata(24),
      R => '0'
    );
\iob_data_rise0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(7),
      Q => iob_wdata(28),
      R => '0'
    );
\iob_data_rise0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(8),
      Q => iob_wdata(32),
      R => '0'
    );
\iob_data_rise0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_2r(9),
      Q => iob_wdata(36),
      R => '0'
    );
\iob_data_rise1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(0),
      Q => iob_wdata(2),
      R => '0'
    );
\iob_data_rise1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(10),
      Q => iob_wdata(42),
      R => '0'
    );
\iob_data_rise1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(11),
      Q => iob_wdata(46),
      R => '0'
    );
\iob_data_rise1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(12),
      Q => iob_wdata(50),
      R => '0'
    );
\iob_data_rise1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(13),
      Q => iob_wdata(54),
      R => '0'
    );
\iob_data_rise1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(14),
      Q => iob_wdata(58),
      R => '0'
    );
\iob_data_rise1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(15),
      Q => iob_wdata(62),
      R => '0'
    );
\iob_data_rise1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(16),
      Q => iob_wdata(66),
      R => '0'
    );
\iob_data_rise1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(17),
      Q => iob_wdata(70),
      R => '0'
    );
\iob_data_rise1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(18),
      Q => iob_wdata(74),
      R => '0'
    );
\iob_data_rise1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(19),
      Q => iob_wdata(78),
      R => '0'
    );
\iob_data_rise1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(1),
      Q => iob_wdata(6),
      R => '0'
    );
\iob_data_rise1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(20),
      Q => iob_wdata(82),
      R => '0'
    );
\iob_data_rise1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(21),
      Q => iob_wdata(86),
      R => '0'
    );
\iob_data_rise1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(22),
      Q => iob_wdata(90),
      R => '0'
    );
\iob_data_rise1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(23),
      Q => iob_wdata(94),
      R => '0'
    );
\iob_data_rise1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(24),
      Q => iob_wdata(98),
      R => '0'
    );
\iob_data_rise1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(25),
      Q => iob_wdata(102),
      R => '0'
    );
\iob_data_rise1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(26),
      Q => iob_wdata(106),
      R => '0'
    );
\iob_data_rise1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(27),
      Q => iob_wdata(110),
      R => '0'
    );
\iob_data_rise1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(28),
      Q => iob_wdata(114),
      R => '0'
    );
\iob_data_rise1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(29),
      Q => iob_wdata(118),
      R => '0'
    );
\iob_data_rise1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(2),
      Q => iob_wdata(10),
      R => '0'
    );
\iob_data_rise1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(30),
      Q => iob_wdata(122),
      R => '0'
    );
\iob_data_rise1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(31),
      Q => iob_wdata(126),
      R => '0'
    );
\iob_data_rise1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(32),
      Q => iob_wdata(130),
      R => '0'
    );
\iob_data_rise1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(33),
      Q => iob_wdata(134),
      R => '0'
    );
\iob_data_rise1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(34),
      Q => iob_wdata(138),
      R => '0'
    );
\iob_data_rise1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(35),
      Q => iob_wdata(142),
      R => '0'
    );
\iob_data_rise1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(3),
      Q => iob_wdata(14),
      R => '0'
    );
\iob_data_rise1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(4),
      Q => iob_wdata(18),
      R => '0'
    );
\iob_data_rise1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(5),
      Q => iob_wdata(22),
      R => '0'
    );
\iob_data_rise1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(6),
      Q => iob_wdata(26),
      R => '0'
    );
\iob_data_rise1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(7),
      Q => iob_wdata(30),
      R => '0'
    );
\iob_data_rise1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(8),
      Q => iob_wdata(34),
      R => '0'
    );
\iob_data_rise1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall0_r(9),
      Q => iob_wdata(38),
      R => '0'
    );
\mux_bw_fall0_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => mux_bw_fall0_r(0),
      S => cq_stable_r_reg
    );
\mux_bw_fall0_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => mux_bw_fall0_r(1),
      S => cq_stable_r_reg
    );
\mux_bw_fall0_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => mux_bw_fall0_r(2),
      S => cq_stable_r_reg
    );
\mux_bw_fall0_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => mux_bw_fall0_r(3),
      S => cq_stable_r_reg
    );
\mux_bw_fall1_2r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall1_r(0),
      Q => mux_bw_fall1_2r(0),
      S => cq_stable_r_reg
    );
\mux_bw_fall1_2r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall1_r(1),
      Q => mux_bw_fall1_2r(1),
      S => cq_stable_r_reg
    );
\mux_bw_fall1_2r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall1_r(2),
      Q => mux_bw_fall1_2r(2),
      S => cq_stable_r_reg
    );
\mux_bw_fall1_2r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => mux_bw_fall1_r(3),
      Q => mux_bw_fall1_2r(3),
      S => cq_stable_r_reg
    );
\mux_bw_fall1_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_3(0),
      Q => mux_bw_fall1_r(0),
      S => cq_stable_r_reg
    );
\mux_bw_fall1_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_3(1),
      Q => mux_bw_fall1_r(1),
      S => cq_stable_r_reg
    );
\mux_bw_fall1_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_3(2),
      Q => mux_bw_fall1_r(2),
      S => cq_stable_r_reg
    );
\mux_bw_fall1_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_3(3),
      Q => mux_bw_fall1_r(3),
      S => cq_stable_r_reg
    );
\mux_bw_rise0_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_4(0),
      Q => mux_bw_rise0_r(0),
      S => cq_stable_r_reg
    );
\mux_bw_rise0_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_4(1),
      Q => mux_bw_rise0_r(1),
      S => cq_stable_r_reg
    );
\mux_bw_rise0_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_4(2),
      Q => mux_bw_rise0_r(2),
      S => cq_stable_r_reg
    );
\mux_bw_rise0_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_4(3),
      Q => mux_bw_rise0_r(3),
      S => cq_stable_r_reg
    );
\mux_bw_rise1_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_5(0),
      Q => mux_bw_rise1_r(0),
      S => cq_stable_r_reg
    );
\mux_bw_rise1_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_5(1),
      Q => mux_bw_rise1_r(1),
      S => cq_stable_r_reg
    );
\mux_bw_rise1_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_5(2),
      Q => mux_bw_rise1_r(2),
      S => cq_stable_r_reg
    );
\mux_bw_rise1_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_5(3),
      Q => mux_bw_rise1_r(3),
      S => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(0),
      Q => mux_data_fall0_r(0),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(10),
      Q => mux_data_fall0_r(10),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(11),
      Q => mux_data_fall0_r(11),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(12),
      Q => mux_data_fall0_r(12),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(13),
      Q => mux_data_fall0_r(13),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(14),
      Q => mux_data_fall0_r(14),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(15),
      Q => mux_data_fall0_r(15),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(16),
      Q => mux_data_fall0_r(16),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(17),
      Q => mux_data_fall0_r(17),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(18),
      Q => mux_data_fall0_r(18),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(19),
      Q => mux_data_fall0_r(19),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(1),
      Q => mux_data_fall0_r(1),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(20),
      Q => mux_data_fall0_r(20),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(21),
      Q => mux_data_fall0_r(21),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(22),
      Q => mux_data_fall0_r(22),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(23),
      Q => mux_data_fall0_r(23),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(24),
      Q => mux_data_fall0_r(24),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(25),
      Q => mux_data_fall0_r(25),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(26),
      Q => mux_data_fall0_r(26),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(27),
      Q => mux_data_fall0_r(27),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(28),
      Q => mux_data_fall0_r(28),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(29),
      Q => mux_data_fall0_r(29),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(2),
      Q => mux_data_fall0_r(2),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(30),
      Q => mux_data_fall0_r(30),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(31),
      Q => mux_data_fall0_r(31),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(32),
      Q => mux_data_fall0_r(32),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(33),
      Q => mux_data_fall0_r(33),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(34),
      Q => mux_data_fall0_r(34),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(35),
      Q => mux_data_fall0_r(35),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(3),
      Q => mux_data_fall0_r(3),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(4),
      Q => mux_data_fall0_r(4),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(5),
      Q => mux_data_fall0_r(5),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(6),
      Q => mux_data_fall0_r(6),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(7),
      Q => mux_data_fall0_r(7),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(8),
      Q => mux_data_fall0_r(8),
      R => cq_stable_r_reg
    );
\mux_data_fall0_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_2(9),
      Q => mux_data_fall0_r(9),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(0),
      Q => mux_data_fall1_2r(0),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(10),
      Q => mux_data_fall1_2r(10),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(11),
      Q => mux_data_fall1_2r(11),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(12),
      Q => mux_data_fall1_2r(12),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(13),
      Q => mux_data_fall1_2r(13),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(14),
      Q => mux_data_fall1_2r(14),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(15),
      Q => mux_data_fall1_2r(15),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(16),
      Q => mux_data_fall1_2r(16),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(17),
      Q => mux_data_fall1_2r(17),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(18),
      Q => mux_data_fall1_2r(18),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(19),
      Q => mux_data_fall1_2r(19),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(1),
      Q => mux_data_fall1_2r(1),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(20),
      Q => mux_data_fall1_2r(20),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(21),
      Q => mux_data_fall1_2r(21),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(22),
      Q => mux_data_fall1_2r(22),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(23),
      Q => mux_data_fall1_2r(23),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(24),
      Q => mux_data_fall1_2r(24),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(25),
      Q => mux_data_fall1_2r(25),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(26),
      Q => mux_data_fall1_2r(26),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(27),
      Q => mux_data_fall1_2r(27),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(28),
      Q => mux_data_fall1_2r(28),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(29),
      Q => mux_data_fall1_2r(29),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(2),
      Q => mux_data_fall1_2r(2),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(30),
      Q => mux_data_fall1_2r(30),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(31),
      Q => mux_data_fall1_2r(31),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(32),
      Q => mux_data_fall1_2r(32),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(33),
      Q => mux_data_fall1_2r(33),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(34),
      Q => mux_data_fall1_2r(34),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(35),
      Q => mux_data_fall1_2r(35),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(3),
      Q => mux_data_fall1_2r(3),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(4),
      Q => mux_data_fall1_2r(4),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(5),
      Q => mux_data_fall1_2r(5),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(6),
      Q => mux_data_fall1_2r(6),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(7),
      Q => mux_data_fall1_2r(7),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(8),
      Q => mux_data_fall1_2r(8),
      R => cq_stable_r_reg
    );
\mux_data_fall1_2r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mux_data_fall1_r(9),
      Q => mux_data_fall1_2r(9),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(0),
      Q => mux_data_fall1_r(0),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(10),
      Q => mux_data_fall1_r(10),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(11),
      Q => mux_data_fall1_r(11),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(12),
      Q => mux_data_fall1_r(12),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(13),
      Q => mux_data_fall1_r(13),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(14),
      Q => mux_data_fall1_r(14),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(15),
      Q => mux_data_fall1_r(15),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(16),
      Q => mux_data_fall1_r(16),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(17),
      Q => mux_data_fall1_r(17),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(18),
      Q => mux_data_fall1_r(18),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(19),
      Q => mux_data_fall1_r(19),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(1),
      Q => mux_data_fall1_r(1),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(20),
      Q => mux_data_fall1_r(20),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(21),
      Q => mux_data_fall1_r(21),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(22),
      Q => mux_data_fall1_r(22),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(23),
      Q => mux_data_fall1_r(23),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(24),
      Q => mux_data_fall1_r(24),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(25),
      Q => mux_data_fall1_r(25),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(26),
      Q => mux_data_fall1_r(26),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(27),
      Q => mux_data_fall1_r(27),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(28),
      Q => mux_data_fall1_r(28),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(29),
      Q => mux_data_fall1_r(29),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(2),
      Q => mux_data_fall1_r(2),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(30),
      Q => mux_data_fall1_r(30),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(31),
      Q => mux_data_fall1_r(31),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(32),
      Q => mux_data_fall1_r(32),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(33),
      Q => mux_data_fall1_r(33),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(34),
      Q => mux_data_fall1_r(34),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(35),
      Q => mux_data_fall1_r(35),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(3),
      Q => mux_data_fall1_r(3),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(4),
      Q => mux_data_fall1_r(4),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(5),
      Q => mux_data_fall1_r(5),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(6),
      Q => mux_data_fall1_r(6),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(7),
      Q => mux_data_fall1_r(7),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(8),
      Q => mux_data_fall1_r(8),
      R => cq_stable_r_reg
    );
\mux_data_fall1_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_1(9),
      Q => mux_data_fall1_r(9),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(0),
      Q => mux_data_rise0_r(0),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(10),
      Q => mux_data_rise0_r(10),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(11),
      Q => mux_data_rise0_r(11),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(12),
      Q => mux_data_rise0_r(12),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(13),
      Q => mux_data_rise0_r(13),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(14),
      Q => mux_data_rise0_r(14),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(15),
      Q => mux_data_rise0_r(15),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(16),
      Q => mux_data_rise0_r(16),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(17),
      Q => mux_data_rise0_r(17),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(18),
      Q => mux_data_rise0_r(18),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(19),
      Q => mux_data_rise0_r(19),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(1),
      Q => mux_data_rise0_r(1),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(20),
      Q => mux_data_rise0_r(20),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(21),
      Q => mux_data_rise0_r(21),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(22),
      Q => mux_data_rise0_r(22),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(23),
      Q => mux_data_rise0_r(23),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(24),
      Q => mux_data_rise0_r(24),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(25),
      Q => mux_data_rise0_r(25),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(26),
      Q => mux_data_rise0_r(26),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(27),
      Q => mux_data_rise0_r(27),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(28),
      Q => mux_data_rise0_r(28),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(29),
      Q => mux_data_rise0_r(29),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(2),
      Q => mux_data_rise0_r(2),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(30),
      Q => mux_data_rise0_r(30),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(31),
      Q => mux_data_rise0_r(31),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(32),
      Q => mux_data_rise0_r(32),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(33),
      Q => mux_data_rise0_r(33),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(34),
      Q => mux_data_rise0_r(34),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(35),
      Q => mux_data_rise0_r(35),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(3),
      Q => mux_data_rise0_r(3),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(4),
      Q => mux_data_rise0_r(4),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(5),
      Q => mux_data_rise0_r(5),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(6),
      Q => mux_data_rise0_r(6),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(7),
      Q => mux_data_rise0_r(7),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(8),
      Q => mux_data_rise0_r(8),
      R => cq_stable_r_reg
    );
\mux_data_rise0_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg_0(9),
      Q => mux_data_rise0_r(9),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(0),
      Q => mux_data_rise1_r(0),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(10),
      Q => mux_data_rise1_r(10),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(11),
      Q => mux_data_rise1_r(11),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(12),
      Q => mux_data_rise1_r(12),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(13),
      Q => mux_data_rise1_r(13),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(14),
      Q => mux_data_rise1_r(14),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(15),
      Q => mux_data_rise1_r(15),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(16),
      Q => mux_data_rise1_r(16),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(17),
      Q => mux_data_rise1_r(17),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(18),
      Q => mux_data_rise1_r(18),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(19),
      Q => mux_data_rise1_r(19),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(1),
      Q => mux_data_rise1_r(1),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(20),
      Q => mux_data_rise1_r(20),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(21),
      Q => mux_data_rise1_r(21),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(22),
      Q => mux_data_rise1_r(22),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(23),
      Q => mux_data_rise1_r(23),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(24),
      Q => mux_data_rise1_r(24),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(25),
      Q => mux_data_rise1_r(25),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(26),
      Q => mux_data_rise1_r(26),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(27),
      Q => mux_data_rise1_r(27),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(28),
      Q => mux_data_rise1_r(28),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(29),
      Q => mux_data_rise1_r(29),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(2),
      Q => mux_data_rise1_r(2),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(30),
      Q => mux_data_rise1_r(30),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(31),
      Q => mux_data_rise1_r(31),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(32),
      Q => mux_data_rise1_r(32),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(33),
      Q => mux_data_rise1_r(33),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(34),
      Q => mux_data_rise1_r(34),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(35),
      Q => mux_data_rise1_r(35),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(3),
      Q => mux_data_rise1_r(3),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(4),
      Q => mux_data_rise1_r(4),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(5),
      Q => mux_data_rise1_r(5),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(6),
      Q => mux_data_rise1_r(6),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(7),
      Q => mux_data_rise1_r(7),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(8),
      Q => mux_data_rise1_r(8),
      R => cq_stable_r_reg
    );
\mux_data_rise1_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_reg(9),
      Q => mux_data_rise1_r(9),
      R => cq_stable_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_phy_wr_init_sm is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sm_r_reg[0]\ : out STD_LOGIC;
    rst_clk : out STD_LOGIC;
    cmplx_rdcal_start : out STD_LOGIC;
    wrcal_adj_rdy_r_reg_0 : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    rdlvl_stg1_done_r_reg : out STD_LOGIC;
    clkdiv_phase_cal_done_5r_reg : out STD_LOGIC;
    kill_rd_valid : out STD_LOGIC;
    rdlvl_stg1_start_r_reg_0 : out STD_LOGIC;
    edge_adv_cal_start_r_reg_0 : out STD_LOGIC;
    cal_stage2_start_r_reg_0 : out STD_LOGIC;
    \iob_addr_rise0_reg[9]\ : out STD_LOGIC;
    po_fine_inc_reg : out STD_LOGIC;
    po_sel_fine_oclk_delay_reg : out STD_LOGIC;
    calib_in_common_reg : out STD_LOGIC;
    \data_valid_shftr_r_reg[2]\ : out STD_LOGIC;
    cmplx_seq_rst : out STD_LOGIC;
    \victim_bit_r_reg[0]_0\ : out STD_LOGIC;
    \calib_sel_reg[4]\ : out STD_LOGIC;
    po_en_r_reg : out STD_LOGIC;
    \eye_sz_cnt_r_reg[12]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \po_wait_r_reg[3]\ : out STD_LOGIC;
    \po_wait_r_reg[3]_0\ : out STD_LOGIC;
    \calib_sel_reg[0]\ : out STD_LOGIC;
    \sm_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_bw_fall1_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mux_bw_rise0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mux_bw_fall0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mux_bw_rise1_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mux_data_rise0_r_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \mux_data_fall0_r_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \mux_data_rise1_r_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \mux_data_fall1_r_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \lanes_solid_prev_r_reg[0]_0\ : out STD_LOGIC;
    cmplx_wr_done : out STD_LOGIC;
    \seen_valid_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    iob_dll_off_n : out STD_LOGIC;
    \byte_sel_cnt_reg[0]\ : out STD_LOGIC;
    \byte_sel_cnt_reg[1]\ : out STD_LOGIC;
    \calib_zero_inputs_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \calib_sel_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \calib_sel_reg[0]_0\ : out STD_LOGIC;
    po_fine_enable_reg : out STD_LOGIC;
    \eye_sz_cnt_r_reg[3]\ : out STD_LOGIC;
    \eye_sz_cnt_r_reg[3]_0\ : out STD_LOGIC;
    wrcal_adj_done_r_reg : out STD_LOGIC;
    \byte_sel_r_reg[1]\ : out STD_LOGIC;
    wrcal_adj_done_r_reg_0 : out STD_LOGIC;
    wrcal_adj_done_r_reg_1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \left_r_reg[0]\ : out STD_LOGIC;
    \next_lane_r_reg[2]\ : out STD_LOGIC;
    \simp_min_eye_r_reg[0]\ : out STD_LOGIC;
    \iob_addr_rise1_reg[18]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[71]_0\ : out STD_LOGIC;
    p_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_wr_cmd_n_reg[1]\ : out STD_LOGIC;
    wr_addr1_r : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \iob_addr_rise0_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    CLK : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    po_delay_done_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    wrcal_inc : in STD_LOGIC;
    po_delay_done_reg_0 : in STD_LOGIC;
    po_sel_fine_oclk_delay_reg_0 : in STD_LOGIC;
    wrcal_stg3 : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC;
    cmplx_pause : in STD_LOGIC;
    rdlvl_stg1_done_r_reg_0 : in STD_LOGIC;
    mmcm_edge_detect_rdy_r_reg : in STD_LOGIC;
    done_r_reg : in STD_LOGIC;
    po_su_rdy_r_reg : in STD_LOGIC;
    new_command : in STD_LOGIC;
    po_en_r_reg_0 : in STD_LOGIC;
    edge_adv_cal_done_reg : in STD_LOGIC;
    \sm_r_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_wr_cmd0 : in STD_LOGIC;
    app_wr_cmd1 : in STD_LOGIC;
    app_wr_bw_n0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    app_wr_data0 : in STD_LOGIC_VECTOR ( 143 downto 0 );
    K_is_at_center : in STD_LOGIC;
    \phase_valid_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pause_r_reg : in STD_LOGIC;
    \seq_addr_ns0__4\ : in STD_LOGIC;
    wrcal_adj_done_r_reg_2 : in STD_LOGIC;
    cal_done_reg : in STD_LOGIC;
    \byte_sel_r_reg[0]\ : in STD_LOGIC;
    \byte_sel_cnt_reg[0]_0\ : in STD_LOGIC;
    wrcal_adj_rdy_r_reg_1 : in STD_LOGIC;
    \byte_sel_r_reg[1]_0\ : in STD_LOGIC;
    \byte_sel_cnt_reg[1]_0\ : in STD_LOGIC;
    \byte_sel_cnt_reg[2]\ : in STD_LOGIC;
    \byte_sel_r_reg[0]_0\ : in STD_LOGIC;
    \byte_sel_r_reg[0]_1\ : in STD_LOGIC;
    wrcal_adj_rdy_r_reg_2 : in STD_LOGIC;
    solid_valid_r : in STD_LOGIC;
    po_adj_done_r2_reg : in STD_LOGIC;
    all_lanes_stg2_min_eyes_r : in STD_LOGIC;
    rdlvl_stg1_start_r : in STD_LOGIC;
    \rdlvl_work_lane_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    first_lane_r : in STD_LOGIC;
    \next_lane_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \simp_min_eye_r_reg[1]\ : in STD_LOGIC;
    \cmplx_burst_bytes_r_reg[35]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \seq_addr_r_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cmplx_burst_bytes_r_reg[16]\ : in STD_LOGIC;
    \cmplx_burst_bytes_r_reg[14]\ : in STD_LOGIC;
    \cmplx_burst_bytes_r_reg[12]\ : in STD_LOGIC;
    \cmplx_burst_bytes_r_reg[10]\ : in STD_LOGIC;
    \cmplx_burst_bytes_r_reg[7]\ : in STD_LOGIC;
    \cmplx_burst_bytes_r_reg[5]\ : in STD_LOGIC;
    \cmplx_burst_bytes_r_reg[3]\ : in STD_LOGIC;
    \cmplx_burst_bytes_r_reg[1]\ : in STD_LOGIC;
    app_rd_cmd0 : in STD_LOGIC;
    app_wr_addr0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    app_rd_addr0 : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_init_sm : entity is "mig_7series_v4_0_qdr_phy_wr_init_sm";
end mig_7a_0_mig_7series_v4_0_qdr_phy_wr_init_sm;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_init_sm is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal byte_comp_cnt_ns : STD_LOGIC;
  signal cal_stage2_start_r_i_1_n_0 : STD_LOGIC;
  signal cal_stage2_start_r_i_2_n_0 : STD_LOGIC;
  signal cal_stage2_start_r_i_3_n_0 : STD_LOGIC;
  signal \^cal_stage2_start_r_reg_0\ : STD_LOGIC;
  signal \calib_sel[0]_i_2_n_0\ : STD_LOGIC;
  signal \^calib_sel_reg[0]\ : STD_LOGIC;
  signal \^calib_sel_reg[4]\ : STD_LOGIC;
  signal cmplx_addr_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^cmplx_rdcal_start\ : STD_LOGIC;
  signal \^cmplx_seq_rst\ : STD_LOGIC;
  signal cmplx_victim_bit : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cq_cnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[8]_i_5_n_0\ : STD_LOGIC;
  signal cq_cnt_r_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \cq_cnt_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cq_cnt_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal cq_stable_r_i_1_n_0 : STD_LOGIC;
  signal cq_stable_r_i_2_n_0 : STD_LOGIC;
  signal cq_stable_r_i_3_n_0 : STD_LOGIC;
  signal \edge_adv_cal_start_r_i_1__0_n_0\ : STD_LOGIC;
  signal \^edge_adv_cal_start_r_reg_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_23_n_0\ : STD_LOGIC;
  signal \^eye_sz_cnt_r_reg[3]_0\ : STD_LOGIC;
  signal \^init_calib_complete\ : STD_LOGIC;
  signal init_calib_complete_ns : STD_LOGIC;
  signal init_calib_complete_r_i_11_n_0 : STD_LOGIC;
  signal init_calib_complete_r_i_6_n_0 : STD_LOGIC;
  signal init_calib_complete_r_i_7_n_0 : STD_LOGIC;
  signal init_calib_complete_r_i_8_n_0 : STD_LOGIC;
  signal init_calib_complete_r_i_9_n_0 : STD_LOGIC;
  signal init_calib_complete_r_rep_i_1_n_0 : STD_LOGIC;
  signal init_rd_addr0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \init_rd_addr0_r[12]_i_1_n_0\ : STD_LOGIC;
  signal init_rd_cmd : STD_LOGIC_VECTOR ( 0 to 0 );
  signal init_rd_cmd_ns : STD_LOGIC;
  signal \init_rd_cmd_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \init_rd_cmd_r[0]_i_3_n_0\ : STD_LOGIC;
  signal init_wr_addr1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal init_wr_addr1_ns : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \init_wr_addr1_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_addr1_r[9]_i_1_n_0\ : STD_LOGIC;
  signal init_wr_cmd_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal init_wr_cmd_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal init_wr_data0 : STD_LOGIC_VECTOR ( 71 downto 27 );
  signal \init_wr_data0_r[34]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_data0_r[70]_i_1_n_0\ : STD_LOGIC;
  signal \init_wr_data0_r[71]_i_2_n_0\ : STD_LOGIC;
  signal \^init_wr_data0_r_reg[71]_0\ : STD_LOGIC;
  signal init_wr_data1 : STD_LOGIC_VECTOR ( 71 downto 27 );
  signal \init_wr_data1_r[71]_i_2_n_0\ : STD_LOGIC;
  signal \init_wr_data1_r[71]_i_3_n_0\ : STD_LOGIC;
  signal \^iob_addr_rise0_reg[9]\ : STD_LOGIC;
  signal \^kill_rd_valid\ : STD_LOGIC;
  signal kill_rd_valid_r_i_1_n_0 : STD_LOGIC;
  signal kill_rd_valid_r_i_2_n_0 : STD_LOGIC;
  signal kill_rd_valid_r_i_3_n_0 : STD_LOGIC;
  signal kill_rd_valid_r_i_4_n_0 : STD_LOGIC;
  signal lanes_solid_ns : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lanes_solid_prev_ns : STD_LOGIC;
  signal lanes_solid_prev_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^lanes_solid_prev_r_reg[0]_0\ : STD_LOGIC;
  signal \lanes_solid_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \lanes_solid_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \lanes_solid_r_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phy_init_ns : STD_LOGIC;
  signal \phy_init_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \phy_init_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \phy_init_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_10_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_11_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_12_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_13_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_14_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_3_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_4_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_5_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_6_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_7_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_8_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_9_n_0\ : STD_LOGIC;
  signal \phy_init_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \phy_init_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \phy_init_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \phy_init_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \phy_init_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \phy_init_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \phy_init_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \phy_init_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \phy_init_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \phy_init_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \phy_init_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \phy_init_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \phy_init_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \phy_init_r_reg_n_0_[9]\ : STD_LOGIC;
  signal rdlvl_stg1_cal_bytes : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rdlvl_stg1_cal_bytes_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_stg1_cal_bytes_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_stg1_cal_bytes_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_stg1_cal_bytes_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_stg1_cal_bytes_r[3]_i_2_n_0\ : STD_LOGIC;
  signal rdlvl_stg1_start_r_i_1_n_0 : STD_LOGIC;
  signal rdlvl_stg1_start_r_i_2_n_0 : STD_LOGIC;
  signal rdlvl_stg1_start_r_i_3_n_0 : STD_LOGIC;
  signal rdlvl_stg1_start_r_i_4_n_0 : STD_LOGIC;
  signal rdlvl_stg1_start_r_i_5_n_0 : STD_LOGIC;
  signal rdlvl_stg1_start_r_i_6_n_0 : STD_LOGIC;
  signal \^rdlvl_stg1_start_r_reg_0\ : STD_LOGIC;
  signal \^rst_clk\ : STD_LOGIC;
  signal rst_r : STD_LOGIC;
  signal rst_stg1_ns : STD_LOGIC;
  signal rst_stg2_ns : STD_LOGIC;
  signal rst_stg2_ns3_out : STD_LOGIC;
  signal rst_stg2_r_i_2_n_0 : STD_LOGIC;
  signal seen_valid_ns : STD_LOGIC;
  signal \seen_valid_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \seen_valid_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \seen_valid_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \seen_valid_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \seen_valid_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \seen_valid_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \seen_valid_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \seen_valid_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \seen_valid_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \seen_valid_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \seen_valid_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \seen_valid_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \seen_valid_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \seen_valid_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \seen_valid_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \seen_valid_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \seen_valid_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \seen_valid_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \seen_valid_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \^seen_valid_r_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \seen_valid_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \seen_valid_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \seen_valid_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \seen_valid_r_reg_n_0_[3]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_cntr_ns : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sm_cntr_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_10_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_11_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_12_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_13_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_14_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_15_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_16_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_17_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_18_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_6_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_7_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_8_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_9_n_0\ : STD_LOGIC;
  signal \sm_cntr_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^sm_r_reg[0]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[9]\ : STD_LOGIC;
  signal victim_bit_r0 : STD_LOGIC;
  signal \^victim_bit_r_reg[0]_0\ : STD_LOGIC;
  signal victim_rot_done_ns9_out : STD_LOGIC;
  signal victim_rot_done_r : STD_LOGIC;
  signal victim_rot_done_r_i_10_n_0 : STD_LOGIC;
  signal victim_rot_done_r_i_4_n_0 : STD_LOGIC;
  signal victim_rot_done_r_i_9_n_0 : STD_LOGIC;
  signal wrcal_adj_rdy_ns : STD_LOGIC;
  signal wrcal_adj_rdy_r_i_2_n_0 : STD_LOGIC;
  signal \^wrcal_adj_rdy_r_reg_0\ : STD_LOGIC;
  signal wrcal_samp_cnt_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \wrcal_samp_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[11]_i_10_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[11]_i_4_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[11]_i_5_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[11]_i_6_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[11]_i_7_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[11]_i_8_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[11]_i_9_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wrcal_samp_cnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_cq_cnt_r_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cq_cnt_r_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wrcal_samp_cnt_r_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wrcal_samp_cnt_r_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \byte_sel_cnt[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \byte_sel_cnt[2]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \byte_sel_r[0]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of cal_stage2_start_r_i_2 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of calib_in_common_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \calib_sel[0]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \calib_sel[4]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \calib_zero_inputs[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of init_calib_complete_r_i_11 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of init_calib_complete_r_i_6 : label is "soft_lutpair90";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of init_calib_complete_r_reg : label is "init_calib_complete_r_reg";
  attribute ORIG_CELL_NAME of init_calib_complete_r_reg_rep : label is "init_calib_complete_r_reg";
  attribute SOFT_HLUTNM of \init_rd_cmd_r[0]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[11]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[12]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \init_wr_addr1_r[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \init_wr_data0_r[71]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_rd_cmd_n[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_wr_cmd_n[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \iob_addr_rise0[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \iob_addr_rise0[10]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \iob_addr_rise0[11]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \iob_addr_rise0[12]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \iob_addr_rise0[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \iob_addr_rise0[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \iob_addr_rise0[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \iob_addr_rise0[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \iob_addr_rise0[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \iob_addr_rise0[7]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \iob_addr_rise0[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \iob_addr_rise0[9]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \iob_addr_rise1[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \iob_addr_rise1[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \iob_addr_rise1[11]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \iob_addr_rise1[12]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \iob_addr_rise1[18]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \iob_addr_rise1[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \iob_addr_rise1[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \iob_addr_rise1[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \iob_addr_rise1[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \iob_addr_rise1[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \iob_addr_rise1[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \iob_addr_rise1[7]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \iob_addr_rise1[8]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \iob_addr_rise1[9]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of kill_rd_valid_r_i_3 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mux_bw_fall0_r[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mux_bw_fall0_r[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mux_bw_fall0_r[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mux_bw_fall0_r[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mux_bw_fall1_r[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mux_bw_fall1_r[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mux_bw_fall1_r[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mux_bw_fall1_r[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mux_bw_rise0_r[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mux_bw_rise0_r[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mux_bw_rise0_r[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mux_bw_rise0_r[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mux_bw_rise1_r[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mux_bw_rise1_r[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mux_bw_rise1_r[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mux_bw_rise1_r[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \phy_init_r[12]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \phy_init_r[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \phy_init_r[14]_i_10\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \phy_init_r[14]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \phy_init_r[14]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \phy_init_r[14]_i_6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \phy_init_r[14]_i_7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \phy_init_r[14]_i_8\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \phy_init_r[14]_i_9\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \phy_init_r[1]_i_3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \phy_init_r[3]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \phy_init_r[3]_i_5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \phy_init_r[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \phy_init_r[6]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \phy_init_r[7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of po_en_r_i_7 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of po_fine_enable_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of po_fine_inc_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \po_wait_r[3]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \po_wait_r[3]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rdlvl_stg1_cal_bytes_r[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of rdlvl_stg1_start_r_i_6 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of rst_stg2_r_i_3 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \seen_valid_r[3]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_cntr_r[0]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sm_cntr_r[2]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sm_cntr_r[3]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sm_cntr_r[4]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sm_cntr_r[4]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sm_cntr_r[5]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sm_cntr_r[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sm_cntr_r[7]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sm_cntr_r[8]_i_10\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sm_cntr_r[8]_i_12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sm_cntr_r[8]_i_15\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sm_cntr_r[8]_i_18\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sm_cntr_r[8]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sm_r[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \victim_bit_r[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \victim_bit_r[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \victim_bit_r[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \victim_bit_r[3]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of wrcal_adj_done_r_i_10 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of wrcal_adj_done_r_i_13 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of wrcal_adj_done_r_i_6 : label is "soft_lutpair67";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  Q(0) <= \^q\(0);
  cal_stage2_start_r_reg_0 <= \^cal_stage2_start_r_reg_0\;
  \calib_sel_reg[0]\ <= \^calib_sel_reg[0]\;
  \calib_sel_reg[4]\ <= \^calib_sel_reg[4]\;
  cmplx_rdcal_start <= \^cmplx_rdcal_start\;
  cmplx_seq_rst <= \^cmplx_seq_rst\;
  edge_adv_cal_start_r_reg_0 <= \^edge_adv_cal_start_r_reg_0\;
  \eye_sz_cnt_r_reg[3]_0\ <= \^eye_sz_cnt_r_reg[3]_0\;
  init_calib_complete <= \^init_calib_complete\;
  \init_wr_data0_r_reg[71]_0\ <= \^init_wr_data0_r_reg[71]_0\;
  \iob_addr_rise0_reg[9]\ <= \^iob_addr_rise0_reg[9]\;
  kill_rd_valid <= \^kill_rd_valid\;
  \lanes_solid_prev_r_reg[0]_0\ <= \^lanes_solid_prev_r_reg[0]_0\;
  rdlvl_stg1_start_r_reg_0 <= \^rdlvl_stg1_start_r_reg_0\;
  rst_clk <= \^rst_clk\;
  \seen_valid_r_reg[3]_0\(2 downto 0) <= \^seen_valid_r_reg[3]_0\(2 downto 0);
  \sm_r_reg[0]\ <= \^sm_r_reg[0]\;
  \victim_bit_r_reg[0]_0\ <= \^victim_bit_r_reg[0]_0\;
  wrcal_adj_rdy_r_reg_0 <= \^wrcal_adj_rdy_r_reg_0\;
\byte_sel_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20302000"
    )
        port map (
      I0 => \byte_sel_r_reg[0]\,
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => \^sm_r_reg[0]\,
      I3 => po_delay_done_reg_0,
      I4 => \byte_sel_cnt_reg[0]_0\,
      O => \byte_sel_cnt_reg[0]\
    );
\byte_sel_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A200FF00A20000"
    )
        port map (
      I0 => wrcal_adj_rdy_r_reg_1,
      I1 => \^wrcal_adj_rdy_r_reg_0\,
      I2 => \byte_sel_r_reg[1]_0\,
      I3 => \^calib_sel_reg[0]\,
      I4 => po_delay_done_reg_0,
      I5 => \byte_sel_cnt_reg[1]_0\,
      O => \byte_sel_cnt_reg[1]\
    );
\byte_sel_cnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^iob_addr_rise0_reg[9]\,
      I1 => \^sm_r_reg[0]\,
      O => \^calib_sel_reg[0]\
    );
\byte_sel_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFC"
    )
        port map (
      I0 => all_lanes_stg2_min_eyes_r,
      I1 => \lanes_solid_r_reg_n_0_[1]\,
      I2 => \lanes_solid_r_reg_n_0_[2]\,
      I3 => \lanes_solid_r_reg_n_0_[3]\,
      I4 => \sm_r_reg[2]\(0),
      O => \byte_sel_r_reg[1]\
    );
cal_stage2_start_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => init_calib_complete_r_i_9_n_0,
      I1 => cal_stage2_start_r_i_2_n_0,
      I2 => \phy_init_r_reg_n_0_[5]\,
      I3 => cal_stage2_start_r_i_3_n_0,
      I4 => \init_rd_cmd_r[0]_i_2_n_0\,
      I5 => \^cal_stage2_start_r_reg_0\,
      O => cal_stage2_start_r_i_1_n_0
    );
cal_stage2_start_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[4]\,
      I1 => \phy_init_r_reg_n_0_[14]\,
      I2 => \phy_init_r_reg_n_0_[6]\,
      O => cal_stage2_start_r_i_2_n_0
    );
cal_stage2_start_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[11]\,
      I1 => \phy_init_r_reg_n_0_[2]\,
      O => cal_stage2_start_r_i_3_n_0
    );
cal_stage2_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal_stage2_start_r_i_1_n_0,
      Q => \^cal_stage2_start_r_reg_0\,
      R => po_delay_done_reg
    );
calib_in_common_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => po_dec_done_reg,
      I1 => po_delay_done_reg_0,
      I2 => \^sm_r_reg[0]\,
      I3 => \^iob_addr_rise0_reg[9]\,
      O => calib_in_common_reg
    );
\calib_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000001FFFF"
    )
        port map (
      I0 => \^calib_sel_reg[0]\,
      I1 => \byte_sel_cnt_reg[2]\,
      I2 => \byte_sel_cnt_reg[1]_0\,
      I3 => \byte_sel_cnt_reg[0]_0\,
      I4 => \calib_sel[0]_i_2_n_0\,
      I5 => wrcal_adj_rdy_r_reg_2,
      O => \calib_sel_reg[0]_0\
    );
\calib_sel[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^sm_r_reg[0]\,
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => po_delay_done_reg_0,
      I3 => po_dec_done_reg,
      O => \calib_sel[0]_i_2_n_0\
    );
\calib_sel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000404040404"
    )
        port map (
      I0 => \^iob_addr_rise0_reg[9]\,
      I1 => \^sm_r_reg[0]\,
      I2 => po_delay_done_reg_0,
      I3 => \byte_sel_cnt_reg[2]\,
      I4 => \byte_sel_cnt_reg[1]_0\,
      I5 => po_dec_done_reg,
      O => \calib_sel_reg[4]_0\(0)
    );
\calib_sel[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011001500"
    )
        port map (
      I0 => \^iob_addr_rise0_reg[9]\,
      I1 => wrcal_stg3,
      I2 => \byte_sel_r_reg[1]_0\,
      I3 => \^wrcal_adj_rdy_r_reg_0\,
      I4 => \byte_sel_r_reg[0]_0\,
      I5 => \^calib_sel_reg[4]\,
      O => \calib_sel_reg[4]_0\(1)
    );
\calib_sel[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^sm_r_reg[0]\,
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => po_delay_done_reg_0,
      O => \^calib_sel_reg[4]\
    );
\calib_zero_inputs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA8FFFF"
    )
        port map (
      I0 => po_dec_done_reg,
      I1 => \byte_sel_cnt_reg[1]_0\,
      I2 => \byte_sel_cnt_reg[2]\,
      I3 => po_delay_done_reg_0,
      I4 => \^sm_r_reg[0]\,
      I5 => \^iob_addr_rise0_reg[9]\,
      O => \calib_zero_inputs_reg[2]\(0)
    );
\calib_zero_inputs[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFEFEF"
    )
        port map (
      I0 => po_dec_done_reg,
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => \^sm_r_reg[0]\,
      I3 => \byte_sel_r_reg[0]_1\,
      I4 => po_delay_done_reg_0,
      O => \calib_zero_inputs_reg[2]\(1)
    );
\cmplx_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(0),
      Q => cmplx_addr_r(0),
      R => '0'
    );
\cmplx_addr_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_victim_bit(1),
      Q => \^d\(1),
      R => '0'
    );
\cmplx_addr_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_victim_bit(2),
      Q => \^d\(2),
      R => '0'
    );
\cmplx_addr_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_victim_bit(3),
      Q => \^d\(3),
      R => '0'
    );
\cmplx_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(1),
      Q => cmplx_addr_r(1),
      R => '0'
    );
\cmplx_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(2),
      Q => cmplx_addr_r(2),
      R => '0'
    );
\cmplx_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(3),
      Q => cmplx_addr_r(3),
      R => '0'
    );
\cmplx_addr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(4),
      Q => cmplx_addr_r(4),
      R => '0'
    );
\cmplx_addr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(5),
      Q => cmplx_addr_r(5),
      R => '0'
    );
\cmplx_addr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(6),
      Q => cmplx_addr_r(6),
      R => '0'
    );
\cmplx_addr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(7),
      Q => cmplx_addr_r(7),
      R => '0'
    );
\cmplx_addr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(8),
      Q => cmplx_addr_r(8),
      R => '0'
    );
\cmplx_addr_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_victim_bit(0),
      Q => \^d\(0),
      R => '0'
    );
cmplx_rdcal_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rdlvl_stg1_cal_bytes_r[3]_i_1_n_0\,
      Q => \^cmplx_rdcal_start\,
      R => '0'
    );
\cq_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => cq_stable_r_i_2_n_0,
      I1 => cq_stable_r_i_3_n_0,
      I2 => cq_cnt_r_reg(7),
      I3 => cq_cnt_r_reg(8),
      I4 => cq_cnt_r_reg(1),
      O => sel
    );
\cq_cnt_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(3),
      O => \cq_cnt_r[0]_i_3_n_0\
    );
\cq_cnt_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(2),
      O => \cq_cnt_r[0]_i_4_n_0\
    );
\cq_cnt_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(1),
      O => \cq_cnt_r[0]_i_5_n_0\
    );
\cq_cnt_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cq_cnt_r_reg(0),
      O => \cq_cnt_r[0]_i_6_n_0\
    );
\cq_cnt_r[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(12),
      O => \cq_cnt_r[12]_i_2_n_0\
    );
\cq_cnt_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(7),
      O => \cq_cnt_r[4]_i_2_n_0\
    );
\cq_cnt_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(6),
      O => \cq_cnt_r[4]_i_3_n_0\
    );
\cq_cnt_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(5),
      O => \cq_cnt_r[4]_i_4_n_0\
    );
\cq_cnt_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(4),
      O => \cq_cnt_r[4]_i_5_n_0\
    );
\cq_cnt_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(11),
      O => \cq_cnt_r[8]_i_2_n_0\
    );
\cq_cnt_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(10),
      O => \cq_cnt_r[8]_i_3_n_0\
    );
\cq_cnt_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(9),
      O => \cq_cnt_r[8]_i_4_n_0\
    );
\cq_cnt_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cq_cnt_r_reg(8),
      O => \cq_cnt_r[8]_i_5_n_0\
    );
\cq_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[0]_i_2_n_7\,
      Q => cq_cnt_r_reg(0),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cq_cnt_r_reg[0]_i_2_n_0\,
      CO(2) => \cq_cnt_r_reg[0]_i_2_n_1\,
      CO(1) => \cq_cnt_r_reg[0]_i_2_n_2\,
      CO(0) => \cq_cnt_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cq_cnt_r_reg[0]_i_2_n_4\,
      O(2) => \cq_cnt_r_reg[0]_i_2_n_5\,
      O(1) => \cq_cnt_r_reg[0]_i_2_n_6\,
      O(0) => \cq_cnt_r_reg[0]_i_2_n_7\,
      S(3) => \cq_cnt_r[0]_i_3_n_0\,
      S(2) => \cq_cnt_r[0]_i_4_n_0\,
      S(1) => \cq_cnt_r[0]_i_5_n_0\,
      S(0) => \cq_cnt_r[0]_i_6_n_0\
    );
\cq_cnt_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[8]_i_1_n_5\,
      Q => cq_cnt_r_reg(10),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[8]_i_1_n_4\,
      Q => cq_cnt_r_reg(11),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[12]_i_1_n_7\,
      Q => cq_cnt_r_reg(12),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cq_cnt_r_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_cq_cnt_r_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cq_cnt_r_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cq_cnt_r_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \cq_cnt_r[12]_i_2_n_0\
    );
\cq_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[0]_i_2_n_6\,
      Q => cq_cnt_r_reg(1),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[0]_i_2_n_5\,
      Q => cq_cnt_r_reg(2),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[0]_i_2_n_4\,
      Q => cq_cnt_r_reg(3),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[4]_i_1_n_7\,
      Q => cq_cnt_r_reg(4),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cq_cnt_r_reg[0]_i_2_n_0\,
      CO(3) => \cq_cnt_r_reg[4]_i_1_n_0\,
      CO(2) => \cq_cnt_r_reg[4]_i_1_n_1\,
      CO(1) => \cq_cnt_r_reg[4]_i_1_n_2\,
      CO(0) => \cq_cnt_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cq_cnt_r_reg[4]_i_1_n_4\,
      O(2) => \cq_cnt_r_reg[4]_i_1_n_5\,
      O(1) => \cq_cnt_r_reg[4]_i_1_n_6\,
      O(0) => \cq_cnt_r_reg[4]_i_1_n_7\,
      S(3) => \cq_cnt_r[4]_i_2_n_0\,
      S(2) => \cq_cnt_r[4]_i_3_n_0\,
      S(1) => \cq_cnt_r[4]_i_4_n_0\,
      S(0) => \cq_cnt_r[4]_i_5_n_0\
    );
\cq_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[4]_i_1_n_6\,
      Q => cq_cnt_r_reg(5),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[4]_i_1_n_5\,
      Q => cq_cnt_r_reg(6),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[4]_i_1_n_4\,
      Q => cq_cnt_r_reg(7),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[8]_i_1_n_7\,
      Q => cq_cnt_r_reg(8),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cq_cnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cq_cnt_r_reg[4]_i_1_n_0\,
      CO(3) => \cq_cnt_r_reg[8]_i_1_n_0\,
      CO(2) => \cq_cnt_r_reg[8]_i_1_n_1\,
      CO(1) => \cq_cnt_r_reg[8]_i_1_n_2\,
      CO(0) => \cq_cnt_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cq_cnt_r_reg[8]_i_1_n_4\,
      O(2) => \cq_cnt_r_reg[8]_i_1_n_5\,
      O(1) => \cq_cnt_r_reg[8]_i_1_n_6\,
      O(0) => \cq_cnt_r_reg[8]_i_1_n_7\,
      S(3) => \cq_cnt_r[8]_i_2_n_0\,
      S(2) => \cq_cnt_r[8]_i_3_n_0\,
      S(1) => \cq_cnt_r[8]_i_4_n_0\,
      S(0) => \cq_cnt_r[8]_i_5_n_0\
    );
\cq_cnt_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \cq_cnt_r_reg[8]_i_1_n_6\,
      Q => cq_cnt_r_reg(9),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
cq_stable_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => cq_stable_r_i_2_n_0,
      I1 => cq_stable_r_i_3_n_0,
      I2 => cq_cnt_r_reg(7),
      I3 => cq_cnt_r_reg(8),
      I4 => cq_cnt_r_reg(1),
      O => cq_stable_r_i_1_n_0
    );
cq_stable_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => cq_cnt_r_reg(11),
      I1 => cq_cnt_r_reg(3),
      I2 => cq_cnt_r_reg(2),
      I3 => cq_cnt_r_reg(9),
      I4 => cq_cnt_r_reg(4),
      I5 => cq_cnt_r_reg(0),
      O => cq_stable_r_i_2_n_0
    );
cq_stable_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => cq_cnt_r_reg(6),
      I1 => cq_cnt_r_reg(5),
      I2 => cq_cnt_r_reg(12),
      I3 => cq_cnt_r_reg(10),
      O => cq_stable_r_i_3_n_0
    );
cq_stable_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cq_stable_r_i_1_n_0,
      Q => \^sm_r_reg[0]\,
      R => rstdiv0_sync_r1_reg_rep
    );
\data_valid_shftr_r_reg[1]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^cmplx_seq_rst\,
      I1 => cmplx_pause,
      I2 => \^victim_bit_r_reg[0]_0\,
      O => \data_valid_shftr_r_reg[2]\
    );
\edge_adv_cal_start_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^edge_adv_cal_start_r_reg_0\,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0\,
      I2 => rst_stg2_ns3_out,
      O => \edge_adv_cal_start_r_i_1__0_n_0\
    );
edge_adv_cal_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \edge_adv_cal_start_r_i_1__0_n_0\,
      Q => \^edge_adv_cal_start_r_reg_0\,
      R => po_delay_done_reg
    );
\eye_sz_cnt_r[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFCFF0B0B0C0F"
    )
        port map (
      I0 => \eye_sz_cnt_r[15]_i_23_n_0\,
      I1 => \sm_r_reg[2]\(0),
      I2 => \sm_r_reg[2]\(1),
      I3 => \^q\(0),
      I4 => \sm_r_reg[2]\(2),
      I5 => \^eye_sz_cnt_r_reg[3]_0\,
      O => \eye_sz_cnt_r_reg[3]\
    );
\eye_sz_cnt_r[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \lanes_solid_r_reg_n_0_[2]\,
      I2 => \lanes_solid_r_reg_n_0_[1]\,
      I3 => \lanes_solid_r_reg_n_0_[3]\,
      I4 => po_su_rdy_r_reg,
      O => \eye_sz_cnt_r_reg[12]\
    );
\eye_sz_cnt_r[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \lanes_solid_r_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => \lanes_solid_r_reg_n_0_[3]\,
      I3 => \byte_sel_r_reg[0]_0\,
      I4 => \byte_sel_r_reg[1]_0\,
      I5 => \lanes_solid_r_reg_n_0_[1]\,
      O => \^eye_sz_cnt_r_reg[3]_0\
    );
\eye_sz_cnt_r[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => \lanes_solid_r_reg_n_0_[3]\,
      I1 => \lanes_solid_r_reg_n_0_[1]\,
      I2 => \lanes_solid_r_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => solid_valid_r,
      I5 => po_adj_done_r2_reg,
      O => \eye_sz_cnt_r[15]_i_23_n_0\
    );
init_calib_complete_r_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[14]\,
      I1 => \phy_init_r_reg_n_0_[4]\,
      O => init_calib_complete_r_i_11_n_0
    );
init_calib_complete_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \simp_min_eye_r_reg[1]\,
      I1 => init_calib_complete_r_i_6_n_0,
      I2 => \phy_init_r_reg_n_0_[8]\,
      I3 => init_calib_complete_r_i_7_n_0,
      I4 => init_calib_complete_r_i_8_n_0,
      I5 => init_calib_complete_r_i_9_n_0,
      O => init_calib_complete_ns
    );
init_calib_complete_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sm_cntr_r_reg__0\(8),
      I1 => \sm_cntr_r_reg__0\(6),
      I2 => \sm_cntr_r[7]_i_2_n_0\,
      I3 => \sm_cntr_r_reg__0\(7),
      O => init_calib_complete_r_i_6_n_0
    );
init_calib_complete_r_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[2]\,
      I1 => \phy_init_r_reg_n_0_[11]\,
      I2 => \phy_init_r_reg_n_0_[5]\,
      O => init_calib_complete_r_i_7_n_0
    );
init_calib_complete_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[6]\,
      I1 => init_calib_complete_r_i_11_n_0,
      I2 => \phy_init_r_reg_n_0_[13]\,
      I3 => \phy_init_r_reg_n_0_[12]\,
      I4 => \phy_init_r_reg_n_0_[7]\,
      I5 => \phy_init_r_reg_n_0_[9]\,
      O => init_calib_complete_r_i_8_n_0
    );
init_calib_complete_r_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[0]\,
      I1 => \phy_init_r_reg_n_0_[3]\,
      I2 => \phy_init_r_reg_n_0_[1]\,
      I3 => \phy_init_r_reg_n_0_[10]\,
      O => init_calib_complete_r_i_9_n_0
    );
init_calib_complete_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_ns,
      Q => \^init_calib_complete\,
      R => po_delay_done_reg
    );
init_calib_complete_r_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_calib_complete_r_rep_i_1_n_0,
      Q => \^iob_addr_rise0_reg[9]\,
      R => po_delay_done_reg
    );
init_calib_complete_r_rep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \simp_min_eye_r_reg[1]\,
      I1 => init_calib_complete_r_i_6_n_0,
      I2 => \phy_init_r_reg_n_0_[8]\,
      I3 => init_calib_complete_r_i_7_n_0,
      I4 => init_calib_complete_r_i_8_n_0,
      I5 => init_calib_complete_r_i_9_n_0,
      O => init_calib_complete_r_rep_i_1_n_0
    );
\init_rd_addr0_r[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[11]\,
      I1 => \phy_init_r_reg_n_0_[10]\,
      I2 => \init_wr_data1_r[71]_i_2_n_0\,
      I3 => \phy_init_r_reg_n_0_[14]\,
      O => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(0),
      Q => init_rd_addr0(0),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_victim_bit(1),
      Q => init_rd_addr0(10),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_victim_bit(2),
      Q => init_rd_addr0(11),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_victim_bit(3),
      Q => init_rd_addr0(12),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(1),
      Q => init_rd_addr0(1),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(2),
      Q => init_rd_addr0(2),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(3),
      Q => init_rd_addr0(3),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(4),
      Q => init_rd_addr0(4),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(5),
      Q => init_rd_addr0(5),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(6),
      Q => init_rd_addr0(6),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(7),
      Q => init_rd_addr0(7),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_addr_r_reg[8]\(8),
      Q => init_rd_addr0(8),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_addr0_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_victim_bit(0),
      Q => init_rd_addr0(9),
      R => \init_rd_addr0_r[12]_i_1_n_0\
    );
\init_rd_cmd_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => init_calib_complete_r_i_9_n_0,
      I1 => \init_rd_cmd_r[0]_i_2_n_0\,
      I2 => \phy_init_r_reg_n_0_[6]\,
      I3 => \init_rd_cmd_r[0]_i_3_n_0\,
      O => init_rd_cmd_ns
    );
\init_rd_cmd_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[13]\,
      I1 => \phy_init_r_reg_n_0_[12]\,
      I2 => \phy_init_r_reg_n_0_[7]\,
      I3 => \phy_init_r_reg_n_0_[9]\,
      I4 => \phy_init_r_reg_n_0_[8]\,
      O => \init_rd_cmd_r[0]_i_2_n_0\
    );
\init_rd_cmd_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000030001033C"
    )
        port map (
      I0 => cmplx_pause,
      I1 => \phy_init_r_reg_n_0_[14]\,
      I2 => \phy_init_r_reg_n_0_[4]\,
      I3 => \phy_init_r_reg_n_0_[5]\,
      I4 => \phy_init_r_reg_n_0_[11]\,
      I5 => \phy_init_r_reg_n_0_[2]\,
      O => \init_rd_cmd_r[0]_i_3_n_0\
    );
\init_rd_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_rd_cmd_ns,
      Q => init_rd_cmd(0),
      R => po_delay_done_reg
    );
\init_wr_addr1_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(1),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[10]_i_1_n_0\
    );
\init_wr_addr1_r[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(2),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[11]_i_1_n_0\
    );
\init_wr_addr1_r[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(3),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[12]_i_1_n_0\
    );
\init_wr_addr1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_addr_r(1),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[1]_i_1_n_0\
    );
\init_wr_addr1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_addr_r(2),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[2]_i_1_n_0\
    );
\init_wr_addr1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_addr_r(3),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[3]_i_1_n_0\
    );
\init_wr_addr1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_addr_r(4),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[4]_i_1_n_0\
    );
\init_wr_addr1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_addr_r(5),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[5]_i_1_n_0\
    );
\init_wr_addr1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_addr_r(6),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[6]_i_1_n_0\
    );
\init_wr_addr1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_addr_r(7),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[7]_i_1_n_0\
    );
\init_wr_addr1_r[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_addr_r(8),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[8]_i_1_n_0\
    );
\init_wr_addr1_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(0),
      I1 => init_wr_addr1_ns(12),
      O => \init_wr_addr1_r[9]_i_1_n_0\
    );
\init_wr_addr1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_addr_r(0),
      Q => init_wr_addr1(0),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[10]_i_1_n_0\,
      Q => init_wr_addr1(10),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[11]_i_1_n_0\,
      Q => init_wr_addr1(11),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[12]_i_1_n_0\,
      Q => init_wr_addr1(12),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[1]_i_1_n_0\,
      Q => init_wr_addr1(1),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[2]_i_1_n_0\,
      Q => init_wr_addr1(2),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[3]_i_1_n_0\,
      Q => init_wr_addr1(3),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[4]_i_1_n_0\,
      Q => init_wr_addr1(4),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[5]_i_1_n_0\,
      Q => init_wr_addr1(5),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[6]_i_1_n_0\,
      Q => init_wr_addr1(6),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[7]_i_1_n_0\,
      Q => init_wr_addr1(7),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[8]_i_1_n_0\,
      Q => init_wr_addr1(8),
      R => init_wr_addr1_ns(12)
    );
\init_wr_addr1_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_wr_addr1_r[9]_i_1_n_0\,
      Q => init_wr_addr1(9),
      R => init_wr_addr1_ns(12)
    );
\init_wr_cmd_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040540"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[0]\,
      I1 => init_calib_complete_r_i_6_n_0,
      I2 => \phy_init_r_reg_n_0_[10]\,
      I3 => \phy_init_r_reg_n_0_[1]\,
      I4 => \phy_init_r_reg_n_0_[3]\,
      I5 => \init_wr_data0_r[71]_i_2_n_0\,
      O => init_wr_cmd_ns(1)
    );
\init_wr_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_wr_cmd_ns(1),
      Q => init_wr_cmd_0(1),
      R => po_delay_done_reg
    );
\init_wr_data0_r[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AAAAAAA"
    )
        port map (
      I0 => \^init_wr_data0_r_reg[71]_0\,
      I1 => \seen_valid_r_reg_n_0_[2]\,
      I2 => \seen_valid_r_reg_n_0_[1]\,
      I3 => \seen_valid_r_reg_n_0_[3]\,
      I4 => \seen_valid_r_reg_n_0_[0]\,
      I5 => rdlvl_stg1_done_r_reg_0,
      O => \init_wr_data0_r[34]_i_1_n_0\
    );
\init_wr_data0_r[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => \seen_valid_r_reg_n_0_[2]\,
      I1 => \seen_valid_r_reg_n_0_[1]\,
      I2 => \seen_valid_r_reg_n_0_[3]\,
      I3 => \seen_valid_r_reg_n_0_[0]\,
      I4 => rdlvl_stg1_done_r_reg_0,
      I5 => \^init_wr_data0_r_reg[71]_0\,
      O => \init_wr_data0_r[70]_i_1_n_0\
    );
\init_wr_data0_r[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[10]\,
      I1 => \phy_init_r_reg_n_0_[1]\,
      I2 => \phy_init_r_reg_n_0_[3]\,
      I3 => \phy_init_r_reg_n_0_[0]\,
      I4 => \init_wr_data0_r[71]_i_2_n_0\,
      O => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data0_r[71]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wrcal_adj_rdy_r_i_2_n_0,
      I1 => \phy_init_r_reg_n_0_[6]\,
      I2 => \phy_init_r_reg_n_0_[14]\,
      I3 => \phy_init_r_reg_n_0_[4]\,
      O => \init_wr_data0_r[71]_i_2_n_0\
    );
\init_wr_data0_r_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(0),
      Q => init_wr_data0(27),
      S => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data0_r_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[1]\,
      Q => init_wr_data0(28),
      S => \init_wr_data0_r[34]_i_1_n_0\
    );
\init_wr_data0_r_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(1),
      Q => init_wr_data0(29),
      S => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data0_r_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[3]\,
      Q => init_wr_data0(30),
      S => \init_wr_data0_r[34]_i_1_n_0\
    );
\init_wr_data0_r_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(2),
      Q => init_wr_data0(31),
      S => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data0_r_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[5]\,
      Q => init_wr_data0(32),
      S => \init_wr_data0_r[34]_i_1_n_0\
    );
\init_wr_data0_r_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(3),
      Q => init_wr_data0(33),
      S => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data0_r_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[7]\,
      Q => init_wr_data0(34),
      S => \init_wr_data0_r[34]_i_1_n_0\
    );
\init_wr_data0_r_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(4),
      Q => init_wr_data0(35),
      S => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data0_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(5),
      Q => init_wr_data0(63),
      R => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data0_r_reg[64]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[10]\,
      Q => init_wr_data0(64),
      S => \init_wr_data0_r[70]_i_1_n_0\
    );
\init_wr_data0_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(6),
      Q => init_wr_data0(65),
      R => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data0_r_reg[66]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[12]\,
      Q => init_wr_data0(66),
      S => \init_wr_data0_r[70]_i_1_n_0\
    );
\init_wr_data0_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(7),
      Q => init_wr_data0(67),
      R => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data0_r_reg[68]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[14]\,
      Q => init_wr_data0(68),
      S => \init_wr_data0_r[70]_i_1_n_0\
    );
\init_wr_data0_r_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(8),
      Q => init_wr_data0(69),
      R => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data0_r_reg[70]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[16]\,
      Q => init_wr_data0(70),
      S => \init_wr_data0_r[70]_i_1_n_0\
    );
\init_wr_data0_r_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(9),
      Q => init_wr_data0(71),
      R => \^init_wr_data0_r_reg[71]_0\
    );
\init_wr_data1_r[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \init_wr_data1_r[71]_i_2_n_0\,
      I1 => \phy_init_r_reg_n_0_[14]\,
      I2 => \phy_init_r_reg_n_0_[11]\,
      I3 => \phy_init_r_reg_n_0_[10]\,
      O => init_wr_addr1_ns(12)
    );
\init_wr_data1_r[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \init_wr_data1_r[71]_i_3_n_0\,
      I1 => \phy_init_r_reg_n_0_[1]\,
      I2 => victim_rot_done_r_i_9_n_0,
      I3 => \phy_init_r_reg_n_0_[6]\,
      I4 => \phy_init_r_reg_n_0_[2]\,
      I5 => \phy_init_r_reg_n_0_[7]\,
      O => \init_wr_data1_r[71]_i_2_n_0\
    );
\init_wr_data1_r[71]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[8]\,
      I1 => \phy_init_r_reg_n_0_[12]\,
      I2 => \phy_init_r_reg_n_0_[13]\,
      I3 => \phy_init_r_reg_n_0_[3]\,
      I4 => \phy_init_r_reg_n_0_[4]\,
      I5 => \phy_init_r_reg_n_0_[5]\,
      O => \init_wr_data1_r[71]_i_3_n_0\
    );
\init_wr_data1_r_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(10),
      Q => init_wr_data1(27),
      S => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(11),
      Q => init_wr_data1(28),
      S => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(12),
      Q => init_wr_data1(29),
      S => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(13),
      Q => init_wr_data1(30),
      S => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(14),
      Q => init_wr_data1(31),
      S => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(15),
      Q => init_wr_data1(32),
      S => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(16),
      Q => init_wr_data1(33),
      S => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(17),
      Q => init_wr_data1(34),
      S => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(18),
      Q => init_wr_data1(35),
      S => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(19),
      Q => init_wr_data1(63),
      R => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(20),
      Q => init_wr_data1(64),
      R => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(21),
      Q => init_wr_data1(65),
      R => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(22),
      Q => init_wr_data1(66),
      R => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(23),
      Q => init_wr_data1(67),
      R => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(24),
      Q => init_wr_data1(68),
      R => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(25),
      Q => init_wr_data1(69),
      R => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(26),
      Q => init_wr_data1(70),
      R => init_wr_addr1_ns(12)
    );
\init_wr_data1_r_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_burst_bytes_r_reg[35]\(27),
      Q => init_wr_data1(71),
      R => init_wr_addr1_ns(12)
    );
\int_rd_cmd_n[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => app_rd_cmd0,
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_cmd(0),
      O => p_1_out(0)
    );
\int_wr_cmd_n[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_cmd_0(1),
      O => \int_wr_cmd_n_reg[1]\
    );
\iob_addr_rise0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(0),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(0),
      O => \iob_addr_rise0_reg[12]\(0)
    );
\iob_addr_rise0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(10),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(10),
      O => \iob_addr_rise0_reg[12]\(10)
    );
\iob_addr_rise0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(11),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(11),
      O => \iob_addr_rise0_reg[12]\(11)
    );
\iob_addr_rise0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(12),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(12),
      O => \iob_addr_rise0_reg[12]\(12)
    );
\iob_addr_rise0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(1),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(1),
      O => \iob_addr_rise0_reg[12]\(1)
    );
\iob_addr_rise0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(2),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(2),
      O => \iob_addr_rise0_reg[12]\(2)
    );
\iob_addr_rise0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(3),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(3),
      O => \iob_addr_rise0_reg[12]\(3)
    );
\iob_addr_rise0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(4),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(4),
      O => \iob_addr_rise0_reg[12]\(4)
    );
\iob_addr_rise0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(5),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(5),
      O => \iob_addr_rise0_reg[12]\(5)
    );
\iob_addr_rise0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(6),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(6),
      O => \iob_addr_rise0_reg[12]\(6)
    );
\iob_addr_rise0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(7),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(7),
      O => \iob_addr_rise0_reg[12]\(7)
    );
\iob_addr_rise0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(8),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(8),
      O => \iob_addr_rise0_reg[12]\(8)
    );
\iob_addr_rise0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_rd_addr0(9),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_rd_addr0(9),
      O => \iob_addr_rise0_reg[12]\(9)
    );
\iob_addr_rise1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(0),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(0),
      O => wr_addr1_r(0)
    );
\iob_addr_rise1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(10),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(10),
      O => wr_addr1_r(10)
    );
\iob_addr_rise1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(11),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(11),
      O => wr_addr1_r(11)
    );
\iob_addr_rise1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(12),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(12),
      O => wr_addr1_r(12)
    );
\iob_addr_rise1[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^iob_addr_rise0_reg[9]\,
      O => \iob_addr_rise1_reg[18]\
    );
\iob_addr_rise1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(1),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(1),
      O => wr_addr1_r(1)
    );
\iob_addr_rise1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(2),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(2),
      O => wr_addr1_r(2)
    );
\iob_addr_rise1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(3),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(3),
      O => wr_addr1_r(3)
    );
\iob_addr_rise1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(4),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(4),
      O => wr_addr1_r(4)
    );
\iob_addr_rise1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(5),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(5),
      O => wr_addr1_r(5)
    );
\iob_addr_rise1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(6),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(6),
      O => wr_addr1_r(6)
    );
\iob_addr_rise1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(7),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(7),
      O => wr_addr1_r(7)
    );
\iob_addr_rise1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(8),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(8),
      O => wr_addr1_r(8)
    );
\iob_addr_rise1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wr_addr0(9),
      I1 => \^iob_addr_rise0_reg[9]\,
      I2 => init_wr_addr1(9),
      O => wr_addr1_r(9)
    );
kill_rd_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFA0EFEF20A02020"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[10]\,
      I1 => init_wr_addr1_ns(12),
      I2 => victim_rot_done_r,
      I3 => kill_rd_valid_r_i_2_n_0,
      I4 => init_calib_complete_r_i_6_n_0,
      I5 => \^kill_rd_valid\,
      O => kill_rd_valid_r_i_1_n_0
    );
kill_rd_valid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => kill_rd_valid_r_i_3_n_0,
      I1 => \phy_init_r_reg_n_0_[9]\,
      I2 => \phy_init_r_reg_n_0_[3]\,
      I3 => \phy_init_r_reg_n_0_[8]\,
      I4 => kill_rd_valid_r_i_4_n_0,
      I5 => \phy_init_r[1]_i_2_n_0\,
      O => kill_rd_valid_r_i_2_n_0
    );
kill_rd_valid_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[0]\,
      I1 => \phy_init_r_reg_n_0_[5]\,
      I2 => \phy_init_r_reg_n_0_[14]\,
      I3 => \phy_init_r_reg_n_0_[11]\,
      I4 => \phy_init_r_reg_n_0_[4]\,
      O => kill_rd_valid_r_i_3_n_0
    );
kill_rd_valid_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[13]\,
      I1 => \phy_init_r_reg_n_0_[12]\,
      O => kill_rd_valid_r_i_4_n_0
    );
kill_rd_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => kill_rd_valid_r_i_1_n_0,
      Q => \^kill_rd_valid\,
      R => po_delay_done_reg
    );
\lanes_solid_prev_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^lanes_solid_prev_r_reg[0]_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__4_0\,
      O => lanes_solid_prev_ns
    );
\lanes_solid_prev_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \init_wr_data0_r[71]_i_2_n_0\,
      I1 => \phy_init_r_reg_n_0_[10]\,
      I2 => \phy_init_r_reg_n_0_[0]\,
      I3 => \phy_init_r_reg_n_0_[1]\,
      I4 => \phy_init_r_reg_n_0_[3]\,
      I5 => po_delay_done_reg,
      O => \^lanes_solid_prev_r_reg[0]_0\
    );
\lanes_solid_prev_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => lanes_solid_prev_ns,
      D => \^q\(0),
      Q => lanes_solid_prev_r(0),
      R => '0'
    );
\lanes_solid_prev_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => lanes_solid_prev_ns,
      D => \lanes_solid_r_reg_n_0_[1]\,
      Q => lanes_solid_prev_r(1),
      R => '0'
    );
\lanes_solid_prev_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => lanes_solid_prev_ns,
      D => \lanes_solid_r_reg_n_0_[2]\,
      Q => lanes_solid_prev_r(2),
      R => '0'
    );
\lanes_solid_prev_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => lanes_solid_prev_ns,
      D => \lanes_solid_r_reg_n_0_[3]\,
      Q => lanes_solid_prev_r(3),
      R => '0'
    );
\lanes_solid_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seen_valid_r[0]_i_2_n_0\,
      O => lanes_solid_ns(0)
    );
\lanes_solid_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seen_valid_r[1]_i_2_n_0\,
      O => lanes_solid_ns(1)
    );
\lanes_solid_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seen_valid_r[2]_i_2_n_0\,
      O => lanes_solid_ns(2)
    );
\lanes_solid_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seen_valid_r[3]_i_6_n_0\,
      O => lanes_solid_ns(3)
    );
\lanes_solid_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => lanes_solid_ns(0),
      Q => \^q\(0),
      R => '0'
    );
\lanes_solid_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => lanes_solid_ns(1),
      Q => \lanes_solid_r_reg_n_0_[1]\,
      R => '0'
    );
\lanes_solid_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => lanes_solid_ns(2),
      Q => \lanes_solid_r_reg_n_0_[2]\,
      R => '0'
    );
\lanes_solid_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => lanes_solid_ns(3),
      Q => \lanes_solid_r_reg_n_0_[3]\,
      R => '0'
    );
\mux_bw_fall0_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(8),
      I3 => \^init_calib_complete\,
      O => \mux_bw_fall0_r_reg[3]\(0)
    );
\mux_bw_fall0_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(9),
      I3 => \^init_calib_complete\,
      O => \mux_bw_fall0_r_reg[3]\(1)
    );
\mux_bw_fall0_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(10),
      I3 => \^init_calib_complete\,
      O => \mux_bw_fall0_r_reg[3]\(2)
    );
\mux_bw_fall0_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(11),
      I3 => \^init_calib_complete\,
      O => \mux_bw_fall0_r_reg[3]\(3)
    );
\mux_bw_fall1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(0),
      I3 => \^init_calib_complete\,
      O => \mux_bw_fall1_r_reg[3]\(0)
    );
\mux_bw_fall1_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(1),
      I3 => \^init_calib_complete\,
      O => \mux_bw_fall1_r_reg[3]\(1)
    );
\mux_bw_fall1_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(2),
      I3 => \^init_calib_complete\,
      O => \mux_bw_fall1_r_reg[3]\(2)
    );
\mux_bw_fall1_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(3),
      I3 => \^init_calib_complete\,
      O => \mux_bw_fall1_r_reg[3]\(3)
    );
\mux_bw_rise0_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(12),
      I3 => \^init_calib_complete\,
      O => \mux_bw_rise0_r_reg[3]\(0)
    );
\mux_bw_rise0_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(13),
      I3 => \^init_calib_complete\,
      O => \mux_bw_rise0_r_reg[3]\(1)
    );
\mux_bw_rise0_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(14),
      I3 => \^init_calib_complete\,
      O => \mux_bw_rise0_r_reg[3]\(2)
    );
\mux_bw_rise0_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(15),
      I3 => \^init_calib_complete\,
      O => \mux_bw_rise0_r_reg[3]\(3)
    );
\mux_bw_rise1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(4),
      I3 => \^init_calib_complete\,
      O => \mux_bw_rise1_r_reg[3]\(0)
    );
\mux_bw_rise1_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(5),
      I3 => \^init_calib_complete\,
      O => \mux_bw_rise1_r_reg[3]\(1)
    );
\mux_bw_rise1_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(6),
      I3 => \^init_calib_complete\,
      O => \mux_bw_rise1_r_reg[3]\(2)
    );
\mux_bw_rise1_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_bw_n0(7),
      I3 => \^init_calib_complete\,
      O => \mux_bw_rise1_r_reg[3]\(3)
    );
\mux_data_fall0_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(72),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(27),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(0)
    );
\mux_data_fall0_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(82),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(28),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(10)
    );
\mux_data_fall0_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(83),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(29),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(11)
    );
\mux_data_fall0_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(84),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(30),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(12)
    );
\mux_data_fall0_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(85),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(31),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(13)
    );
\mux_data_fall0_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(86),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(32),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(14)
    );
\mux_data_fall0_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(87),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(33),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(15)
    );
\mux_data_fall0_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(88),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(34),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(16)
    );
\mux_data_fall0_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(89),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(35),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(17)
    );
\mux_data_fall0_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(90),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(27),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(18)
    );
\mux_data_fall0_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(91),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(28),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(19)
    );
\mux_data_fall0_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(73),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(28),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(1)
    );
\mux_data_fall0_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(92),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(29),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(20)
    );
\mux_data_fall0_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(93),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(30),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(21)
    );
\mux_data_fall0_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(94),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(31),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(22)
    );
\mux_data_fall0_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(95),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(32),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(23)
    );
\mux_data_fall0_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(96),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(33),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(24)
    );
\mux_data_fall0_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(97),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(34),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(25)
    );
\mux_data_fall0_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(98),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(35),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(26)
    );
\mux_data_fall0_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(99),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(27),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(27)
    );
\mux_data_fall0_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(100),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(28),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(28)
    );
\mux_data_fall0_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(101),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(29),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(29)
    );
\mux_data_fall0_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(74),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(29),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(2)
    );
\mux_data_fall0_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(102),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(30),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(30)
    );
\mux_data_fall0_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(103),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(31),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(31)
    );
\mux_data_fall0_r[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(104),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(32),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(32)
    );
\mux_data_fall0_r[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(105),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(33),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(33)
    );
\mux_data_fall0_r[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(106),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(34),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(34)
    );
\mux_data_fall0_r[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(107),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(35),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(35)
    );
\mux_data_fall0_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(75),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(30),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(3)
    );
\mux_data_fall0_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(76),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(31),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(4)
    );
\mux_data_fall0_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(77),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(32),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(5)
    );
\mux_data_fall0_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(78),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(33),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(6)
    );
\mux_data_fall0_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(79),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(34),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(7)
    );
\mux_data_fall0_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(80),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(35),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(8)
    );
\mux_data_fall0_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(81),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(27),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall0_r_reg[35]\(9)
    );
\mux_data_fall1_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(0),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(27),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(0)
    );
\mux_data_fall1_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(10),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(28),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(10)
    );
\mux_data_fall1_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(11),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(29),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(11)
    );
\mux_data_fall1_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(12),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(30),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(12)
    );
\mux_data_fall1_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(13),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(31),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(13)
    );
\mux_data_fall1_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(14),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(32),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(14)
    );
\mux_data_fall1_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(15),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(33),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(15)
    );
\mux_data_fall1_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(16),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(34),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(16)
    );
\mux_data_fall1_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(17),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(35),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(17)
    );
\mux_data_fall1_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(18),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(27),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(18)
    );
\mux_data_fall1_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(19),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(28),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(19)
    );
\mux_data_fall1_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(1),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(28),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(1)
    );
\mux_data_fall1_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(20),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(29),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(20)
    );
\mux_data_fall1_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(21),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(30),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(21)
    );
\mux_data_fall1_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(22),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(31),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(22)
    );
\mux_data_fall1_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(23),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(32),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(23)
    );
\mux_data_fall1_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(24),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(33),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(24)
    );
\mux_data_fall1_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(25),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(34),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(25)
    );
\mux_data_fall1_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(26),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(35),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(26)
    );
\mux_data_fall1_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(27),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(27),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(27)
    );
\mux_data_fall1_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(28),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(28),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(28)
    );
\mux_data_fall1_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(29),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(29),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(29)
    );
\mux_data_fall1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(2),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(29),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(2)
    );
\mux_data_fall1_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(30),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(30),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(30)
    );
\mux_data_fall1_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(31),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(31),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(31)
    );
\mux_data_fall1_r[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(32),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(32),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(32)
    );
\mux_data_fall1_r[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(33),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(33),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(33)
    );
\mux_data_fall1_r[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(34),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(34),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(34)
    );
\mux_data_fall1_r[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(35),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(35),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(35)
    );
\mux_data_fall1_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(3),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(30),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(3)
    );
\mux_data_fall1_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(4),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(31),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(4)
    );
\mux_data_fall1_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(5),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(32),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(5)
    );
\mux_data_fall1_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(6),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(33),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(6)
    );
\mux_data_fall1_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(7),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(34),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(7)
    );
\mux_data_fall1_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(8),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(35),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(8)
    );
\mux_data_fall1_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(9),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(27),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_fall1_r_reg[35]\(9)
    );
\mux_data_rise0_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(108),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(63),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(0)
    );
\mux_data_rise0_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(118),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(64),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(10)
    );
\mux_data_rise0_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(119),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(65),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(11)
    );
\mux_data_rise0_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(120),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(66),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(12)
    );
\mux_data_rise0_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(121),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(67),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(13)
    );
\mux_data_rise0_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(122),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(68),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(14)
    );
\mux_data_rise0_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(123),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(69),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(15)
    );
\mux_data_rise0_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(124),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(70),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(16)
    );
\mux_data_rise0_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(125),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(71),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(17)
    );
\mux_data_rise0_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(126),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(63),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(18)
    );
\mux_data_rise0_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(127),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(64),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(19)
    );
\mux_data_rise0_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(109),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(64),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(1)
    );
\mux_data_rise0_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(128),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(65),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(20)
    );
\mux_data_rise0_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(129),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(66),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(21)
    );
\mux_data_rise0_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(130),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(67),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(22)
    );
\mux_data_rise0_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(131),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(68),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(23)
    );
\mux_data_rise0_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(132),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(69),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(24)
    );
\mux_data_rise0_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(133),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(70),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(25)
    );
\mux_data_rise0_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(134),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(71),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(26)
    );
\mux_data_rise0_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(135),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(63),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(27)
    );
\mux_data_rise0_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(136),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(64),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(28)
    );
\mux_data_rise0_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(137),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(65),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(29)
    );
\mux_data_rise0_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(110),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(65),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(2)
    );
\mux_data_rise0_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(138),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(66),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(30)
    );
\mux_data_rise0_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(139),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(67),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(31)
    );
\mux_data_rise0_r[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(140),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(68),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(32)
    );
\mux_data_rise0_r[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(141),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(69),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(33)
    );
\mux_data_rise0_r[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(142),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(70),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(34)
    );
\mux_data_rise0_r[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(143),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(71),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(35)
    );
\mux_data_rise0_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(111),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(66),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(3)
    );
\mux_data_rise0_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(112),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(67),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(4)
    );
\mux_data_rise0_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(113),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(68),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(5)
    );
\mux_data_rise0_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(114),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(69),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(6)
    );
\mux_data_rise0_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(115),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(70),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(7)
    );
\mux_data_rise0_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(116),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(71),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(8)
    );
\mux_data_rise0_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(117),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data0(63),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise0_r_reg[35]\(9)
    );
\mux_data_rise1_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(36),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(63),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(0)
    );
\mux_data_rise1_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(46),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(64),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(10)
    );
\mux_data_rise1_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(47),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(65),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(11)
    );
\mux_data_rise1_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(48),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(66),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(12)
    );
\mux_data_rise1_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(49),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(67),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(13)
    );
\mux_data_rise1_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(50),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(68),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(14)
    );
\mux_data_rise1_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(51),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(69),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(15)
    );
\mux_data_rise1_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(52),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(70),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(16)
    );
\mux_data_rise1_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(53),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(71),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(17)
    );
\mux_data_rise1_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(54),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(63),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(18)
    );
\mux_data_rise1_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(55),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(64),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(19)
    );
\mux_data_rise1_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(37),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(64),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(1)
    );
\mux_data_rise1_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(56),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(65),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(20)
    );
\mux_data_rise1_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(57),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(66),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(21)
    );
\mux_data_rise1_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(58),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(67),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(22)
    );
\mux_data_rise1_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(59),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(68),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(23)
    );
\mux_data_rise1_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(60),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(69),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(24)
    );
\mux_data_rise1_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(61),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(70),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(25)
    );
\mux_data_rise1_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(62),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(71),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(26)
    );
\mux_data_rise1_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(63),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(63),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(27)
    );
\mux_data_rise1_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(64),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(64),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(28)
    );
\mux_data_rise1_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(65),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(65),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(29)
    );
\mux_data_rise1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(38),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(65),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(2)
    );
\mux_data_rise1_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(66),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(66),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(30)
    );
\mux_data_rise1_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(67),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(67),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(31)
    );
\mux_data_rise1_r[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(68),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(68),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(32)
    );
\mux_data_rise1_r[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(69),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(69),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(33)
    );
\mux_data_rise1_r[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(70),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(70),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(34)
    );
\mux_data_rise1_r[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(71),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(71),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(35)
    );
\mux_data_rise1_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(39),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(66),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(3)
    );
\mux_data_rise1_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(40),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(67),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(4)
    );
\mux_data_rise1_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(41),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(68),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(5)
    );
\mux_data_rise1_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(42),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(69),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(6)
    );
\mux_data_rise1_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(43),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(70),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(7)
    );
\mux_data_rise1_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(44),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(71),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(8)
    );
\mux_data_rise1_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000E000E000"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => app_wr_cmd1,
      I2 => app_wr_data0(45),
      I3 => \^init_calib_complete\,
      I4 => init_wr_data1(63),
      I5 => init_wr_cmd_0(1),
      O => \mux_data_rise1_r_reg[35]\(9)
    );
\next_lane_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0F0D0DFDFF5D5D"
    )
        port map (
      I0 => rdlvl_stg1_cal_bytes(2),
      I1 => \rdlvl_work_lane_r_reg[1]\(1),
      I2 => first_lane_r,
      I3 => \rdlvl_work_lane_r_reg[1]\(0),
      I4 => \^seen_valid_r_reg[3]_0\(1),
      I5 => \^seen_valid_r_reg[3]_0\(0),
      O => \next_lane_r_reg[2]\
    );
\pause_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFAFFFFFFEF"
    )
        port map (
      I0 => \init_wr_data1_r[71]_i_2_n_0\,
      I1 => victim_rot_done_r,
      I2 => \phy_init_r_reg_n_0_[10]\,
      I3 => \phy_init_r_reg_n_0_[14]\,
      I4 => po_delay_done_reg,
      I5 => \phy_init_r_reg_n_0_[11]\,
      O => \^cmplx_seq_rst\
    );
\phy_init_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[9]\,
      I1 => init_calib_complete_r_i_6_n_0,
      O => \phy_init_r[10]_i_1_n_0\
    );
\phy_init_r[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[9]\,
      I1 => init_calib_complete_r_i_6_n_0,
      O => \phy_init_r[12]_i_1_n_0\
    );
\phy_init_r[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[14]\,
      I1 => edge_adv_cal_done_reg,
      O => \phy_init_r[13]_i_1_n_0\
    );
\phy_init_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA88888"
    )
        port map (
      I0 => \phy_init_r[14]_i_3_n_0\,
      I1 => \phy_init_r[14]_i_4_n_0\,
      I2 => \phy_init_r_reg_n_0_[14]\,
      I3 => \phy_init_r_reg_n_0_[4]\,
      I4 => init_calib_complete_r_i_6_n_0,
      I5 => edge_adv_cal_done_reg,
      O => phy_init_ns
    );
\phy_init_r[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[10]\,
      I1 => \phy_init_r_reg_n_0_[11]\,
      I2 => \phy_init_r_reg_n_0_[12]\,
      I3 => \phy_init_r_reg_n_0_[13]\,
      I4 => \phy_init_r_reg_n_0_[14]\,
      O => \phy_init_r[14]_i_10_n_0\
    );
\phy_init_r[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8F8F8F8F8"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[10]\,
      I1 => victim_rot_done_r,
      I2 => \phy_init_r_reg_n_0_[1]\,
      I3 => \phy_init_r_reg_n_0_[2]\,
      I4 => \phy_init_r_reg_n_0_[11]\,
      I5 => rdlvl_stg1_done_r_reg_0,
      O => \phy_init_r[14]_i_11_n_0\
    );
\phy_init_r[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[9]\,
      I1 => cal_done_reg,
      I2 => \phy_init_r_reg_n_0_[4]\,
      I3 => K_is_at_center,
      I4 => \phy_init_r[14]_i_13_n_0\,
      I5 => \phy_init_r[14]_i_14_n_0\,
      O => \phy_init_r[14]_i_12_n_0\
    );
\phy_init_r[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[6]\,
      I1 => wrcal_adj_done_r_reg_2,
      O => \phy_init_r[14]_i_13_n_0\
    );
\phy_init_r[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[5]\,
      I1 => \phy_init_r_reg_n_0_[0]\,
      O => \phy_init_r[14]_i_14_n_0\
    );
\phy_init_r[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[4]\,
      I1 => K_is_at_center,
      O => \phy_init_r[14]_i_2_n_0\
    );
\phy_init_r[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010012"
    )
        port map (
      I0 => \phy_init_r[14]_i_5_n_0\,
      I1 => \phy_init_r[14]_i_6_n_0\,
      I2 => \phy_init_r[14]_i_7_n_0\,
      I3 => \phy_init_r[14]_i_8_n_0\,
      I4 => \phy_init_r[14]_i_9_n_0\,
      I5 => \phy_init_r[14]_i_10_n_0\,
      O => \phy_init_r[14]_i_3_n_0\
    );
\phy_init_r[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[7]\,
      I1 => \phy_init_r_reg_n_0_[9]\,
      I2 => \phy_init_r_reg_n_0_[3]\,
      I3 => init_calib_complete_r_i_6_n_0,
      I4 => \phy_init_r[14]_i_11_n_0\,
      I5 => \phy_init_r[14]_i_12_n_0\,
      O => \phy_init_r[14]_i_4_n_0\
    );
\phy_init_r[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[0]\,
      I1 => \phy_init_r_reg_n_0_[1]\,
      I2 => \phy_init_r_reg_n_0_[2]\,
      I3 => \phy_init_r_reg_n_0_[3]\,
      I4 => \phy_init_r_reg_n_0_[4]\,
      O => \phy_init_r[14]_i_5_n_0\
    );
\phy_init_r[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[0]\,
      I1 => \phy_init_r_reg_n_0_[1]\,
      I2 => \phy_init_r_reg_n_0_[2]\,
      I3 => \phy_init_r_reg_n_0_[3]\,
      I4 => \phy_init_r_reg_n_0_[4]\,
      O => \phy_init_r[14]_i_6_n_0\
    );
\phy_init_r[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[5]\,
      I1 => \phy_init_r_reg_n_0_[6]\,
      I2 => \phy_init_r_reg_n_0_[7]\,
      I3 => \phy_init_r_reg_n_0_[8]\,
      I4 => \phy_init_r_reg_n_0_[9]\,
      O => \phy_init_r[14]_i_7_n_0\
    );
\phy_init_r[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[5]\,
      I1 => \phy_init_r_reg_n_0_[6]\,
      I2 => \phy_init_r_reg_n_0_[7]\,
      I3 => \phy_init_r_reg_n_0_[8]\,
      I4 => \phy_init_r_reg_n_0_[9]\,
      O => \phy_init_r[14]_i_8_n_0\
    );
\phy_init_r[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[10]\,
      I1 => \phy_init_r_reg_n_0_[11]\,
      I2 => \phy_init_r_reg_n_0_[12]\,
      I3 => \phy_init_r_reg_n_0_[13]\,
      I4 => \phy_init_r_reg_n_0_[14]\,
      O => \phy_init_r[14]_i_9_n_0\
    );
\phy_init_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \phy_init_r[1]_i_2_n_0\,
      I1 => \phy_init_r[1]_i_3_n_0\,
      I2 => \phy_init_r_reg_n_0_[3]\,
      I3 => \phy_init_r_reg_n_0_[9]\,
      I4 => \phy_init_r_reg_n_0_[5]\,
      I5 => \phy_init_r[3]_i_3_n_0\,
      O => \phy_init_r[1]_i_1_n_0\
    );
\phy_init_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[7]\,
      I1 => \phy_init_r_reg_n_0_[2]\,
      I2 => \phy_init_r_reg_n_0_[6]\,
      I3 => \phy_init_r_reg_n_0_[10]\,
      I4 => \phy_init_r_reg_n_0_[1]\,
      O => \phy_init_r[1]_i_2_n_0\
    );
\phy_init_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[4]\,
      I1 => \phy_init_r_reg_n_0_[11]\,
      I2 => \phy_init_r_reg_n_0_[14]\,
      O => \phy_init_r[1]_i_3_n_0\
    );
\phy_init_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF100000FF10"
    )
        port map (
      I0 => \phy_init_r[3]_i_2_n_0\,
      I1 => K_is_at_center,
      I2 => \phy_init_r_reg_n_0_[4]\,
      I3 => \phy_init_r_reg_n_0_[2]\,
      I4 => \phy_init_r_reg_n_0_[0]\,
      I5 => \phy_init_r[3]_i_3_n_0\,
      O => \phy_init_r[3]_i_1_n_0\
    );
\phy_init_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wrcal_samp_cnt_r(2),
      I1 => wrcal_samp_cnt_r(3),
      I2 => wrcal_samp_cnt_r(1),
      I3 => wrcal_samp_cnt_r(0),
      I4 => \phy_init_r[3]_i_4_n_0\,
      I5 => \phy_init_r[3]_i_5_n_0\,
      O => \phy_init_r[3]_i_2_n_0\
    );
\phy_init_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \seen_valid_r_reg_n_0_[2]\,
      I1 => \seen_valid_r_reg_n_0_[1]\,
      I2 => \seen_valid_r_reg_n_0_[3]\,
      I3 => \seen_valid_r_reg_n_0_[0]\,
      O => \phy_init_r[3]_i_3_n_0\
    );
\phy_init_r[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wrcal_samp_cnt_r(4),
      I1 => wrcal_samp_cnt_r(5),
      I2 => wrcal_samp_cnt_r(6),
      I3 => wrcal_samp_cnt_r(7),
      O => \phy_init_r[3]_i_4_n_0\
    );
\phy_init_r[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => wrcal_samp_cnt_r(8),
      I1 => wrcal_samp_cnt_r(9),
      I2 => wrcal_samp_cnt_r(11),
      I3 => wrcal_samp_cnt_r(10),
      O => \phy_init_r[3]_i_5_n_0\
    );
\phy_init_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[4]\,
      I1 => \phy_init_r[6]_i_2_n_0\,
      I2 => K_is_at_center,
      O => \phy_init_r[6]_i_1_n_0\
    );
\phy_init_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \phy_init_r[6]_i_3_n_0\,
      I1 => wrcal_samp_cnt_r(4),
      I2 => wrcal_samp_cnt_r(5),
      I3 => wrcal_samp_cnt_r(0),
      I4 => wrcal_samp_cnt_r(3),
      I5 => \phy_init_r[6]_i_4_n_0\,
      O => \phy_init_r[6]_i_2_n_0\
    );
\phy_init_r[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wrcal_samp_cnt_r(8),
      I1 => wrcal_samp_cnt_r(6),
      I2 => wrcal_samp_cnt_r(10),
      I3 => wrcal_samp_cnt_r(9),
      O => \phy_init_r[6]_i_3_n_0\
    );
\phy_init_r[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => wrcal_samp_cnt_r(1),
      I1 => wrcal_samp_cnt_r(11),
      I2 => wrcal_samp_cnt_r(7),
      I3 => wrcal_samp_cnt_r(2),
      O => \phy_init_r[6]_i_4_n_0\
    );
\phy_init_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[14]\,
      I1 => edge_adv_cal_done_reg,
      O => \phy_init_r[7]_i_1_n_0\
    );
\phy_init_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r_reg_n_0_[6]\,
      Q => \phy_init_r_reg_n_0_[0]\,
      S => po_delay_done_reg
    );
\phy_init_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r[10]_i_1_n_0\,
      Q => \phy_init_r_reg_n_0_[10]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r_reg_n_0_[10]\,
      Q => \phy_init_r_reg_n_0_[11]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r[12]_i_1_n_0\,
      Q => \phy_init_r_reg_n_0_[12]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r[13]_i_1_n_0\,
      Q => \phy_init_r_reg_n_0_[13]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r[14]_i_2_n_0\,
      Q => \phy_init_r_reg_n_0_[14]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r[1]_i_1_n_0\,
      Q => \phy_init_r_reg_n_0_[1]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r_reg_n_0_[1]\,
      Q => \phy_init_r_reg_n_0_[2]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r[3]_i_1_n_0\,
      Q => \phy_init_r_reg_n_0_[3]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r_reg_n_0_[3]\,
      Q => \phy_init_r_reg_n_0_[4]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r_reg_n_0_[7]\,
      Q => \phy_init_r_reg_n_0_[5]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r[6]_i_1_n_0\,
      Q => \phy_init_r_reg_n_0_[6]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r[7]_i_1_n_0\,
      Q => \phy_init_r_reg_n_0_[7]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r_reg_n_0_[11]\,
      Q => \phy_init_r_reg_n_0_[8]\,
      R => po_delay_done_reg
    );
\phy_init_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => phy_init_ns,
      D => \phy_init_r_reg_n_0_[5]\,
      Q => \phy_init_r_reg_n_0_[9]\,
      R => po_delay_done_reg
    );
po_en_r_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^sm_r_reg[0]\,
      I1 => mmcm_edge_detect_rdy_r_reg,
      I2 => done_r_reg,
      O => po_en_r_reg
    );
po_fine_enable_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF75"
    )
        port map (
      I0 => \^sm_r_reg[0]\,
      I1 => \^wrcal_adj_rdy_r_reg_0\,
      I2 => po_delay_done_reg_0,
      I3 => \^iob_addr_rise0_reg[9]\,
      O => po_fine_enable_reg
    );
po_fine_inc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => wrcal_inc,
      I1 => \^wrcal_adj_rdy_r_reg_0\,
      I2 => \^sm_r_reg[0]\,
      I3 => \^iob_addr_rise0_reg[9]\,
      I4 => po_delay_done_reg_0,
      O => po_fine_inc_reg
    );
po_sel_fine_oclk_delay_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0A000A00000000"
    )
        port map (
      I0 => po_sel_fine_oclk_delay_reg_0,
      I1 => wrcal_stg3,
      I2 => \^iob_addr_rise0_reg[9]\,
      I3 => po_delay_done_reg_0,
      I4 => \^wrcal_adj_rdy_r_reg_0\,
      I5 => \^sm_r_reg[0]\,
      O => po_sel_fine_oclk_delay_reg
    );
\po_wait_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^sm_r_reg[0]\,
      I1 => po_en_r_reg_0,
      I2 => po_su_rdy_r_reg,
      O => \po_wait_r_reg[3]_0\
    );
\po_wait_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sm_r_reg[0]\,
      I1 => new_command,
      O => \po_wait_r_reg[3]\
    );
\rdlvl_stg1_cal_bytes_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seen_valid_r_reg_n_0_[0]\,
      O => \rdlvl_stg1_cal_bytes_r[0]_i_1_n_0\
    );
\rdlvl_stg1_cal_bytes_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seen_valid_r_reg_n_0_[1]\,
      O => \rdlvl_stg1_cal_bytes_r[1]_i_1_n_0\
    );
\rdlvl_stg1_cal_bytes_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seen_valid_r_reg_n_0_[2]\,
      O => \rdlvl_stg1_cal_bytes_r[2]_i_1_n_0\
    );
\rdlvl_stg1_cal_bytes_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504550404045504"
    )
        port map (
      I0 => po_delay_done_reg,
      I1 => victim_rot_done_r,
      I2 => init_wr_addr1_ns(12),
      I3 => \^cmplx_rdcal_start\,
      I4 => rdlvl_stg1_done_r_reg_0,
      I5 => \init_rd_addr0_r[12]_i_1_n_0\,
      O => \rdlvl_stg1_cal_bytes_r[3]_i_1_n_0\
    );
\rdlvl_stg1_cal_bytes_r[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seen_valid_r_reg_n_0_[3]\,
      O => \rdlvl_stg1_cal_bytes_r[3]_i_2_n_0\
    );
\rdlvl_stg1_cal_bytes_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \rdlvl_stg1_cal_bytes_r[0]_i_1_n_0\,
      Q => \^seen_valid_r_reg[3]_0\(0),
      S => \rdlvl_stg1_cal_bytes_r[3]_i_1_n_0\
    );
\rdlvl_stg1_cal_bytes_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \rdlvl_stg1_cal_bytes_r[1]_i_1_n_0\,
      Q => \^seen_valid_r_reg[3]_0\(1),
      S => \rdlvl_stg1_cal_bytes_r[3]_i_1_n_0\
    );
\rdlvl_stg1_cal_bytes_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \rdlvl_stg1_cal_bytes_r[2]_i_1_n_0\,
      Q => rdlvl_stg1_cal_bytes(2),
      S => \rdlvl_stg1_cal_bytes_r[3]_i_1_n_0\
    );
\rdlvl_stg1_cal_bytes_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \rdlvl_stg1_cal_bytes_r[3]_i_2_n_0\,
      Q => \^seen_valid_r_reg[3]_0\(2),
      S => \rdlvl_stg1_cal_bytes_r[3]_i_1_n_0\
    );
rdlvl_stg1_start_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAFFEAEAEA00"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[1]\,
      I1 => victim_rot_done_r,
      I2 => \phy_init_r_reg_n_0_[10]\,
      I3 => rdlvl_stg1_start_r_i_2_n_0,
      I4 => rdlvl_stg1_start_r_i_3_n_0,
      I5 => \^rdlvl_stg1_start_r_reg_0\,
      O => rdlvl_stg1_start_r_i_1_n_0
    );
rdlvl_stg1_start_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000040004F0"
    )
        port map (
      I0 => init_calib_complete_r_i_6_n_0,
      I1 => cal_done_reg,
      I2 => \phy_init_r_reg_n_0_[0]\,
      I3 => \phy_init_r_reg_n_0_[9]\,
      I4 => \phy_init_r[3]_i_3_n_0\,
      I5 => rdlvl_stg1_start_r_i_4_n_0,
      O => rdlvl_stg1_start_r_i_2_n_0
    );
rdlvl_stg1_start_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => rdlvl_stg1_start_r_i_5_n_0,
      I1 => \seen_valid_r[3]_i_5_n_0\,
      I2 => \phy_init_r_reg_n_0_[10]\,
      I3 => \phy_init_r_reg_n_0_[1]\,
      I4 => rdlvl_stg1_start_r_i_6_n_0,
      I5 => \seen_valid_r[3]_i_3_n_0\,
      O => rdlvl_stg1_start_r_i_3_n_0
    );
rdlvl_stg1_start_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[5]\,
      I1 => \phy_init_r_reg_n_0_[4]\,
      I2 => \seen_valid_r[3]_i_5_n_0\,
      I3 => \phy_init_r_reg_n_0_[14]\,
      I4 => \phy_init_r_reg_n_0_[11]\,
      I5 => \phy_init_r[1]_i_2_n_0\,
      O => rdlvl_stg1_start_r_i_4_n_0
    );
rdlvl_stg1_start_r_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => victim_rot_done_r,
      I1 => init_wr_addr1_ns(12),
      O => rdlvl_stg1_start_r_i_5_n_0
    );
rdlvl_stg1_start_r_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[6]\,
      I1 => \phy_init_r_reg_n_0_[2]\,
      I2 => \phy_init_r_reg_n_0_[7]\,
      O => rdlvl_stg1_start_r_i_6_n_0
    );
rdlvl_stg1_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_start_r_i_1_n_0,
      Q => \^rdlvl_stg1_start_r_reg_0\,
      R => po_delay_done_reg
    );
\rdlvl_work_lane_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdlvl_stg1_start_r_reg_0\,
      I1 => rdlvl_stg1_start_r,
      O => \left_r_reg[0]\
    );
rst_clk_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sm_r_reg[0]\,
      O => \^rst_clk\
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rstdiv0_sync_r1_reg_rep__4_0\,
      Q => rst_r,
      R => '0'
    );
rst_stg1_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF01FFFFFF01FF"
    )
        port map (
      I0 => init_wr_addr1_ns(12),
      I1 => po_delay_done_reg,
      I2 => victim_rot_done_r,
      I3 => \^sm_r_reg[0]\,
      I4 => wrcal_adj_done_r_reg_2,
      I5 => \phy_init_r[3]_i_3_n_0\,
      O => rst_stg1_ns
    );
rst_stg1_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rst_stg1_ns,
      Q => rdlvl_stg1_done_r_reg,
      R => '0'
    );
rst_stg2_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C008080"
    )
        port map (
      I0 => wrcal_adj_done_r_reg_2,
      I1 => rst_stg2_r_i_2_n_0,
      I2 => \phy_init_r_reg_n_0_[6]\,
      I3 => rst_stg2_ns3_out,
      I4 => \phy_init_r_reg_n_0_[4]\,
      O => rst_stg2_ns
    );
rst_stg2_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[14]\,
      I1 => \phy_init_r_reg_n_0_[0]\,
      I2 => \phy_init_r_reg_n_0_[3]\,
      I3 => \phy_init_r_reg_n_0_[1]\,
      I4 => \phy_init_r_reg_n_0_[10]\,
      I5 => wrcal_adj_rdy_r_i_2_n_0,
      O => rst_stg2_r_i_2_n_0
    );
rst_stg2_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => init_calib_complete_r_i_6_n_0,
      I1 => edge_adv_cal_done_reg,
      I2 => \phy_init_r[3]_i_2_n_0\,
      I3 => K_is_at_center,
      O => rst_stg2_ns3_out
    );
rst_stg2_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => rst_stg2_ns,
      Q => clkdiv_phase_cal_done_5r_reg,
      S => po_delay_done_reg
    );
\seen_valid_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \seen_valid_r_reg_n_0_[0]\,
      I1 => \seen_valid_r[0]_i_2_n_0\,
      I2 => \^seen_valid_r_reg[3]_0\(0),
      O => \seen_valid_r[0]_i_1_n_0\
    );
\seen_valid_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00515555"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[11]\,
      I1 => \seen_valid_r[0]_i_3_n_0\,
      I2 => \seen_valid_r[0]_i_4_n_0\,
      I3 => lanes_solid_prev_r(0),
      I4 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[10]\,
      O => \seen_valid_r[0]_i_2_n_0\
    );
\seen_valid_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8880"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[4]\,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[3]\,
      I2 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[2]\,
      I3 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[1]\,
      I4 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[5]\,
      I5 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[6]\,
      O => \seen_valid_r[0]_i_3_n_0\
    );
\seen_valid_r[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[9]\,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[7]\,
      I2 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[8]\,
      O => \seen_valid_r[0]_i_4_n_0\
    );
\seen_valid_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \seen_valid_r_reg_n_0_[1]\,
      I1 => \seen_valid_r[1]_i_2_n_0\,
      I2 => \^seen_valid_r_reg[3]_0\(1),
      O => \seen_valid_r[1]_i_1_n_0\
    );
\seen_valid_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00515555"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[11]\,
      I1 => \seen_valid_r[1]_i_3_n_0\,
      I2 => \seen_valid_r[1]_i_4_n_0\,
      I3 => lanes_solid_prev_r(1),
      I4 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[10]\,
      O => \seen_valid_r[1]_i_2_n_0\
    );
\seen_valid_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8880"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[4]\,
      I1 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[3]\,
      I2 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[2]\,
      I3 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[1]\,
      I4 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[5]\,
      I5 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[6]\,
      O => \seen_valid_r[1]_i_3_n_0\
    );
\seen_valid_r[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[9]\,
      I1 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[7]\,
      I2 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[8]\,
      O => \seen_valid_r[1]_i_4_n_0\
    );
\seen_valid_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \seen_valid_r_reg_n_0_[2]\,
      I1 => \seen_valid_r[2]_i_2_n_0\,
      I2 => rdlvl_stg1_cal_bytes(2),
      O => \seen_valid_r[2]_i_1_n_0\
    );
\seen_valid_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00515555"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[11]\,
      I1 => \seen_valid_r[2]_i_3_n_0\,
      I2 => \seen_valid_r[2]_i_4_n_0\,
      I3 => lanes_solid_prev_r(2),
      I4 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[10]\,
      O => \seen_valid_r[2]_i_2_n_0\
    );
\seen_valid_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8880"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[4]\,
      I1 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[3]\,
      I2 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[2]\,
      I3 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[1]\,
      I4 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[5]\,
      I5 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[6]\,
      O => \seen_valid_r[2]_i_3_n_0\
    );
\seen_valid_r[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[8]\,
      I1 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[7]\,
      I2 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[9]\,
      O => \seen_valid_r[2]_i_4_n_0\
    );
\seen_valid_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \seen_valid_r[3]_i_3_n_0\,
      I1 => \phy_init_r_reg_n_0_[10]\,
      I2 => \phy_init_r_reg_n_0_[1]\,
      I3 => \phy_init_r_reg_n_0_[6]\,
      I4 => \seen_valid_r[3]_i_4_n_0\,
      I5 => \seen_valid_r[3]_i_5_n_0\,
      O => seen_valid_ns
    );
\seen_valid_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \seen_valid_r_reg_n_0_[3]\,
      I1 => \seen_valid_r[3]_i_6_n_0\,
      I2 => \^seen_valid_r_reg[3]_0\(2),
      O => \seen_valid_r[3]_i_2_n_0\
    );
\seen_valid_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[9]\,
      I1 => \phy_init_r_reg_n_0_[4]\,
      I2 => \phy_init_r_reg_n_0_[11]\,
      I3 => \phy_init_r_reg_n_0_[14]\,
      I4 => \phy_init_r_reg_n_0_[5]\,
      I5 => \phy_init_r_reg_n_0_[0]\,
      O => \seen_valid_r[3]_i_3_n_0\
    );
\seen_valid_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[7]\,
      I1 => \phy_init_r_reg_n_0_[2]\,
      O => \seen_valid_r[3]_i_4_n_0\
    );
\seen_valid_r[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[3]\,
      I1 => \phy_init_r_reg_n_0_[13]\,
      I2 => \phy_init_r_reg_n_0_[12]\,
      I3 => \phy_init_r_reg_n_0_[8]\,
      O => \seen_valid_r[3]_i_5_n_0\
    );
\seen_valid_r[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00515555"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[11]\,
      I1 => \seen_valid_r[3]_i_7_n_0\,
      I2 => \seen_valid_r[3]_i_8_n_0\,
      I3 => lanes_solid_prev_r(3),
      I4 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[10]\,
      O => \seen_valid_r[3]_i_6_n_0\
    );
\seen_valid_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8880"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[4]\,
      I1 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[3]\,
      I2 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[2]\,
      I3 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[1]\,
      I4 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[5]\,
      I5 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[6]\,
      O => \seen_valid_r[3]_i_7_n_0\
    );
\seen_valid_r[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[8]\,
      I1 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[7]\,
      I2 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[9]\,
      O => \seen_valid_r[3]_i_8_n_0\
    );
\seen_valid_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => seen_valid_ns,
      D => \seen_valid_r[0]_i_1_n_0\,
      Q => \seen_valid_r_reg_n_0_[0]\,
      R => po_delay_done_reg
    );
\seen_valid_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => seen_valid_ns,
      D => \seen_valid_r[1]_i_1_n_0\,
      Q => \seen_valid_r_reg_n_0_[1]\,
      R => po_delay_done_reg
    );
\seen_valid_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => seen_valid_ns,
      D => \seen_valid_r[2]_i_1_n_0\,
      Q => \seen_valid_r_reg_n_0_[2]\,
      R => po_delay_done_reg
    );
\seen_valid_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => seen_valid_ns,
      D => \seen_valid_r[3]_i_2_n_0\,
      Q => \seen_valid_r_reg_n_0_[3]\,
      R => po_delay_done_reg
    );
\seg_run_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cmplx_seq_rst\,
      I1 => pause_r_reg,
      O => SR(0)
    );
\simp_min_eye_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmplx_rdcal_start\,
      I1 => \next_lane_r_reg[2]_0\(0),
      O => \simp_min_eye_r_reg[0]\
    );
\sm_cntr_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF1"
    )
        port map (
      I0 => K_is_at_center,
      I1 => \sm_cntr_r[4]_i_4_n_0\,
      I2 => \sm_cntr_r[8]_i_5_n_0\,
      I3 => \sm_cntr_r[0]_i_2_n_0\,
      I4 => \sm_cntr_r[0]_i_3_n_0\,
      O => sm_cntr_ns(0)
    );
\sm_cntr_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFDDDDF"
    )
        port map (
      I0 => \sm_cntr_r[3]_i_4_n_0\,
      I1 => \phy_init_r_reg_n_0_[9]\,
      I2 => \phy_init_r_reg_n_0_[5]\,
      I3 => \phy_init_r_reg_n_0_[4]\,
      I4 => \phy_init_r_reg_n_0_[0]\,
      I5 => \sm_cntr_r_reg__0\(0),
      O => \sm_cntr_r[0]_i_2_n_0\
    );
\sm_cntr_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \phy_init_r[1]_i_3_n_0\,
      I1 => \wrcal_samp_cnt_r[11]_i_10_n_0\,
      I2 => cal_done_reg,
      I3 => \phy_init_r_reg_n_0_[0]\,
      I4 => \phy_init_r_reg_n_0_[9]\,
      O => \sm_cntr_r[0]_i_3_n_0\
    );
\sm_cntr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFABFFAB"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_5_n_0\,
      I1 => \sm_cntr_r[4]_i_4_n_0\,
      I2 => K_is_at_center,
      I3 => \phy_init_r[12]_i_1_n_0\,
      I4 => \sm_cntr_r[1]_i_2_n_0\,
      I5 => \sm_cntr_r[3]_i_3_n_0\,
      O => sm_cntr_ns(1)
    );
\sm_cntr_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_cntr_r_reg__0\(1),
      I1 => \sm_cntr_r_reg__0\(0),
      O => \sm_cntr_r[1]_i_2_n_0\
    );
\sm_cntr_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFBFFFB"
    )
        port map (
      I0 => \phy_init_r[12]_i_1_n_0\,
      I1 => \sm_cntr_r[4]_i_4_n_0\,
      I2 => \sm_cntr_r[8]_i_5_n_0\,
      I3 => \sm_cntr_r[8]_i_4_n_0\,
      I4 => \sm_cntr_r[2]_i_2_n_0\,
      I5 => \sm_cntr_r[4]_i_3_n_0\,
      O => sm_cntr_ns(2)
    );
\sm_cntr_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sm_cntr_r_reg__0\(2),
      I1 => \sm_cntr_r_reg__0\(0),
      I2 => \sm_cntr_r_reg__0\(1),
      O => \sm_cntr_r[2]_i_2_n_0\
    );
\sm_cntr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4F4F4FF"
    )
        port map (
      I0 => \sm_cntr_r[3]_i_2_n_0\,
      I1 => \sm_cntr_r[3]_i_3_n_0\,
      I2 => \sm_cntr_r[8]_i_5_n_0\,
      I3 => \sm_cntr_r[4]_i_4_n_0\,
      I4 => K_is_at_center,
      I5 => \phy_init_r[12]_i_1_n_0\,
      O => sm_cntr_ns(3)
    );
\sm_cntr_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \sm_cntr_r_reg__0\(3),
      I1 => \sm_cntr_r_reg__0\(1),
      I2 => \sm_cntr_r_reg__0\(0),
      I3 => \sm_cntr_r_reg__0\(2),
      O => \sm_cntr_r[3]_i_2_n_0\
    );
\sm_cntr_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFCC7FFFFFFFF"
    )
        port map (
      I0 => cal_done_reg,
      I1 => \phy_init_r_reg_n_0_[9]\,
      I2 => \phy_init_r_reg_n_0_[5]\,
      I3 => \phy_init_r_reg_n_0_[0]\,
      I4 => \phy_init_r_reg_n_0_[4]\,
      I5 => \sm_cntr_r[3]_i_4_n_0\,
      O => \sm_cntr_r[3]_i_3_n_0\
    );
\sm_cntr_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400050005"
    )
        port map (
      I0 => victim_rot_done_r_i_10_n_0,
      I1 => K_is_at_center,
      I2 => \phy_init_r_reg_n_0_[14]\,
      I3 => \phy_init_r_reg_n_0_[11]\,
      I4 => \phy_init_r_reg_n_0_[5]\,
      I5 => \phy_init_r_reg_n_0_[4]\,
      O => \sm_cntr_r[3]_i_4_n_0\
    );
\sm_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4FF"
    )
        port map (
      I0 => \sm_cntr_r[4]_i_2_n_0\,
      I1 => \sm_cntr_r[4]_i_3_n_0\,
      I2 => \phy_init_r[12]_i_1_n_0\,
      I3 => \sm_cntr_r[4]_i_4_n_0\,
      I4 => \sm_cntr_r[8]_i_5_n_0\,
      I5 => \sm_cntr_r[8]_i_4_n_0\,
      O => sm_cntr_ns(4)
    );
\sm_cntr_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \sm_cntr_r_reg__0\(4),
      I1 => \sm_cntr_r_reg__0\(2),
      I2 => \sm_cntr_r_reg__0\(0),
      I3 => \sm_cntr_r_reg__0\(1),
      I4 => \sm_cntr_r_reg__0\(3),
      O => \sm_cntr_r[4]_i_2_n_0\
    );
\sm_cntr_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9BFFFFFF"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[9]\,
      I1 => \phy_init_r_reg_n_0_[0]\,
      I2 => cal_done_reg,
      I3 => \wrcal_samp_cnt_r[11]_i_10_n_0\,
      I4 => \phy_init_r[1]_i_3_n_0\,
      O => \sm_cntr_r[4]_i_3_n_0\
    );
\sm_cntr_r[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => po_delay_done_reg,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0\,
      I2 => \phy_init_r[6]_i_2_n_0\,
      I3 => edge_adv_cal_done_reg,
      O => \sm_cntr_r[4]_i_4_n_0\
    );
\sm_cntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF00000BB"
    )
        port map (
      I0 => \sm_cntr_r[5]_i_2_n_0\,
      I1 => \sm_cntr_r[6]_i_2_n_0\,
      I2 => \sm_cntr_r[8]_i_8_n_0\,
      I3 => \sm_cntr_r[5]_i_3_n_0\,
      I4 => \sm_cntr_r_reg__0\(5),
      I5 => \sm_cntr_r[8]_i_6_n_0\,
      O => sm_cntr_ns(5)
    );
\sm_cntr_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sm_cntr_r_reg__0\(6),
      I1 => \sm_cntr_r[7]_i_4_n_0\,
      O => \sm_cntr_r[5]_i_2_n_0\
    );
\sm_cntr_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sm_cntr_r_reg__0\(4),
      I1 => \sm_cntr_r_reg__0\(2),
      I2 => \sm_cntr_r_reg__0\(0),
      I3 => \sm_cntr_r_reg__0\(1),
      I4 => \sm_cntr_r_reg__0\(3),
      O => \sm_cntr_r[5]_i_3_n_0\
    );
\sm_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC005"
    )
        port map (
      I0 => \sm_cntr_r[6]_i_2_n_0\,
      I1 => \sm_cntr_r[8]_i_8_n_0\,
      I2 => \sm_cntr_r[7]_i_2_n_0\,
      I3 => \sm_cntr_r_reg__0\(6),
      I4 => \sm_cntr_r[8]_i_6_n_0\,
      O => sm_cntr_ns(6)
    );
\sm_cntr_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001101"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_16_n_0\,
      I1 => \sm_cntr_r[8]_i_13_n_0\,
      I2 => \sm_cntr_r_reg__0\(8),
      I3 => \sm_cntr_r[7]_i_4_n_0\,
      I4 => \sm_cntr_r_reg__0\(7),
      O => \sm_cntr_r[6]_i_2_n_0\
    );
\sm_cntr_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAEEEAAAAF"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_6_n_0\,
      I1 => \sm_cntr_r[8]_i_8_n_0\,
      I2 => \sm_cntr_r_reg__0\(6),
      I3 => \sm_cntr_r[7]_i_2_n_0\,
      I4 => \sm_cntr_r_reg__0\(7),
      I5 => \sm_cntr_r[7]_i_3_n_0\,
      O => sm_cntr_ns(7)
    );
\sm_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sm_cntr_r_reg__0\(5),
      I1 => \sm_cntr_r_reg__0\(3),
      I2 => \sm_cntr_r_reg__0\(1),
      I3 => \sm_cntr_r_reg__0\(0),
      I4 => \sm_cntr_r_reg__0\(2),
      I5 => \sm_cntr_r_reg__0\(4),
      O => \sm_cntr_r[7]_i_2_n_0\
    );
\sm_cntr_r[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \sm_cntr_r_reg__0\(8),
      I1 => \sm_cntr_r[7]_i_4_n_0\,
      I2 => \sm_cntr_r[8]_i_13_n_0\,
      I3 => \sm_cntr_r[8]_i_16_n_0\,
      O => \sm_cntr_r[7]_i_3_n_0\
    );
\sm_cntr_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151515151515100"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[3]\,
      I1 => \phy_init_r_reg_n_0_[4]\,
      I2 => edge_adv_cal_done_reg,
      I3 => \phy_init_r_reg_n_0_[0]\,
      I4 => \phy_init_r_reg_n_0_[9]\,
      I5 => \sm_cntr_r[8]_i_12_n_0\,
      O => \sm_cntr_r[7]_i_4_n_0\
    );
\sm_cntr_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_3_n_0\,
      I1 => \wrcal_samp_cnt_r[11]_i_4_n_0\,
      I2 => init_calib_complete_r_i_6_n_0,
      I3 => \wrcal_samp_cnt_r[11]_i_5_n_0\,
      I4 => \sm_cntr_r[8]_i_4_n_0\,
      I5 => \sm_cntr_r[8]_i_5_n_0\,
      O => \sm_cntr_r[8]_i_1_n_0\
    );
\sm_cntr_r[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[5]\,
      I1 => \phy_init_r_reg_n_0_[14]\,
      I2 => \phy_init_r_reg_n_0_[11]\,
      I3 => \phy_init_r_reg_n_0_[4]\,
      O => \sm_cntr_r[8]_i_10_n_0\
    );
\sm_cntr_r[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \seen_valid_r[3]_i_5_n_0\,
      I1 => \phy_init_r[1]_i_2_n_0\,
      I2 => po_delay_done_reg,
      I3 => \phy_init_r_reg_n_0_[5]\,
      I4 => \phy_init_r_reg_n_0_[0]\,
      I5 => \phy_init_r_reg_n_0_[9]\,
      O => \sm_cntr_r[8]_i_11_n_0\
    );
\sm_cntr_r[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[4]\,
      I1 => \phy_init_r_reg_n_0_[14]\,
      I2 => rdlvl_stg1_done_r_reg_0,
      I3 => \phy_init_r_reg_n_0_[11]\,
      O => \sm_cntr_r[8]_i_12_n_0\
    );
\sm_cntr_r[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAA2FAF2"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[4]\,
      I1 => \phy_init_r[6]_i_2_n_0\,
      I2 => \phy_init_r_reg_n_0_[14]\,
      I3 => \phy_init_r_reg_n_0_[11]\,
      I4 => edge_adv_cal_done_reg,
      I5 => \sm_cntr_r[8]_i_17_n_0\,
      O => \sm_cntr_r[8]_i_13_n_0\
    );
\sm_cntr_r[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00150015"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[14]\,
      I1 => rdlvl_stg1_done_r_reg_0,
      I2 => \phy_init_r_reg_n_0_[11]\,
      I3 => victim_rot_done_r_i_9_n_0,
      I4 => edge_adv_cal_done_reg,
      I5 => \phy_init_r_reg_n_0_[4]\,
      O => \sm_cntr_r[8]_i_14_n_0\
    );
\sm_cntr_r[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAFAA22"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[4]\,
      I1 => \phy_init_r[6]_i_2_n_0\,
      I2 => edge_adv_cal_done_reg,
      I3 => \phy_init_r_reg_n_0_[11]\,
      I4 => \phy_init_r_reg_n_0_[14]\,
      O => \sm_cntr_r[8]_i_15_n_0\
    );
\sm_cntr_r[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[5]\,
      I1 => \phy_init_r_reg_n_0_[3]\,
      I2 => kill_rd_valid_r_i_3_n_0,
      I3 => \sm_cntr_r[8]_i_18_n_0\,
      I4 => \phy_init_r[1]_i_2_n_0\,
      I5 => po_delay_done_reg,
      O => \sm_cntr_r[8]_i_16_n_0\
    );
\sm_cntr_r[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFFD0000"
    )
        port map (
      I0 => cal_done_reg,
      I1 => \phy_init_r_reg_n_0_[4]\,
      I2 => \phy_init_r_reg_n_0_[11]\,
      I3 => \phy_init_r_reg_n_0_[14]\,
      I4 => \phy_init_r_reg_n_0_[9]\,
      I5 => \phy_init_r_reg_n_0_[0]\,
      O => \sm_cntr_r[8]_i_17_n_0\
    );
\sm_cntr_r[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[8]\,
      I1 => \phy_init_r_reg_n_0_[12]\,
      I2 => \phy_init_r_reg_n_0_[13]\,
      O => \sm_cntr_r[8]_i_18_n_0\
    );
\sm_cntr_r[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAEBAB"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_6_n_0\,
      I1 => \sm_cntr_r_reg__0\(8),
      I2 => \sm_cntr_r[8]_i_7_n_0\,
      I3 => \sm_cntr_r[8]_i_8_n_0\,
      I4 => \sm_cntr_r[8]_i_9_n_0\,
      O => sm_cntr_ns(8)
    );
\sm_cntr_r[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => po_delay_done_reg,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0\,
      I2 => \phy_init_r[6]_i_2_n_0\,
      O => \sm_cntr_r[8]_i_3_n_0\
    );
\sm_cntr_r[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101010101010FF"
    )
        port map (
      I0 => po_delay_done_reg,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0\,
      I2 => K_is_at_center,
      I3 => \sm_cntr_r[8]_i_10_n_0\,
      I4 => victim_rot_done_r_i_9_n_0,
      I5 => victim_rot_done_r_i_10_n_0,
      O => \sm_cntr_r[8]_i_4_n_0\
    );
\sm_cntr_r[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000228000000080"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_11_n_0\,
      I1 => \phy_init_r_reg_n_0_[11]\,
      I2 => rdlvl_stg1_done_r_reg_0,
      I3 => \phy_init_r_reg_n_0_[14]\,
      I4 => \phy_init_r_reg_n_0_[4]\,
      I5 => edge_adv_cal_done_reg,
      O => \sm_cntr_r[8]_i_5_n_0\
    );
\sm_cntr_r[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888888C"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[9]\,
      I1 => init_calib_complete_r_i_6_n_0,
      I2 => \sm_cntr_r[8]_i_12_n_0\,
      I3 => \phy_init_r_reg_n_0_[3]\,
      I4 => \phy_init_r_reg_n_0_[0]\,
      I5 => \sm_cntr_r[8]_i_4_n_0\,
      O => \sm_cntr_r[8]_i_6_n_0\
    );
\sm_cntr_r[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sm_cntr_r_reg__0\(7),
      I1 => \sm_cntr_r[7]_i_2_n_0\,
      I2 => \sm_cntr_r_reg__0\(6),
      O => \sm_cntr_r[8]_i_7_n_0\
    );
\sm_cntr_r[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_13_n_0\,
      I1 => \wrcal_samp_cnt_r[11]_i_10_n_0\,
      I2 => \sm_cntr_r[8]_i_14_n_0\,
      O => \sm_cntr_r[8]_i_8_n_0\
    );
\sm_cntr_r[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111115"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_15_n_0\,
      I1 => \phy_init_r_reg_n_0_[0]\,
      I2 => \phy_init_r_reg_n_0_[14]\,
      I3 => \phy_init_r_reg_n_0_[11]\,
      I4 => \phy_init_r_reg_n_0_[4]\,
      I5 => \sm_cntr_r[8]_i_16_n_0\,
      O => \sm_cntr_r[8]_i_9_n_0\
    );
\sm_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_cntr_r[8]_i_1_n_0\,
      D => sm_cntr_ns(0),
      Q => \sm_cntr_r_reg__0\(0),
      R => '0'
    );
\sm_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_cntr_r[8]_i_1_n_0\,
      D => sm_cntr_ns(1),
      Q => \sm_cntr_r_reg__0\(1),
      R => '0'
    );
\sm_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_cntr_r[8]_i_1_n_0\,
      D => sm_cntr_ns(2),
      Q => \sm_cntr_r_reg__0\(2),
      R => '0'
    );
\sm_cntr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_cntr_r[8]_i_1_n_0\,
      D => sm_cntr_ns(3),
      Q => \sm_cntr_r_reg__0\(3),
      R => '0'
    );
\sm_cntr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_cntr_r[8]_i_1_n_0\,
      D => sm_cntr_ns(4),
      Q => \sm_cntr_r_reg__0\(4),
      R => '0'
    );
\sm_cntr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_cntr_r[8]_i_1_n_0\,
      D => sm_cntr_ns(5),
      Q => \sm_cntr_r_reg__0\(5),
      R => '0'
    );
\sm_cntr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_cntr_r[8]_i_1_n_0\,
      D => sm_cntr_ns(6),
      Q => \sm_cntr_r_reg__0\(6),
      R => '0'
    );
\sm_cntr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_cntr_r[8]_i_1_n_0\,
      D => sm_cntr_ns(7),
      Q => \sm_cntr_r_reg__0\(7),
      R => '0'
    );
\sm_cntr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_cntr_r[8]_i_1_n_0\,
      D => sm_cntr_ns(8),
      Q => \sm_cntr_r_reg__0\(8),
      R => '0'
    );
\sm_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sm_r_reg[0]\,
      I1 => \sm_r_reg[2]\(0),
      O => \sm_r_reg[0]_0\(0)
    );
\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000000"
    )
        port map (
      I0 => po_delay_done_reg,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0\,
      I2 => edge_adv_cal_done_reg,
      I3 => init_calib_complete_r_i_6_n_0,
      I4 => K_is_at_center,
      I5 => \phase_valid_reg[3]\(0),
      O => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \seen_valid_r[3]_i_5_n_0\,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_9_n_0\,
      I2 => \phy_init_r_reg_n_0_[5]\,
      I3 => \phy_init_r_reg_n_0_[4]\,
      I4 => victim_rot_done_r_i_9_n_0,
      I5 => \phy_init_r[1]_i_2_n_0\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[3]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_5_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[2]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_6_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[1]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_7_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[0]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_8_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[14]\,
      I1 => \phy_init_r_reg_n_0_[11]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_9_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[7]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[4]_i_2_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[6]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[4]_i_3_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[5]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[4]_i_4_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[4]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[4]_i_5_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[11]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[8]_i_2_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[10]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[8]_i_3_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[9]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[8]_i_4_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[8]\,
      O => \solid_cntr_present[0].byte_comp_cnt_r[8]_i_5_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_7\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_0\,
      CO(2) => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_1\,
      CO(1) => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_2\,
      CO(0) => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_4\,
      O(2) => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_5\,
      O(1) => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_6\,
      O(0) => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_7\,
      S(3) => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_5_n_0\,
      S(2) => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_6_n_0\,
      S(1) => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_7_n_0\,
      S(0) => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_8_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_5\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[10]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_4\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[11]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_6\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_5\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_4\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_7\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_0\,
      CO(3) => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_0\,
      CO(2) => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_1\,
      CO(1) => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_2\,
      CO(0) => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_4\,
      O(2) => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_5\,
      O(1) => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_6\,
      O(0) => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_7\,
      S(3) => \solid_cntr_present[0].byte_comp_cnt_r[4]_i_2_n_0\,
      S(2) => \solid_cntr_present[0].byte_comp_cnt_r[4]_i_3_n_0\,
      S(1) => \solid_cntr_present[0].byte_comp_cnt_r[4]_i_4_n_0\,
      S(0) => \solid_cntr_present[0].byte_comp_cnt_r[4]_i_5_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_6\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_5\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[6]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_4\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[7]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_7\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[8]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_0\,
      CO(3) => \NLW_solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_1\,
      CO(1) => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_2\,
      CO(0) => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_4\,
      O(2) => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_5\,
      O(1) => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_6\,
      O(0) => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_7\,
      S(3) => \solid_cntr_present[0].byte_comp_cnt_r[8]_i_2_n_0\,
      S(2) => \solid_cntr_present[0].byte_comp_cnt_r[8]_i_3_n_0\,
      S(1) => \solid_cntr_present[0].byte_comp_cnt_r[8]_i_4_n_0\,
      S(0) => \solid_cntr_present[0].byte_comp_cnt_r[8]_i_5_n_0\
    );
\solid_cntr_present[0].byte_comp_cnt_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0\,
      D => \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_6\,
      Q => \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[9]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000000"
    )
        port map (
      I0 => po_delay_done_reg,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0\,
      I2 => edge_adv_cal_done_reg,
      I3 => init_calib_complete_r_i_6_n_0,
      I4 => K_is_at_center,
      I5 => \phase_valid_reg[3]\(1),
      O => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[3]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_3_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[2]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_4_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[1]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_5_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[0]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_6_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[7]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[4]_i_2_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[6]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[4]_i_3_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[5]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[4]_i_4_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[4]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[4]_i_5_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[11]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[8]_i_2_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[10]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[8]_i_3_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[9]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[8]_i_4_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[8]\,
      O => \solid_cntr_present[1].byte_comp_cnt_r[8]_i_5_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_7\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_0\,
      CO(2) => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_1\,
      CO(1) => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_2\,
      CO(0) => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_4\,
      O(2) => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_5\,
      O(1) => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_6\,
      O(0) => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_7\,
      S(3) => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_3_n_0\,
      S(2) => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_4_n_0\,
      S(1) => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_5_n_0\,
      S(0) => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_6_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_5\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[10]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_4\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[11]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_6\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_5\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_4\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_7\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_0\,
      CO(3) => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_0\,
      CO(2) => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_1\,
      CO(1) => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_2\,
      CO(0) => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_4\,
      O(2) => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_5\,
      O(1) => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_6\,
      O(0) => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_7\,
      S(3) => \solid_cntr_present[1].byte_comp_cnt_r[4]_i_2_n_0\,
      S(2) => \solid_cntr_present[1].byte_comp_cnt_r[4]_i_3_n_0\,
      S(1) => \solid_cntr_present[1].byte_comp_cnt_r[4]_i_4_n_0\,
      S(0) => \solid_cntr_present[1].byte_comp_cnt_r[4]_i_5_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_6\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_5\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[6]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_4\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[7]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_7\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[8]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_0\,
      CO(3) => \NLW_solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_1\,
      CO(1) => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_2\,
      CO(0) => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_4\,
      O(2) => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_5\,
      O(1) => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_6\,
      O(0) => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_7\,
      S(3) => \solid_cntr_present[1].byte_comp_cnt_r[8]_i_2_n_0\,
      S(2) => \solid_cntr_present[1].byte_comp_cnt_r[8]_i_3_n_0\,
      S(1) => \solid_cntr_present[1].byte_comp_cnt_r[8]_i_4_n_0\,
      S(0) => \solid_cntr_present[1].byte_comp_cnt_r[8]_i_5_n_0\
    );
\solid_cntr_present[1].byte_comp_cnt_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_6\,
      Q => \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[9]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000000"
    )
        port map (
      I0 => po_delay_done_reg,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0\,
      I2 => edge_adv_cal_done_reg,
      I3 => init_calib_complete_r_i_6_n_0,
      I4 => K_is_at_center,
      I5 => \phase_valid_reg[3]\(2),
      O => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[3]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_3_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[2]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_4_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[1]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_5_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[0]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_6_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[7]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[4]_i_2_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[6]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[4]_i_3_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[5]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[4]_i_4_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[4]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[4]_i_5_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[11]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[8]_i_2_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[10]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[8]_i_3_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[9]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[8]_i_4_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[8]\,
      O => \solid_cntr_present[2].byte_comp_cnt_r[8]_i_5_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_7\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_0\,
      CO(2) => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_1\,
      CO(1) => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_2\,
      CO(0) => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_4\,
      O(2) => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_5\,
      O(1) => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_6\,
      O(0) => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_7\,
      S(3) => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_3_n_0\,
      S(2) => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_4_n_0\,
      S(1) => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_5_n_0\,
      S(0) => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_6_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_5\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[10]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_4\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[11]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_6\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_5\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_4\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_7\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_0\,
      CO(3) => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_0\,
      CO(2) => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_1\,
      CO(1) => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_2\,
      CO(0) => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_4\,
      O(2) => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_5\,
      O(1) => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_6\,
      O(0) => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_7\,
      S(3) => \solid_cntr_present[2].byte_comp_cnt_r[4]_i_2_n_0\,
      S(2) => \solid_cntr_present[2].byte_comp_cnt_r[4]_i_3_n_0\,
      S(1) => \solid_cntr_present[2].byte_comp_cnt_r[4]_i_4_n_0\,
      S(0) => \solid_cntr_present[2].byte_comp_cnt_r[4]_i_5_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_6\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_5\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[6]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_4\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[7]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_7\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[8]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_0\,
      CO(3) => \NLW_solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_1\,
      CO(1) => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_2\,
      CO(0) => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_4\,
      O(2) => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_5\,
      O(1) => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_6\,
      O(0) => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_7\,
      S(3) => \solid_cntr_present[2].byte_comp_cnt_r[8]_i_2_n_0\,
      S(2) => \solid_cntr_present[2].byte_comp_cnt_r[8]_i_3_n_0\,
      S(1) => \solid_cntr_present[2].byte_comp_cnt_r[8]_i_4_n_0\,
      S(0) => \solid_cntr_present[2].byte_comp_cnt_r[8]_i_5_n_0\
    );
\solid_cntr_present[2].byte_comp_cnt_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0\,
      D => \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_6\,
      Q => \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[9]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000000"
    )
        port map (
      I0 => po_delay_done_reg,
      I1 => \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0\,
      I2 => edge_adv_cal_done_reg,
      I3 => init_calib_complete_r_i_6_n_0,
      I4 => K_is_at_center,
      I5 => \phase_valid_reg[3]\(3),
      O => byte_comp_cnt_ns
    );
\solid_cntr_present[3].byte_comp_cnt_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[3]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[0]_i_3_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[2]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[0]_i_4_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[1]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[0]_i_5_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[0]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[0]_i_6_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[7]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[4]_i_2_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[6]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[4]_i_3_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[5]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[4]_i_4_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[4]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[4]_i_5_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[11]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[8]_i_2_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[10]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[8]_i_3_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[9]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[8]_i_4_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[8]\,
      O => \solid_cntr_present[3].byte_comp_cnt_r[8]_i_5_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_7\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_0\,
      CO(2) => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_1\,
      CO(1) => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_2\,
      CO(0) => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_4\,
      O(2) => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_5\,
      O(1) => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_6\,
      O(0) => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_7\,
      S(3) => \solid_cntr_present[3].byte_comp_cnt_r[0]_i_3_n_0\,
      S(2) => \solid_cntr_present[3].byte_comp_cnt_r[0]_i_4_n_0\,
      S(1) => \solid_cntr_present[3].byte_comp_cnt_r[0]_i_5_n_0\,
      S(0) => \solid_cntr_present[3].byte_comp_cnt_r[0]_i_6_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_5\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[10]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_4\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[11]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_6\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_5\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_4\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_7\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_0\,
      CO(3) => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_0\,
      CO(2) => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_1\,
      CO(1) => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_2\,
      CO(0) => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_4\,
      O(2) => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_5\,
      O(1) => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_6\,
      O(0) => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_7\,
      S(3) => \solid_cntr_present[3].byte_comp_cnt_r[4]_i_2_n_0\,
      S(2) => \solid_cntr_present[3].byte_comp_cnt_r[4]_i_3_n_0\,
      S(1) => \solid_cntr_present[3].byte_comp_cnt_r[4]_i_4_n_0\,
      S(0) => \solid_cntr_present[3].byte_comp_cnt_r[4]_i_5_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_6\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_5\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[6]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_4\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[7]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_7\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[8]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_0\,
      CO(3) => \NLW_solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_1\,
      CO(1) => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_2\,
      CO(0) => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_4\,
      O(2) => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_5\,
      O(1) => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_6\,
      O(0) => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_7\,
      S(3) => \solid_cntr_present[3].byte_comp_cnt_r[8]_i_2_n_0\,
      S(2) => \solid_cntr_present[3].byte_comp_cnt_r[8]_i_3_n_0\,
      S(1) => \solid_cntr_present[3].byte_comp_cnt_r[8]_i_4_n_0\,
      S(0) => \solid_cntr_present[3].byte_comp_cnt_r[8]_i_5_n_0\
    );
\solid_cntr_present[3].byte_comp_cnt_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => byte_comp_cnt_ns,
      D => \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_6\,
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[9]\,
      R => \rstdiv0_sync_r1_reg_rep__4\
    );
u_dll_off_n_obuf_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_r,
      O => iob_dll_off_n
    );
\victim_bit_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmplx_victim_bit(0),
      I1 => cmplx_victim_bit(3),
      O => p_0_in(0)
    );
\victim_bit_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => cmplx_victim_bit(3),
      I1 => cmplx_victim_bit(0),
      I2 => cmplx_victim_bit(1),
      O => p_0_in(1)
    );
\victim_bit_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => cmplx_victim_bit(1),
      I1 => cmplx_victim_bit(0),
      I2 => cmplx_victim_bit(2),
      I3 => cmplx_victim_bit(3),
      O => p_0_in(2)
    );
\victim_bit_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => pause_r_reg,
      I1 => \seq_addr_ns0__4\,
      I2 => \^cmplx_seq_rst\,
      I3 => victim_rot_done_r_i_4_n_0,
      I4 => \^victim_bit_r_reg[0]_0\,
      O => victim_bit_r0
    );
\victim_bit_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => cmplx_victim_bit(0),
      I1 => cmplx_victim_bit(1),
      I2 => cmplx_victim_bit(3),
      I3 => cmplx_victim_bit(2),
      O => p_0_in(3)
    );
\victim_bit_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => victim_bit_r0,
      D => p_0_in(0),
      Q => cmplx_victim_bit(0),
      R => \^rst_clk\
    );
\victim_bit_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => victim_bit_r0,
      D => p_0_in(1),
      Q => cmplx_victim_bit(1),
      R => \^rst_clk\
    );
\victim_bit_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => victim_bit_r0,
      D => p_0_in(2),
      Q => cmplx_victim_bit(2),
      R => \^rst_clk\
    );
\victim_bit_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => victim_bit_r0,
      D => p_0_in(3),
      Q => cmplx_victim_bit(3),
      R => \^rst_clk\
    );
victim_rot_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040400000000"
    )
        port map (
      I0 => pause_r_reg,
      I1 => \seq_addr_ns0__4\,
      I2 => \^cmplx_seq_rst\,
      I3 => victim_rot_done_r_i_4_n_0,
      I4 => \^victim_bit_r_reg[0]_0\,
      I5 => cmplx_victim_bit(3),
      O => victim_rot_done_ns9_out
    );
victim_rot_done_r_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \seen_valid_r[3]_i_5_n_0\,
      I1 => \phy_init_r[1]_i_2_n_0\,
      I2 => po_delay_done_reg_0,
      I3 => \^sm_r_reg[0]\,
      O => victim_rot_done_r_i_10_n_0
    );
victim_rot_done_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => victim_rot_done_r,
      I1 => po_delay_done_reg,
      I2 => init_wr_addr1_ns(12),
      O => victim_rot_done_r_i_4_n_0
    );
victim_rot_done_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[4]\,
      I1 => \phy_init_r_reg_n_0_[14]\,
      I2 => \phy_init_r_reg_n_0_[11]\,
      I3 => victim_rot_done_r_i_9_n_0,
      I4 => \phy_init_r_reg_n_0_[5]\,
      I5 => victim_rot_done_r_i_10_n_0,
      O => \^victim_bit_r_reg[0]_0\
    );
victim_rot_done_r_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[9]\,
      I1 => \phy_init_r_reg_n_0_[0]\,
      O => victim_rot_done_r_i_9_n_0
    );
victim_rot_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => victim_rot_done_ns9_out,
      Q => victim_rot_done_r,
      R => \^rst_clk\
    );
\wr_done_shftr_r_reg[2]_srl2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^victim_bit_r_reg[0]_0\,
      O => cmplx_wr_done
    );
wrcal_adj_done_r_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => all_lanes_stg2_min_eyes_r,
      I1 => \lanes_solid_r_reg_n_0_[3]\,
      I2 => \lanes_solid_r_reg_n_0_[1]\,
      I3 => \lanes_solid_r_reg_n_0_[2]\,
      O => wrcal_adj_done_r_reg_0
    );
wrcal_adj_done_r_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \lanes_solid_r_reg_n_0_[1]\,
      I1 => \lanes_solid_r_reg_n_0_[2]\,
      I2 => \lanes_solid_r_reg_n_0_[3]\,
      O => wrcal_adj_done_r_reg_1
    );
wrcal_adj_done_r_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => solid_valid_r,
      I1 => \^q\(0),
      I2 => \lanes_solid_r_reg_n_0_[2]\,
      I3 => \lanes_solid_r_reg_n_0_[1]\,
      I4 => \lanes_solid_r_reg_n_0_[3]\,
      O => wrcal_adj_done_r_reg
    );
wrcal_adj_rdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => init_calib_complete_r_i_9_n_0,
      I1 => wrcal_adj_done_r_reg_2,
      I2 => \phy_init_r_reg_n_0_[6]\,
      I3 => \phy_init_r_reg_n_0_[4]\,
      I4 => \phy_init_r_reg_n_0_[14]\,
      I5 => wrcal_adj_rdy_r_i_2_n_0,
      O => wrcal_adj_rdy_ns
    );
wrcal_adj_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[8]\,
      I1 => \phy_init_r_reg_n_0_[9]\,
      I2 => \phy_init_r_reg_n_0_[7]\,
      I3 => \phy_init_r_reg_n_0_[12]\,
      I4 => \phy_init_r_reg_n_0_[13]\,
      I5 => init_calib_complete_r_i_7_n_0,
      O => wrcal_adj_rdy_r_i_2_n_0
    );
wrcal_adj_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_adj_rdy_ns,
      Q => \^wrcal_adj_rdy_r_reg_0\,
      R => po_delay_done_reg
    );
\wrcal_samp_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wrcal_samp_cnt_r(0),
      O => \wrcal_samp_cnt_r[0]_i_1_n_0\
    );
\wrcal_samp_cnt_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => init_calib_complete_r_i_6_n_0,
      I1 => \wrcal_samp_cnt_r[11]_i_4_n_0\,
      I2 => \wrcal_samp_cnt_r[11]_i_5_n_0\,
      I3 => \phy_init_r_reg_n_0_[3]\,
      O => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[5]\,
      I1 => po_delay_done_reg,
      I2 => \phy_init_r[1]_i_2_n_0\,
      I3 => \seen_valid_r[3]_i_5_n_0\,
      O => \wrcal_samp_cnt_r[11]_i_10_n_0\
    );
\wrcal_samp_cnt_r[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \wrcal_samp_cnt_r[11]_i_5_n_0\,
      I1 => \wrcal_samp_cnt_r[11]_i_4_n_0\,
      I2 => init_calib_complete_r_i_6_n_0,
      O => \wrcal_samp_cnt_r[11]_i_2_n_0\
    );
\wrcal_samp_cnt_r[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[3]\,
      I1 => \wrcal_samp_cnt_r[11]_i_9_n_0\,
      I2 => \phy_init_r_reg_n_0_[0]\,
      I3 => \phy_init_r_reg_n_0_[5]\,
      I4 => \phy_init_r[1]_i_3_n_0\,
      I5 => \phy_init_r_reg_n_0_[9]\,
      O => \wrcal_samp_cnt_r[11]_i_4_n_0\
    );
\wrcal_samp_cnt_r[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[4]\,
      I1 => \phy_init_r_reg_n_0_[11]\,
      I2 => \phy_init_r_reg_n_0_[14]\,
      I3 => \wrcal_samp_cnt_r[11]_i_10_n_0\,
      I4 => \phy_init_r_reg_n_0_[9]\,
      I5 => \phy_init_r_reg_n_0_[0]\,
      O => \wrcal_samp_cnt_r[11]_i_5_n_0\
    );
\wrcal_samp_cnt_r[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(11),
      O => \wrcal_samp_cnt_r[11]_i_6_n_0\
    );
\wrcal_samp_cnt_r[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(10),
      O => \wrcal_samp_cnt_r[11]_i_7_n_0\
    );
\wrcal_samp_cnt_r[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(9),
      O => \wrcal_samp_cnt_r[11]_i_8_n_0\
    );
\wrcal_samp_cnt_r[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \phy_init_r_reg_n_0_[13]\,
      I1 => \phy_init_r_reg_n_0_[12]\,
      I2 => \phy_init_r_reg_n_0_[8]\,
      I3 => \phy_init_r[1]_i_2_n_0\,
      I4 => po_delay_done_reg,
      O => \wrcal_samp_cnt_r[11]_i_9_n_0\
    );
\wrcal_samp_cnt_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(4),
      O => \wrcal_samp_cnt_r[4]_i_2_n_0\
    );
\wrcal_samp_cnt_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(3),
      O => \wrcal_samp_cnt_r[4]_i_3_n_0\
    );
\wrcal_samp_cnt_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(2),
      O => \wrcal_samp_cnt_r[4]_i_4_n_0\
    );
\wrcal_samp_cnt_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(1),
      O => \wrcal_samp_cnt_r[4]_i_5_n_0\
    );
\wrcal_samp_cnt_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(8),
      O => \wrcal_samp_cnt_r[8]_i_2_n_0\
    );
\wrcal_samp_cnt_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(7),
      O => \wrcal_samp_cnt_r[8]_i_3_n_0\
    );
\wrcal_samp_cnt_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(6),
      O => \wrcal_samp_cnt_r[8]_i_4_n_0\
    );
\wrcal_samp_cnt_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrcal_samp_cnt_r(5),
      O => \wrcal_samp_cnt_r[8]_i_5_n_0\
    );
\wrcal_samp_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r[0]_i_1_n_0\,
      Q => wrcal_samp_cnt_r(0),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[11]_i_3_n_6\,
      Q => wrcal_samp_cnt_r(10),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[11]_i_3_n_5\,
      Q => wrcal_samp_cnt_r(11),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \wrcal_samp_cnt_r_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_wrcal_samp_cnt_r_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \wrcal_samp_cnt_r_reg[11]_i_3_n_2\,
      CO(0) => \wrcal_samp_cnt_r_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_wrcal_samp_cnt_r_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2) => \wrcal_samp_cnt_r_reg[11]_i_3_n_5\,
      O(1) => \wrcal_samp_cnt_r_reg[11]_i_3_n_6\,
      O(0) => \wrcal_samp_cnt_r_reg[11]_i_3_n_7\,
      S(3) => '0',
      S(2) => \wrcal_samp_cnt_r[11]_i_6_n_0\,
      S(1) => \wrcal_samp_cnt_r[11]_i_7_n_0\,
      S(0) => \wrcal_samp_cnt_r[11]_i_8_n_0\
    );
\wrcal_samp_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[4]_i_1_n_7\,
      Q => wrcal_samp_cnt_r(1),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[4]_i_1_n_6\,
      Q => wrcal_samp_cnt_r(2),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[4]_i_1_n_5\,
      Q => wrcal_samp_cnt_r(3),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[4]_i_1_n_4\,
      Q => wrcal_samp_cnt_r(4),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wrcal_samp_cnt_r_reg[4]_i_1_n_0\,
      CO(2) => \wrcal_samp_cnt_r_reg[4]_i_1_n_1\,
      CO(1) => \wrcal_samp_cnt_r_reg[4]_i_1_n_2\,
      CO(0) => \wrcal_samp_cnt_r_reg[4]_i_1_n_3\,
      CYINIT => wrcal_samp_cnt_r(0),
      DI(3 downto 0) => B"0000",
      O(3) => \wrcal_samp_cnt_r_reg[4]_i_1_n_4\,
      O(2) => \wrcal_samp_cnt_r_reg[4]_i_1_n_5\,
      O(1) => \wrcal_samp_cnt_r_reg[4]_i_1_n_6\,
      O(0) => \wrcal_samp_cnt_r_reg[4]_i_1_n_7\,
      S(3) => \wrcal_samp_cnt_r[4]_i_2_n_0\,
      S(2) => \wrcal_samp_cnt_r[4]_i_3_n_0\,
      S(1) => \wrcal_samp_cnt_r[4]_i_4_n_0\,
      S(0) => \wrcal_samp_cnt_r[4]_i_5_n_0\
    );
\wrcal_samp_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[8]_i_1_n_7\,
      Q => wrcal_samp_cnt_r(5),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[8]_i_1_n_6\,
      Q => wrcal_samp_cnt_r(6),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[8]_i_1_n_5\,
      Q => wrcal_samp_cnt_r(7),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[8]_i_1_n_4\,
      Q => wrcal_samp_cnt_r(8),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
\wrcal_samp_cnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wrcal_samp_cnt_r_reg[4]_i_1_n_0\,
      CO(3) => \wrcal_samp_cnt_r_reg[8]_i_1_n_0\,
      CO(2) => \wrcal_samp_cnt_r_reg[8]_i_1_n_1\,
      CO(1) => \wrcal_samp_cnt_r_reg[8]_i_1_n_2\,
      CO(0) => \wrcal_samp_cnt_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wrcal_samp_cnt_r_reg[8]_i_1_n_4\,
      O(2) => \wrcal_samp_cnt_r_reg[8]_i_1_n_5\,
      O(1) => \wrcal_samp_cnt_r_reg[8]_i_1_n_6\,
      O(0) => \wrcal_samp_cnt_r_reg[8]_i_1_n_7\,
      S(3) => \wrcal_samp_cnt_r[8]_i_2_n_0\,
      S(2) => \wrcal_samp_cnt_r[8]_i_3_n_0\,
      S(1) => \wrcal_samp_cnt_r[8]_i_4_n_0\,
      S(0) => \wrcal_samp_cnt_r[8]_i_5_n_0\
    );
\wrcal_samp_cnt_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_samp_cnt_r[11]_i_2_n_0\,
      D => \wrcal_samp_cnt_r_reg[11]_i_3_n_7\,
      Q => wrcal_samp_cnt_r(9),
      R => \wrcal_samp_cnt_r[11]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_adj is
  port (
    all_lanes_stg2_min_eyes_r : out STD_LOGIC;
    \wrcal_byte_sel_r2_reg[0]\ : out STD_LOGIC;
    \wrcal_byte_sel_r2_reg[1]\ : out STD_LOGIC;
    K_is_at_center : out STD_LOGIC;
    stg3_r_reg_0 : out STD_LOGIC;
    wrcal_po_en_r_reg : out STD_LOGIC;
    ktap_at_left_edge_r_reg_0 : out STD_LOGIC;
    \rise_trail_r_reg[0]\ : out STD_LOGIC;
    solid_valid_r : out STD_LOGIC;
    \rise_trail_r_reg[0]_0\ : out STD_LOGIC;
    inc_r_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wrcal_adj_done_r_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \eye_sz_cnt_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \calib_sel_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_zero_inputs_reg[0]\ : out STD_LOGIC;
    \calib_sel_reg[0]\ : out STD_LOGIC;
    \eye_sz_cnt_r_reg[0]_0\ : out STD_LOGIC;
    \k_left_cnt_r_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrcal_adj_done_r_reg_0 : out STD_LOGIC;
    po_en_r_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \stg3_1_r_reg[5]\ : out STD_LOGIC;
    \stg3_0_r_reg[5]\ : out STD_LOGIC;
    \rise_lead_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \centering__0\ : out STD_LOGIC;
    reset_run_ends : out STD_LOGIC;
    CLK : in STD_LOGIC;
    cq_stable_r_reg : in STD_LOGIC;
    done_r_reg : in STD_LOGIC;
    cq_stable_r_reg_0 : in STD_LOGIC;
    poc_backup_r_reg_0 : in STD_LOGIC;
    cq_stable_r_reg_1 : in STD_LOGIC;
    inc_ns1 : in STD_LOGIC;
    edge_aligned_r_reg : in STD_LOGIC;
    po_adj_done_r2_reg : in STD_LOGIC;
    run_polarity_r_reg : in STD_LOGIC;
    run_polarity_r_reg_0 : in STD_LOGIC;
    all_lanes_stg2_min_eyes_r_reg_0 : in STD_LOGIC;
    po_su_rdy_r_reg : in STD_LOGIC;
    \lanes_solid_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    current_command : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sm_r_reg[0]_0\ : in STD_LOGIC;
    \lanes_solid_r_reg[0]_0\ : in STD_LOGIC;
    wrcal_stg3 : in STD_LOGIC;
    wrcal_adj_rdy_r_reg : in STD_LOGIC;
    \byte_cnt_reg[2]\ : in STD_LOGIC;
    cq_stable_r_reg_2 : in STD_LOGIC;
    init_calib_complete_r_reg_rep : in STD_LOGIC;
    \byte_sel_cnt_reg[1]\ : in STD_LOGIC;
    \byte_sel_cnt_reg[2]\ : in STD_LOGIC;
    po_delay_done_reg : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC;
    init_calib_complete_r_reg_rep_0 : in STD_LOGIC;
    \pi_lane_r_reg[0]\ : in STD_LOGIC;
    init_calib_complete_r_reg_rep_1 : in STD_LOGIC;
    \wrcal_byte_sel_r2_reg[1]_0\ : in STD_LOGIC;
    \lanes_solid_r_reg[0]_1\ : in STD_LOGIC;
    \wrcal_byte_sel_r2_reg[1]_1\ : in STD_LOGIC;
    \wrcal_byte_sel_r2_reg[0]_0\ : in STD_LOGIC;
    \wrcal_byte_sel_r2_reg[1]_2\ : in STD_LOGIC;
    \lanes_solid_r_reg[2]\ : in STD_LOGIC;
    all_lanes_stg2_min_eyes_r_reg_1 : in STD_LOGIC;
    solid_valid_r_reg_0 : in STD_LOGIC;
    \lanes_solid_r_reg[1]\ : in STD_LOGIC;
    \klane_stg3_left_r_reg[5]_0\ : in STD_LOGIC;
    po_adj_done_r2_reg_0 : in STD_LOGIC;
    \klane_stg3_left_r_reg[1]_0\ : in STD_LOGIC;
    \stg3_0_r_reg[4]\ : in STD_LOGIC;
    \stg3_1_r_reg[5]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \eye_sz_cnt_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \eye_sz_cnt_r_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \eye_sz_cnt_r_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    run_too_small_r3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    cq_stable_r_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_counter_read_val_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    po_adj_done_r2_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_adj : entity is "mig_7series_v4_0_qdr_phy_wr_po_adj";
end mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_adj;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_adj is
  signal \^k_is_at_center\ : STD_LOGIC;
  signal K_is_at_center_r_i_1_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal all_lanes_stg2_min_eyes_ns : STD_LOGIC;
  signal all_lanes_stg2_min_eyes_r_i_2_n_0 : STD_LOGIC;
  signal all_lanes_stg2_min_eyes_r_i_3_n_0 : STD_LOGIC;
  signal byte_sel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \byte_sel_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \byte_sel_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \byte_sel_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \byte_sel_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \byte_sel_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \byte_sel_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \byte_sel_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \^calib_zero_inputs_reg[0]\ : STD_LOGIC;
  signal eye_sz_cnt_inc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal eye_sz_cnt_ns : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \eye_sz_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[11]_i_5_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[11]_i_6_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[11]_i_7_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_10_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_14_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_15_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_17_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_18_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_20_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_21_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_22_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_24_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_25_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_26_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_28_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_29_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_30_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_5_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_6_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_8_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[15]_i_9_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \^eye_sz_cnt_r_reg[0]_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \^eye_sz_cnt_r_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \eye_sz_cnt_r_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg_n_0_[9]\ : STD_LOGIC;
  signal inc_r_i_1_n_0 : STD_LOGIC;
  signal inc_r_i_2_n_0 : STD_LOGIC;
  signal inc_r_i_4_n_0 : STD_LOGIC;
  signal \^inc_r_reg_0\ : STD_LOGIC;
  signal k_left_cnt_ns : STD_LOGIC;
  signal k_left_cnt_r : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \k_left_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \^k_left_cnt_r_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \klane_stg3_left_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \klane_stg3_left_r[5]_i_3_n_0\ : STD_LOGIC;
  signal ktap_at_left_edge_r_i_1_n_0 : STD_LOGIC;
  signal \^ktap_at_left_edge_r_reg_0\ : STD_LOGIC;
  signal ktap_at_right_edge_r_i_1_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_ns0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_1_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_2_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_3_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_4_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal po_en_r_i_13_n_0 : STD_LOGIC;
  signal po_en_r_i_14_n_0 : STD_LOGIC;
  signal po_en_r_i_15_n_0 : STD_LOGIC;
  signal po_en_r_i_1_n_0 : STD_LOGIC;
  signal po_en_r_i_2_n_0 : STD_LOGIC;
  signal po_en_r_i_3_n_0 : STD_LOGIC;
  signal po_en_r_i_4_n_0 : STD_LOGIC;
  signal po_en_r_i_5_n_0 : STD_LOGIC;
  signal po_en_r_i_6_n_0 : STD_LOGIC;
  signal po_en_r_i_8_n_0 : STD_LOGIC;
  signal po_en_r_i_9_n_0 : STD_LOGIC;
  signal \^po_en_r_reg_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal poc_backup_r : STD_LOGIC;
  signal \poc_backup_r_i_1__0_n_0\ : STD_LOGIC;
  signal poc_backup_r_i_2_n_0 : STD_LOGIC;
  signal \^rise_trail_r_reg[0]\ : STD_LOGIC;
  signal \^rise_trail_r_reg[0]_0\ : STD_LOGIC;
  signal sm_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \sm_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \sm_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \sm_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \sm_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \sm_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \sm_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \sm_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \^solid_valid_r\ : STD_LOGIC;
  signal solid_valid_r_i_1_n_0 : STD_LOGIC;
  signal solid_valid_r_i_2_n_0 : STD_LOGIC;
  signal stg3_r_i_1_n_0 : STD_LOGIC;
  signal stg3_r_i_2_n_0 : STD_LOGIC;
  signal stg3_r_i_3_n_0 : STD_LOGIC;
  signal stg3_r_i_4_n_0 : STD_LOGIC;
  signal stg3_r_i_5_n_0 : STD_LOGIC;
  signal stg3_r_i_6_n_0 : STD_LOGIC;
  signal \^stg3_r_reg_0\ : STD_LOGIC;
  signal wrcal_adj_done_r_i_11_n_0 : STD_LOGIC;
  signal wrcal_adj_done_r_i_12_n_0 : STD_LOGIC;
  signal wrcal_adj_done_r_i_14_n_0 : STD_LOGIC;
  signal wrcal_adj_done_r_i_2_n_0 : STD_LOGIC;
  signal wrcal_adj_done_r_i_3_n_0 : STD_LOGIC;
  signal wrcal_adj_done_r_i_4_n_0 : STD_LOGIC;
  signal wrcal_adj_done_r_i_5_n_0 : STD_LOGIC;
  signal wrcal_adj_done_r_i_8_n_0 : STD_LOGIC;
  signal wrcal_adj_done_r_i_9_n_0 : STD_LOGIC;
  signal \^wrcal_adj_done_r_reg\ : STD_LOGIC;
  signal \^wrcal_byte_sel_r2_reg[0]\ : STD_LOGIC;
  signal \^wrcal_byte_sel_r2_reg[1]\ : STD_LOGIC;
  signal \NLW_eye_sz_cnt_r_reg[15]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \byte_sel_r[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \byte_sel_r[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \calib_zero_inputs[2]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of edge_aligned_r_i_3 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \eye_sz_cnt_r[14]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \eye_sz_cnt_r[15]_i_10\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \eye_sz_cnt_r[15]_i_15\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \eye_sz_cnt_r[15]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \eye_sz_cnt_r[15]_i_9\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \k_left_cnt_r[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \k_left_cnt_r[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \k_left_cnt_r[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \k_left_cnt_r[5]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of ktap_at_left_edge_r_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of mmcm_edge_detect_rdy_r_i_3 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of mmcm_edge_detect_rdy_r_i_4 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of po_en_r_i_13 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of po_en_r_i_5 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of po_en_r_i_6 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of poc_backup_r_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rise_lead_r[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rise_trail_r[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sm_r[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sm_r[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sm_r[3]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of solid_valid_r_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \stg3_0_r[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \stg3_1_r[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of wrcal_adj_done_r_i_11 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of wrcal_adj_done_r_i_4 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of wrcal_adj_done_r_i_5 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of wrcal_adj_done_r_i_9 : label is "soft_lutpair20";
begin
  K_is_at_center <= \^k_is_at_center\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  \calib_zero_inputs_reg[0]\ <= \^calib_zero_inputs_reg[0]\;
  \eye_sz_cnt_r_reg[0]_0\ <= \^eye_sz_cnt_r_reg[0]_0\;
  \eye_sz_cnt_r_reg[15]_0\(3 downto 0) <= \^eye_sz_cnt_r_reg[15]_0\(3 downto 0);
  inc_r_reg_0 <= \^inc_r_reg_0\;
  \k_left_cnt_r_reg[1]_0\(0) <= \^k_left_cnt_r_reg[1]_0\(0);
  ktap_at_left_edge_r_reg_0 <= \^ktap_at_left_edge_r_reg_0\;
  po_en_r_reg_0(5 downto 0) <= \^po_en_r_reg_0\(5 downto 0);
  \rise_trail_r_reg[0]\ <= \^rise_trail_r_reg[0]\;
  \rise_trail_r_reg[0]_0\ <= \^rise_trail_r_reg[0]_0\;
  solid_valid_r <= \^solid_valid_r\;
  stg3_r_reg_0 <= \^stg3_r_reg_0\;
  wrcal_adj_done_r_reg <= \^wrcal_adj_done_r_reg\;
  \wrcal_byte_sel_r2_reg[0]\ <= \^wrcal_byte_sel_r2_reg[0]\;
  \wrcal_byte_sel_r2_reg[1]\ <= \^wrcal_byte_sel_r2_reg[1]\;
K_is_at_center_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => po_adj_done_r2_reg,
      I3 => \^q\(2),
      I4 => sm_r(3),
      I5 => \^k_is_at_center\,
      O => K_is_at_center_r_i_1_n_0
    );
K_is_at_center_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => K_is_at_center_r_i_1_n_0,
      Q => \^k_is_at_center\,
      R => cq_stable_r_reg
    );
all_lanes_stg2_min_eyes_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => all_lanes_stg2_min_eyes_r_i_2_n_0,
      I1 => p_0_in(3),
      I2 => \^eye_sz_cnt_r_reg[15]_0\(1),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => all_lanes_stg2_min_eyes_r_i_3_n_0,
      O => all_lanes_stg2_min_eyes_ns
    );
all_lanes_stg2_min_eyes_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[11]\,
      I1 => \^eye_sz_cnt_r_reg[15]_0\(2),
      I2 => \eye_sz_cnt_r_reg_n_0_[9]\,
      I3 => \eye_sz_cnt_r_reg_n_0_[10]\,
      O => all_lanes_stg2_min_eyes_r_i_2_n_0
    );
all_lanes_stg2_min_eyes_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[15]\,
      I1 => \^eye_sz_cnt_r_reg[15]_0\(3),
      I2 => \eye_sz_cnt_r_reg_n_0_[13]\,
      I3 => \eye_sz_cnt_r_reg_n_0_[14]\,
      O => all_lanes_stg2_min_eyes_r_i_3_n_0
    );
all_lanes_stg2_min_eyes_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => all_lanes_stg2_min_eyes_ns,
      Q => all_lanes_stg2_min_eyes_r,
      R => '0'
    );
\byte_sel_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \byte_sel_r[0]_i_2_n_0\,
      I1 => cq_stable_r_reg_0,
      I2 => \^wrcal_byte_sel_r2_reg[0]\,
      I3 => \byte_sel_r[0]_i_3_n_0\,
      O => byte_sel(0)
    );
\byte_sel_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => wrcal_adj_done_r_i_11_n_0,
      I1 => \^q\(1),
      I2 => wrcal_adj_done_r_i_9_n_0,
      I3 => all_lanes_stg2_min_eyes_r_reg_1,
      I4 => \byte_sel_r[0]_i_5_n_0\,
      I5 => stg3_r_i_2_n_0,
      O => \byte_sel_r[0]_i_2_n_0\
    );
\byte_sel_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AAAAAA888A888A"
    )
        port map (
      I0 => \byte_sel_r[0]_i_5_n_0\,
      I1 => \byte_sel_r[0]_i_6_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => po_adj_done_r2_reg,
      I5 => \byte_sel_r[0]_i_7_n_0\,
      O => \byte_sel_r[0]_i_3_n_0\
    );
\byte_sel_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \byte_sel_r[0]_i_8_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => po_adj_done_r2_reg,
      I4 => sm_r(3),
      I5 => \^q\(2),
      O => \byte_sel_r[0]_i_5_n_0\
    );
\byte_sel_r[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_r(3),
      I1 => \^q\(2),
      O => \byte_sel_r[0]_i_6_n_0\
    );
\byte_sel_r[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \byte_sel_r[0]_i_8_n_0\,
      I1 => po_adj_done_r2_reg,
      I2 => po_su_rdy_r_reg,
      I3 => \^q\(1),
      O => \byte_sel_r[0]_i_7_n_0\
    );
\byte_sel_r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACF0AC0FAC00"
    )
        port map (
      I0 => stg3_r_i_6_n_0,
      I1 => stg3_r_i_4_n_0,
      I2 => \^wrcal_byte_sel_r2_reg[0]\,
      I3 => \^wrcal_byte_sel_r2_reg[1]\,
      I4 => stg3_r_i_3_n_0,
      I5 => stg3_r_i_5_n_0,
      O => \byte_sel_r[0]_i_8_n_0\
    );
\byte_sel_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A02800"
    )
        port map (
      I0 => cq_stable_r_reg_0,
      I1 => \^wrcal_byte_sel_r2_reg[0]\,
      I2 => \^wrcal_byte_sel_r2_reg[1]\,
      I3 => \byte_sel_r[0]_i_2_n_0\,
      I4 => \byte_sel_r[0]_i_3_n_0\,
      O => \byte_sel_r[1]_i_1_n_0\
    );
\byte_sel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => byte_sel(0),
      Q => \^wrcal_byte_sel_r2_reg[0]\,
      R => '0'
    );
\byte_sel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \byte_sel_r[1]_i_1_n_0\,
      Q => \^wrcal_byte_sel_r2_reg[1]\,
      R => '0'
    );
\calib_sel[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888000AAAAAAAA"
    )
        port map (
      I0 => init_calib_complete_r_reg_rep_0,
      I1 => wrcal_adj_rdy_r_reg,
      I2 => \^wrcal_byte_sel_r2_reg[1]\,
      I3 => wrcal_stg3,
      I4 => \^wrcal_byte_sel_r2_reg[0]\,
      I5 => \pi_lane_r_reg[0]\,
      O => \calib_sel_reg[0]\
    );
\calib_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0070"
    )
        port map (
      I0 => \^wrcal_byte_sel_r2_reg[0]\,
      I1 => wrcal_stg3,
      I2 => wrcal_adj_rdy_r_reg,
      I3 => \^wrcal_byte_sel_r2_reg[1]\,
      I4 => \byte_cnt_reg[2]\,
      I5 => cq_stable_r_reg_2,
      O => \calib_sel_reg[1]\
    );
\calib_zero_inputs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCCFEEEECCCC"
    )
        port map (
      I0 => \^calib_zero_inputs_reg[0]\,
      I1 => init_calib_complete_r_reg_rep,
      I2 => \byte_sel_cnt_reg[1]\,
      I3 => \byte_sel_cnt_reg[2]\,
      I4 => po_delay_done_reg,
      I5 => po_dec_done_reg,
      O => D(0)
    );
\calib_zero_inputs[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000004CC"
    )
        port map (
      I0 => \^wrcal_byte_sel_r2_reg[0]\,
      I1 => wrcal_adj_rdy_r_reg,
      I2 => \^wrcal_byte_sel_r2_reg[1]\,
      I3 => wrcal_stg3,
      I4 => init_calib_complete_r_reg_rep_1,
      O => \^calib_zero_inputs_reg[0]\
    );
edge_aligned_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rise_trail_r_reg[0]_0\,
      I1 => \^rise_trail_r_reg[0]\,
      O => \centering__0\
    );
\eye_sz_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[12]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(0),
      O => \eye_sz_cnt_r[0]_i_1_n_0\
    );
\eye_sz_cnt_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020002"
    )
        port map (
      I0 => current_command(1),
      I1 => current_command(0),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[14]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(10),
      O => \eye_sz_cnt_r[10]_i_1_n_0\
    );
\eye_sz_cnt_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABBBABFFABFFAB"
    )
        port map (
      I0 => \eye_sz_cnt_r[15]_i_6_n_0\,
      I1 => \wrcal_byte_sel_r2_reg[0]_0\,
      I2 => \eye_sz_cnt_r[15]_i_8_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_5_n_0\,
      I4 => \lanes_solid_r_reg[0]_1\,
      I5 => \eye_sz_cnt_r[15]_i_3_n_0\,
      O => eye_sz_cnt_ns(9)
    );
\eye_sz_cnt_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => current_command(1),
      I1 => current_command(0),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_10_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(11),
      O => \eye_sz_cnt_r[11]_i_2_n_0\
    );
\eye_sz_cnt_r[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[11]\,
      O => \eye_sz_cnt_r[11]_i_5_n_0\
    );
\eye_sz_cnt_r[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[10]\,
      O => \eye_sz_cnt_r[11]_i_6_n_0\
    );
\eye_sz_cnt_r[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[9]\,
      O => \eye_sz_cnt_r[11]_i_7_n_0\
    );
\eye_sz_cnt_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000800"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[12]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(12),
      O => \eye_sz_cnt_r[12]_i_1_n_0\
    );
\eye_sz_cnt_r[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5533000F5533FF"
    )
        port map (
      I0 => \^eye_sz_cnt_r_reg[15]_0\(2),
      I1 => \^eye_sz_cnt_r_reg[15]_0\(1),
      I2 => \^eye_sz_cnt_r_reg[15]_0\(3),
      I3 => current_command(0),
      I4 => current_command(1),
      I5 => \^eye_sz_cnt_r_reg[15]_0\(0),
      O => \eye_sz_cnt_r[12]_i_2_n_0\
    );
\eye_sz_cnt_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[13]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(13),
      O => \eye_sz_cnt_r[13]_i_1_n_0\
    );
\eye_sz_cnt_r[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \eye_sz_cnt_r[15]_i_21_n_0\,
      I1 => \eye_sz_cnt_r[12]_i_2_n_0\,
      O => \eye_sz_cnt_r[13]_i_2_n_0\
    );
\eye_sz_cnt_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[14]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(14),
      O => \eye_sz_cnt_r[14]_i_1_n_0\
    );
\eye_sz_cnt_r[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \eye_sz_cnt_r[15]_i_22_n_0\,
      I1 => \eye_sz_cnt_r[12]_i_2_n_0\,
      I2 => \eye_sz_cnt_r[15]_i_21_n_0\,
      O => \eye_sz_cnt_r[14]_i_2_n_0\
    );
\eye_sz_cnt_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF50FF70FF50FFFF"
    )
        port map (
      I0 => \eye_sz_cnt_r[15]_i_3_n_0\,
      I1 => \lanes_solid_r_reg[0]_1\,
      I2 => \eye_sz_cnt_r[15]_i_5_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_6_n_0\,
      I4 => \wrcal_byte_sel_r2_reg[1]_2\,
      I5 => \eye_sz_cnt_r[15]_i_8_n_0\,
      O => eye_sz_cnt_ns(13)
    );
\eye_sz_cnt_r[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \eye_sz_cnt_r[15]_i_20_n_0\,
      I1 => \eye_sz_cnt_r[15]_i_21_n_0\,
      I2 => \eye_sz_cnt_r[12]_i_2_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_22_n_0\,
      O => \eye_sz_cnt_r[15]_i_10_n_0\
    );
\eye_sz_cnt_r[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \byte_sel_r[0]_i_8_n_0\,
      I1 => \^wrcal_byte_sel_r2_reg[0]\,
      I2 => \^wrcal_byte_sel_r2_reg[1]\,
      O => \^eye_sz_cnt_r_reg[0]_0\
    );
\eye_sz_cnt_r[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \eye_sz_cnt_r[15]_i_28_n_0\,
      I1 => \eye_sz_cnt_r[15]_i_18_n_0\,
      I2 => \lanes_solid_r_reg[2]\,
      O => \eye_sz_cnt_r[15]_i_14_n_0\
    );
\eye_sz_cnt_r[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sm_r(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \eye_sz_cnt_r[15]_i_15_n_0\
    );
\eye_sz_cnt_r[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => po_adj_done_r2_reg,
      I3 => po_su_rdy_r_reg,
      I4 => \byte_sel_r[0]_i_8_n_0\,
      O => \eye_sz_cnt_r[15]_i_17_n_0\
    );
\eye_sz_cnt_r[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => all_lanes_stg2_min_eyes_r_reg_0,
      I1 => \^q\(0),
      I2 => \byte_sel_r[0]_i_6_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_29_n_0\,
      I4 => \^q\(1),
      I5 => po_adj_done_r2_reg,
      O => \eye_sz_cnt_r[15]_i_18_n_0\
    );
\eye_sz_cnt_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000800"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_10_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(15),
      O => \eye_sz_cnt_r[15]_i_2_n_0\
    );
\eye_sz_cnt_r[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCF0FFAACCF000"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[15]\,
      I1 => \eye_sz_cnt_r_reg_n_0_[11]\,
      I2 => p_0_in(3),
      I3 => current_command(0),
      I4 => current_command(1),
      I5 => \eye_sz_cnt_r_reg_n_0_[3]\,
      O => \eye_sz_cnt_r[15]_i_20_n_0\
    );
\eye_sz_cnt_r[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[13]\,
      I1 => \eye_sz_cnt_r_reg_n_0_[9]\,
      I2 => p_0_in(1),
      I3 => current_command(0),
      I4 => current_command(1),
      I5 => \eye_sz_cnt_r_reg_n_0_[1]\,
      O => \eye_sz_cnt_r[15]_i_21_n_0\
    );
\eye_sz_cnt_r[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[10]\,
      I1 => \eye_sz_cnt_r_reg_n_0_[2]\,
      I2 => \eye_sz_cnt_r_reg_n_0_[14]\,
      I3 => current_command(0),
      I4 => current_command(1),
      I5 => p_0_in(2),
      O => \eye_sz_cnt_r[15]_i_22_n_0\
    );
\eye_sz_cnt_r[15]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[15]\,
      O => \eye_sz_cnt_r[15]_i_24_n_0\
    );
\eye_sz_cnt_r[15]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[14]\,
      O => \eye_sz_cnt_r[15]_i_25_n_0\
    );
\eye_sz_cnt_r[15]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[13]\,
      O => \eye_sz_cnt_r[15]_i_26_n_0\
    );
\eye_sz_cnt_r[15]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BCB08C80"
    )
        port map (
      I0 => all_lanes_stg2_min_eyes_r_i_3_n_0,
      I1 => \^wrcal_byte_sel_r2_reg[1]\,
      I2 => \^wrcal_byte_sel_r2_reg[0]\,
      I3 => all_lanes_stg2_min_eyes_r_i_2_n_0,
      I4 => \eye_sz_cnt_r[15]_i_30_n_0\,
      O => \eye_sz_cnt_r[15]_i_28_n_0\
    );
\eye_sz_cnt_r[15]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wrcal_byte_sel_r2_reg[1]\,
      I1 => \^wrcal_byte_sel_r2_reg[0]\,
      O => \eye_sz_cnt_r[15]_i_29_n_0\
    );
\eye_sz_cnt_r[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F070F0F"
    )
        port map (
      I0 => wrcal_adj_done_r_i_12_n_0,
      I1 => po_adj_done_r2_reg,
      I2 => \sm_r[3]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => \lanes_solid_r_reg[0]\(0),
      O => \eye_sz_cnt_r[15]_i_3_n_0\
    );
\eye_sz_cnt_r[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^eye_sz_cnt_r_reg[15]_0\(1),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \eye_sz_cnt_r[15]_i_30_n_0\
    );
\eye_sz_cnt_r[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sm_r(3),
      O => \eye_sz_cnt_r[15]_i_5_n_0\
    );
\eye_sz_cnt_r[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCECCCCCFCECFCCC"
    )
        port map (
      I0 => solid_valid_r_reg_0,
      I1 => \eye_sz_cnt_r[15]_i_14_n_0\,
      I2 => \eye_sz_cnt_r[15]_i_15_n_0\,
      I3 => wrcal_adj_done_r_i_12_n_0,
      I4 => po_adj_done_r2_reg,
      I5 => \lanes_solid_r_reg[0]_0\,
      O => \eye_sz_cnt_r[15]_i_6_n_0\
    );
\eye_sz_cnt_r[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFE"
    )
        port map (
      I0 => \eye_sz_cnt_r[15]_i_17_n_0\,
      I1 => sm_r(3),
      I2 => \^q\(2),
      I3 => \eye_sz_cnt_r[15]_i_18_n_0\,
      I4 => \lanes_solid_r_reg[2]\,
      O => \eye_sz_cnt_r[15]_i_8_n_0\
    );
\eye_sz_cnt_r[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFB"
    )
        port map (
      I0 => \sm_r[3]_i_4_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \eye_sz_cnt_r[15]_i_9_n_0\
    );
\eye_sz_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010001"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[13]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(1),
      O => \eye_sz_cnt_r[1]_i_1_n_0\
    );
\eye_sz_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010001"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[14]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(2),
      O => \eye_sz_cnt_r[2]_i_1_n_0\
    );
\eye_sz_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABBBABFFABFFAB"
    )
        port map (
      I0 => \eye_sz_cnt_r[15]_i_6_n_0\,
      I1 => \wrcal_byte_sel_r2_reg[1]_0\,
      I2 => \eye_sz_cnt_r[15]_i_8_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_5_n_0\,
      I4 => \lanes_solid_r_reg[0]_1\,
      I5 => \eye_sz_cnt_r[15]_i_3_n_0\,
      O => eye_sz_cnt_ns(1)
    );
\eye_sz_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_10_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(3),
      O => \eye_sz_cnt_r[3]_i_2_n_0\
    );
\eye_sz_cnt_r[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[3]\,
      O => \eye_sz_cnt_r[3]_i_5_n_0\
    );
\eye_sz_cnt_r[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[2]\,
      O => \eye_sz_cnt_r[3]_i_6_n_0\
    );
\eye_sz_cnt_r[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[1]\,
      O => \eye_sz_cnt_r[3]_i_7_n_0\
    );
\eye_sz_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[12]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(4),
      O => \eye_sz_cnt_r[4]_i_1_n_0\
    );
\eye_sz_cnt_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020002"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[13]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(5),
      O => \eye_sz_cnt_r[5]_i_1_n_0\
    );
\eye_sz_cnt_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020002"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[14]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(6),
      O => \eye_sz_cnt_r[6]_i_1_n_0\
    );
\eye_sz_cnt_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABBBABFFABFFAB"
    )
        port map (
      I0 => \eye_sz_cnt_r[15]_i_6_n_0\,
      I1 => \wrcal_byte_sel_r2_reg[1]_1\,
      I2 => \eye_sz_cnt_r[15]_i_8_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_5_n_0\,
      I4 => \lanes_solid_r_reg[0]_1\,
      I5 => \eye_sz_cnt_r[15]_i_3_n_0\,
      O => eye_sz_cnt_ns(5)
    );
\eye_sz_cnt_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => current_command(0),
      I1 => current_command(1),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_10_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(7),
      O => \eye_sz_cnt_r[7]_i_2_n_0\
    );
\eye_sz_cnt_r[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(3),
      O => \eye_sz_cnt_r[7]_i_5_n_0\
    );
\eye_sz_cnt_r[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(2),
      O => \eye_sz_cnt_r[7]_i_6_n_0\
    );
\eye_sz_cnt_r[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(1),
      O => \eye_sz_cnt_r[7]_i_7_n_0\
    );
\eye_sz_cnt_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => current_command(1),
      I1 => current_command(0),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[12]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(8),
      O => \eye_sz_cnt_r[8]_i_1_n_0\
    );
\eye_sz_cnt_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020002"
    )
        port map (
      I0 => current_command(1),
      I1 => current_command(0),
      I2 => \eye_sz_cnt_r[15]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[13]_i_2_n_0\,
      I4 => \sm_r_reg[0]_0\,
      I5 => eye_sz_cnt_inc(9),
      O => \eye_sz_cnt_r[9]_i_1_n_0\
    );
\eye_sz_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(1),
      D => \eye_sz_cnt_r[0]_i_1_n_0\,
      Q => \^eye_sz_cnt_r_reg[15]_0\(0),
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(9),
      D => \eye_sz_cnt_r[10]_i_1_n_0\,
      Q => \eye_sz_cnt_r_reg_n_0_[10]\,
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(9),
      D => \eye_sz_cnt_r[11]_i_2_n_0\,
      Q => \eye_sz_cnt_r_reg_n_0_[11]\,
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \eye_sz_cnt_r_reg[7]_i_4_n_0\,
      CO(3) => \eye_sz_cnt_r_reg[11]_i_4_n_0\,
      CO(2) => \eye_sz_cnt_r_reg[11]_i_4_n_1\,
      CO(1) => \eye_sz_cnt_r_reg[11]_i_4_n_2\,
      CO(0) => \eye_sz_cnt_r_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \eye_sz_cnt_r_reg_n_0_[11]\,
      DI(2) => \eye_sz_cnt_r_reg_n_0_[10]\,
      DI(1) => \eye_sz_cnt_r_reg_n_0_[9]\,
      DI(0) => \^eye_sz_cnt_r_reg[15]_0\(2),
      O(3 downto 0) => eye_sz_cnt_inc(11 downto 8),
      S(3) => \eye_sz_cnt_r[11]_i_5_n_0\,
      S(2) => \eye_sz_cnt_r[11]_i_6_n_0\,
      S(1) => \eye_sz_cnt_r[11]_i_7_n_0\,
      S(0) => \eye_sz_cnt_r_reg[8]_0\(0)
    );
\eye_sz_cnt_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(13),
      D => \eye_sz_cnt_r[12]_i_1_n_0\,
      Q => \^eye_sz_cnt_r_reg[15]_0\(3),
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(13),
      D => \eye_sz_cnt_r[13]_i_1_n_0\,
      Q => \eye_sz_cnt_r_reg_n_0_[13]\,
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(13),
      D => \eye_sz_cnt_r[14]_i_1_n_0\,
      Q => \eye_sz_cnt_r_reg_n_0_[14]\,
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(13),
      D => \eye_sz_cnt_r[15]_i_2_n_0\,
      Q => \eye_sz_cnt_r_reg_n_0_[15]\,
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \eye_sz_cnt_r_reg[11]_i_4_n_0\,
      CO(3) => \NLW_eye_sz_cnt_r_reg[15]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \eye_sz_cnt_r_reg[15]_i_12_n_1\,
      CO(1) => \eye_sz_cnt_r_reg[15]_i_12_n_2\,
      CO(0) => \eye_sz_cnt_r_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \eye_sz_cnt_r_reg_n_0_[14]\,
      DI(1) => \eye_sz_cnt_r_reg_n_0_[13]\,
      DI(0) => \^eye_sz_cnt_r_reg[15]_0\(3),
      O(3 downto 0) => eye_sz_cnt_inc(15 downto 12),
      S(3) => \eye_sz_cnt_r[15]_i_24_n_0\,
      S(2) => \eye_sz_cnt_r[15]_i_25_n_0\,
      S(1) => \eye_sz_cnt_r[15]_i_26_n_0\,
      S(0) => \eye_sz_cnt_r_reg[12]_0\(0)
    );
\eye_sz_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(1),
      D => \eye_sz_cnt_r[1]_i_1_n_0\,
      Q => \eye_sz_cnt_r_reg_n_0_[1]\,
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(1),
      D => \eye_sz_cnt_r[2]_i_1_n_0\,
      Q => \eye_sz_cnt_r_reg_n_0_[2]\,
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(1),
      D => \eye_sz_cnt_r[3]_i_2_n_0\,
      Q => \eye_sz_cnt_r_reg_n_0_[3]\,
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eye_sz_cnt_r_reg[3]_i_4_n_0\,
      CO(2) => \eye_sz_cnt_r_reg[3]_i_4_n_1\,
      CO(1) => \eye_sz_cnt_r_reg[3]_i_4_n_2\,
      CO(0) => \eye_sz_cnt_r_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \eye_sz_cnt_r_reg_n_0_[3]\,
      DI(2) => \eye_sz_cnt_r_reg_n_0_[2]\,
      DI(1) => \eye_sz_cnt_r_reg_n_0_[1]\,
      DI(0) => \^eye_sz_cnt_r_reg[15]_0\(0),
      O(3 downto 0) => eye_sz_cnt_inc(3 downto 0),
      S(3) => \eye_sz_cnt_r[3]_i_5_n_0\,
      S(2) => \eye_sz_cnt_r[3]_i_6_n_0\,
      S(1) => \eye_sz_cnt_r[3]_i_7_n_0\,
      S(0) => S(0)
    );
\eye_sz_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(5),
      D => \eye_sz_cnt_r[4]_i_1_n_0\,
      Q => \^eye_sz_cnt_r_reg[15]_0\(1),
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(5),
      D => \eye_sz_cnt_r[5]_i_1_n_0\,
      Q => p_0_in(1),
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(5),
      D => \eye_sz_cnt_r[6]_i_1_n_0\,
      Q => p_0_in(2),
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(5),
      D => \eye_sz_cnt_r[7]_i_2_n_0\,
      Q => p_0_in(3),
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \eye_sz_cnt_r_reg[3]_i_4_n_0\,
      CO(3) => \eye_sz_cnt_r_reg[7]_i_4_n_0\,
      CO(2) => \eye_sz_cnt_r_reg[7]_i_4_n_1\,
      CO(1) => \eye_sz_cnt_r_reg[7]_i_4_n_2\,
      CO(0) => \eye_sz_cnt_r_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_0_in(3 downto 1),
      DI(0) => \^eye_sz_cnt_r_reg[15]_0\(1),
      O(3 downto 0) => eye_sz_cnt_inc(7 downto 4),
      S(3) => \eye_sz_cnt_r[7]_i_5_n_0\,
      S(2) => \eye_sz_cnt_r[7]_i_6_n_0\,
      S(1) => \eye_sz_cnt_r[7]_i_7_n_0\,
      S(0) => \eye_sz_cnt_r_reg[4]_0\(0)
    );
\eye_sz_cnt_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(9),
      D => \eye_sz_cnt_r[8]_i_1_n_0\,
      Q => \^eye_sz_cnt_r_reg[15]_0\(2),
      R => cq_stable_r_reg
    );
\eye_sz_cnt_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => eye_sz_cnt_ns(9),
      D => \eye_sz_cnt_r[9]_i_1_n_0\,
      Q => \eye_sz_cnt_r_reg_n_0_[9]\,
      R => cq_stable_r_reg
    );
inc_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE02FE02FE02"
    )
        port map (
      I0 => \^inc_r_reg_0\,
      I1 => mmcm_edge_detect_rdy_r_i_2_n_0,
      I2 => \sm_r[3]_i_3_n_0\,
      I3 => inc_r_i_2_n_0,
      I4 => inc_ns1,
      I5 => edge_aligned_r_reg,
      O => inc_r_i_1_n_0
    );
inc_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFBBBBBBB"
    )
        port map (
      I0 => inc_r_i_4_n_0,
      I1 => cq_stable_r_reg_0,
      I2 => \^q\(1),
      I3 => po_adj_done_r2_reg,
      I4 => \^q\(2),
      I5 => \^ktap_at_left_edge_r_reg_0\,
      O => inc_r_i_2_n_0
    );
inc_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404440444044000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => all_lanes_stg2_min_eyes_r_reg_0,
      I4 => po_su_rdy_r_reg,
      I5 => po_adj_done_r2_reg,
      O => inc_r_i_4_n_0
    );
inc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => inc_r_i_1_n_0,
      Q => \^inc_r_reg_0\,
      R => '0'
    );
\k_left_cnt_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => k_left_cnt_r(1),
      I1 => \^k_left_cnt_r_reg[1]_0\(0),
      I2 => po_adj_done_r2_reg,
      O => \k_left_cnt_r[1]_i_1_n_0\
    );
\k_left_cnt_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => k_left_cnt_r(2),
      I1 => k_left_cnt_r(1),
      I2 => po_adj_done_r2_reg,
      I3 => \^k_left_cnt_r_reg[1]_0\(0),
      O => \k_left_cnt_r[2]_i_1_n_0\
    );
\k_left_cnt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => k_left_cnt_r(3),
      I1 => k_left_cnt_r(2),
      I2 => \^k_left_cnt_r_reg[1]_0\(0),
      I3 => po_adj_done_r2_reg,
      I4 => k_left_cnt_r(1),
      O => \k_left_cnt_r[3]_i_1_n_0\
    );
\k_left_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => cq_stable_r_reg_0,
      I1 => sm_r(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \k_left_cnt_r[4]_i_1_n_0\
    );
\k_left_cnt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00600000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => sm_r(3),
      I4 => cq_stable_r_reg_0,
      O => k_left_cnt_ns
    );
\k_left_cnt_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => k_left_cnt_r(4),
      I1 => k_left_cnt_r(3),
      I2 => k_left_cnt_r(1),
      I3 => po_adj_done_r2_reg,
      I4 => \^k_left_cnt_r_reg[1]_0\(0),
      I5 => k_left_cnt_r(2),
      O => \k_left_cnt_r[4]_i_3_n_0\
    );
\k_left_cnt_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0200"
    )
        port map (
      I0 => \k_left_cnt_r[5]_i_2_n_0\,
      I1 => k_left_cnt_r(4),
      I2 => \^q\(0),
      I3 => k_left_cnt_ns,
      I4 => k_left_cnt_r(5),
      O => \k_left_cnt_r[5]_i_1_n_0\
    );
\k_left_cnt_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => k_left_cnt_r(2),
      I1 => \^k_left_cnt_r_reg[1]_0\(0),
      I2 => po_adj_done_r2_reg,
      I3 => k_left_cnt_r(1),
      I4 => k_left_cnt_r(3),
      O => \k_left_cnt_r[5]_i_2_n_0\
    );
\k_left_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => k_left_cnt_ns,
      D => po_adj_done_r2_reg_1,
      Q => \^k_left_cnt_r_reg[1]_0\(0),
      R => \k_left_cnt_r[4]_i_1_n_0\
    );
\k_left_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => k_left_cnt_ns,
      D => \k_left_cnt_r[1]_i_1_n_0\,
      Q => k_left_cnt_r(1),
      R => \k_left_cnt_r[4]_i_1_n_0\
    );
\k_left_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => k_left_cnt_ns,
      D => \k_left_cnt_r[2]_i_1_n_0\,
      Q => k_left_cnt_r(2),
      R => \k_left_cnt_r[4]_i_1_n_0\
    );
\k_left_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => k_left_cnt_ns,
      D => \k_left_cnt_r[3]_i_1_n_0\,
      Q => k_left_cnt_r(3),
      R => \k_left_cnt_r[4]_i_1_n_0\
    );
\k_left_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => k_left_cnt_ns,
      D => \k_left_cnt_r[4]_i_3_n_0\,
      Q => k_left_cnt_r(4),
      R => \k_left_cnt_r[4]_i_1_n_0\
    );
\k_left_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \k_left_cnt_r[5]_i_1_n_0\,
      Q => k_left_cnt_r(5),
      R => '0'
    );
\klane_stg3_left_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \klane_stg3_left_r[5]_i_3_n_0\,
      I1 => cq_stable_r_reg_0,
      O => \klane_stg3_left_r[5]_i_1_n_0\
    );
\klane_stg3_left_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => sm_r(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \byte_sel_r[0]_i_7_n_0\,
      O => \klane_stg3_left_r[5]_i_3_n_0\
    );
\klane_stg3_left_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \po_counter_read_val_reg[5]\(0),
      Q => \^po_en_r_reg_0\(0),
      R => '0'
    );
\klane_stg3_left_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \po_counter_read_val_reg[5]\(1),
      Q => \^po_en_r_reg_0\(1),
      R => '0'
    );
\klane_stg3_left_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \po_counter_read_val_reg[5]\(2),
      Q => \^po_en_r_reg_0\(2),
      R => '0'
    );
\klane_stg3_left_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \po_counter_read_val_reg[5]\(3),
      Q => \^po_en_r_reg_0\(3),
      R => '0'
    );
\klane_stg3_left_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \po_counter_read_val_reg[5]\(4),
      Q => \^po_en_r_reg_0\(4),
      R => '0'
    );
\klane_stg3_left_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \po_counter_read_val_reg[5]\(5),
      Q => \^po_en_r_reg_0\(5),
      R => '0'
    );
ktap_at_left_edge_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAC000"
    )
        port map (
      I0 => \^rise_trail_r_reg[0]\,
      I1 => \^rise_trail_r_reg[0]_0\,
      I2 => done_r_reg,
      I3 => \^ktap_at_left_edge_r_reg_0\,
      I4 => cq_stable_r_reg_0,
      O => ktap_at_left_edge_r_i_1_n_0
    );
ktap_at_left_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ktap_at_left_edge_r_i_1_n_0,
      Q => \^rise_trail_r_reg[0]\,
      R => '0'
    );
ktap_at_right_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E200E200E200"
    )
        port map (
      I0 => \^rise_trail_r_reg[0]_0\,
      I1 => \sm_r[3]_i_5_n_0\,
      I2 => mmcm_edge_detect_rdy_ns0,
      I3 => cq_stable_r_reg_0,
      I4 => done_r_reg,
      I5 => \^ktap_at_left_edge_r_reg_0\,
      O => ktap_at_right_edge_r_i_1_n_0
    );
ktap_at_right_edge_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => po_adj_done_r2_reg_0,
      I1 => k_left_cnt_r(2),
      I2 => k_left_cnt_r(3),
      I3 => k_left_cnt_r(5),
      I4 => k_left_cnt_r(4),
      I5 => k_left_cnt_r(1),
      O => mmcm_edge_detect_rdy_ns0
    );
ktap_at_right_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ktap_at_right_edge_r_i_1_n_0,
      Q => \^rise_trail_r_reg[0]_0\,
      R => '0'
    );
mmcm_edge_detect_rdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F100E000E000"
    )
        port map (
      I0 => mmcm_edge_detect_rdy_r_i_2_n_0,
      I1 => \sm_r[3]_i_5_n_0\,
      I2 => mmcm_edge_detect_rdy_r_i_3_n_0,
      I3 => cq_stable_r_reg_0,
      I4 => done_r_reg,
      I5 => \^ktap_at_left_edge_r_reg_0\,
      O => mmcm_edge_detect_rdy_r_i_1_n_0
    );
mmcm_edge_detect_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000020002000"
    )
        port map (
      I0 => mmcm_edge_detect_rdy_r_i_4_n_0,
      I1 => \^ktap_at_left_edge_r_reg_0\,
      I2 => po_adj_done_r2_reg,
      I3 => solid_valid_r_i_2_n_0,
      I4 => \klane_stg3_left_r_reg[5]_0\,
      I5 => \^rise_trail_r_reg[0]\,
      O => mmcm_edge_detect_rdy_r_i_2_n_0
    );
mmcm_edge_detect_rdy_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => po_adj_done_r2_reg,
      I1 => \^ktap_at_left_edge_r_reg_0\,
      I2 => \^q\(0),
      I3 => mmcm_edge_detect_rdy_ns0,
      O => mmcm_edge_detect_rdy_r_i_3_n_0
    );
mmcm_edge_detect_rdy_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => mmcm_edge_detect_rdy_r_i_4_n_0
    );
mmcm_edge_detect_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mmcm_edge_detect_rdy_r_i_1_n_0,
      Q => \^ktap_at_left_edge_r_reg_0\,
      R => '0'
    );
po_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => po_en_r_i_2_n_0,
      I1 => po_en_r_i_3_n_0,
      I2 => po_en_r_i_4_n_0,
      I3 => po_en_r_i_5_n_0,
      I4 => po_en_r_i_6_n_0,
      I5 => cq_stable_r_reg_1,
      O => po_en_r_i_1_n_0
    );
po_en_r_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => po_en_r_i_13_n_0
    );
po_en_r_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008C840000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \lanes_solid_r_reg[2]\,
      I3 => \eye_sz_cnt_r[15]_i_28_n_0\,
      I4 => po_su_rdy_r_reg,
      I5 => \eye_sz_cnt_r[15]_i_29_n_0\,
      O => po_en_r_i_14_n_0
    );
po_en_r_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => k_left_cnt_r(1),
      I1 => k_left_cnt_r(4),
      I2 => k_left_cnt_r(5),
      I3 => k_left_cnt_r(3),
      I4 => k_left_cnt_r(2),
      O => po_en_r_i_15_n_0
    );
po_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEAEAFFEAEAEA"
    )
        port map (
      I0 => po_en_r_i_8_n_0,
      I1 => poc_backup_r_i_2_n_0,
      I2 => poc_backup_r,
      I3 => done_r_reg,
      I4 => \^ktap_at_left_edge_r_reg_0\,
      I5 => edge_aligned_r_reg,
      O => po_en_r_i_2_n_0
    );
po_en_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88FFFFFC00FC00"
    )
        port map (
      I0 => wrcal_adj_done_r_i_12_n_0,
      I1 => po_adj_done_r2_reg,
      I2 => po_su_rdy_r_reg,
      I3 => po_en_r_i_9_n_0,
      I4 => \lanes_solid_r_reg[0]_0\,
      I5 => wrcal_adj_done_r_i_5_n_0,
      O => po_en_r_i_3_n_0
    );
po_en_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AAAAAAAAAA88A"
    )
        port map (
      I0 => \^rise_trail_r_reg[0]\,
      I1 => \klane_stg3_left_r_reg[1]_0\,
      I2 => \stg3_0_r_reg[4]\,
      I3 => \^po_en_r_reg_0\(4),
      I4 => \stg3_1_r_reg[5]_0\,
      I5 => \^po_en_r_reg_0\(5),
      O => po_en_r_i_4_n_0
    );
po_en_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^ktap_at_left_edge_r_reg_0\,
      I3 => po_adj_done_r2_reg,
      O => po_en_r_i_5_n_0
    );
po_en_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \^ktap_at_left_edge_r_reg_0\,
      I1 => done_r_reg,
      I2 => sm_r(3),
      I3 => \^q\(2),
      O => po_en_r_i_6_n_0
    );
po_en_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF80FF"
    )
        port map (
      I0 => wrcal_adj_done_r_i_14_n_0,
      I1 => po_su_rdy_r_reg,
      I2 => po_en_r_i_13_n_0,
      I3 => \eye_sz_cnt_r[15]_i_17_n_0\,
      I4 => po_en_r_i_14_n_0,
      I5 => \byte_sel_r[0]_i_6_n_0\,
      O => po_en_r_i_8_n_0
    );
po_en_r_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF3AAAA"
    )
        port map (
      I0 => \^eye_sz_cnt_r_reg[0]_0\,
      I1 => po_en_r_i_15_n_0,
      I2 => \^k_left_cnt_r_reg[1]_0\(0),
      I3 => po_su_rdy_r_reg,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => po_en_r_i_9_n_0
    );
po_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_en_r_i_1_n_0,
      Q => wrcal_po_en_r_reg,
      R => '0'
    );
\poc_backup_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000ACCCA000A000"
    )
        port map (
      I0 => poc_backup_r_reg_0,
      I1 => cq_stable_r_reg_0,
      I2 => done_r_reg,
      I3 => \^ktap_at_left_edge_r_reg_0\,
      I4 => poc_backup_r_i_2_n_0,
      I5 => poc_backup_r,
      O => \poc_backup_r_i_1__0_n_0\
    );
poc_backup_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => po_su_rdy_r_reg,
      I3 => sm_r(3),
      I4 => \^q\(2),
      O => poc_backup_r_i_2_n_0
    );
poc_backup_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \poc_backup_r_i_1__0_n_0\,
      Q => poc_backup_r,
      R => '0'
    );
\rise_lead_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^rise_trail_r_reg[0]\,
      I1 => run_polarity_r_reg,
      I2 => \^rise_trail_r_reg[0]_0\,
      I3 => run_polarity_r_reg_0,
      O => \rise_lead_r_reg[6]\(0)
    );
\rise_trail_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^rise_trail_r_reg[0]\,
      I1 => run_polarity_r_reg,
      I2 => \^rise_trail_r_reg[0]_0\,
      I3 => run_polarity_r_reg_0,
      O => E(0)
    );
\run_ends_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^ktap_at_left_edge_r_reg_0\,
      I1 => run_too_small_r3,
      I2 => cq_stable_r_reg_0,
      O => reset_run_ends
    );
\sm_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => cq_stable_r_reg_0,
      O => \sm_r[1]_i_1_n_0\
    );
\sm_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \^q\(2),
      I1 => cq_stable_r_reg_0,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \sm_r[2]_i_1_n_0\
    );
\sm_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAE"
    )
        port map (
      I0 => \sm_r[3]_i_3_n_0\,
      I1 => \sm_r[3]_i_4_n_0\,
      I2 => sm_r(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \sm_r[3]_i_5_n_0\,
      O => \sm_r[3]_i_2_n_0\
    );
\sm_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \sm_r[3]_i_6_n_0\,
      I1 => \sm_r[3]_i_7_n_0\,
      I2 => \klane_stg3_left_r[5]_i_3_n_0\,
      I3 => cq_stable_r_reg_0,
      O => \sm_r[3]_i_3_n_0\
    );
\sm_r[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => stg3_r_i_2_n_0,
      I1 => \^q\(2),
      I2 => po_adj_done_r2_reg,
      O => \sm_r[3]_i_4_n_0\
    );
\sm_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => mmcm_edge_detect_rdy_ns0,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => sm_r(3),
      O => \sm_r[3]_i_5_n_0\
    );
\sm_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001CD0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wrcal_adj_done_r_i_14_n_0,
      I3 => all_lanes_stg2_min_eyes_r_reg_1,
      I4 => po_adj_done_r2_reg,
      I5 => \byte_sel_r[0]_i_6_n_0\,
      O => \sm_r[3]_i_6_n_0\
    );
\sm_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^wrcal_adj_done_r_reg\,
      I1 => solid_valid_r_reg_0,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => sm_r(3),
      O => \sm_r[3]_i_7_n_0\
    );
\sm_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_r[3]_i_2_n_0\,
      D => cq_stable_r_reg_3(0),
      Q => \^q\(0),
      R => SR(0)
    );
\sm_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_r[3]_i_2_n_0\,
      D => \sm_r[1]_i_1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sm_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_r[3]_i_2_n_0\,
      D => \sm_r[2]_i_1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\sm_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \sm_r[3]_i_2_n_0\,
      D => '0',
      Q => sm_r(3),
      S => SR(0)
    );
solid_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFFF00004000"
    )
        port map (
      I0 => \^wrcal_adj_done_r_reg\,
      I1 => \^q\(0),
      I2 => cq_stable_r_reg_0,
      I3 => solid_valid_r_i_2_n_0,
      I4 => \^q\(1),
      I5 => \^solid_valid_r\,
      O => solid_valid_r_i_1_n_0
    );
solid_valid_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => sm_r(3),
      O => solid_valid_r_i_2_n_0
    );
solid_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => solid_valid_r_i_1_n_0,
      Q => \^solid_valid_r\,
      R => '0'
    );
\stg3_0_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^wrcal_byte_sel_r2_reg[0]\,
      I1 => \^stg3_r_reg_0\,
      I2 => po_adj_done_r2_reg,
      O => \stg3_0_r_reg[5]\
    );
\stg3_1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wrcal_byte_sel_r2_reg[0]\,
      I1 => \^stg3_r_reg_0\,
      I2 => po_adj_done_r2_reg,
      O => \stg3_1_r_reg[5]\
    );
stg3_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F555F550E000A00"
    )
        port map (
      I0 => \klane_stg3_left_r[5]_i_3_n_0\,
      I1 => \eye_sz_cnt_r[15]_i_5_n_0\,
      I2 => stg3_r_i_2_n_0,
      I3 => \^q\(2),
      I4 => po_adj_done_r2_reg,
      I5 => \^stg3_r_reg_0\,
      O => stg3_r_i_1_n_0
    );
stg3_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stg3_r_i_3_n_0,
      I1 => stg3_r_i_4_n_0,
      I2 => stg3_r_i_5_n_0,
      I3 => stg3_r_i_6_n_0,
      O => stg3_r_i_2_n_0
    );
stg3_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[2]\,
      I1 => \eye_sz_cnt_r_reg_n_0_[3]\,
      I2 => \^eye_sz_cnt_r_reg[15]_0\(0),
      I3 => \eye_sz_cnt_r_reg_n_0_[1]\,
      O => stg3_r_i_3_n_0
    );
stg3_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^eye_sz_cnt_r_reg[15]_0\(2),
      I1 => \eye_sz_cnt_r_reg_n_0_[11]\,
      I2 => \eye_sz_cnt_r_reg_n_0_[9]\,
      I3 => \eye_sz_cnt_r_reg_n_0_[10]\,
      O => stg3_r_i_4_n_0
    );
stg3_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^eye_sz_cnt_r_reg[15]_0\(1),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => stg3_r_i_5_n_0
    );
stg3_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg_n_0_[14]\,
      I1 => \eye_sz_cnt_r_reg_n_0_[15]\,
      I2 => \^eye_sz_cnt_r_reg[15]_0\(3),
      I3 => \eye_sz_cnt_r_reg_n_0_[13]\,
      O => stg3_r_i_6_n_0
    );
stg3_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => stg3_r_i_1_n_0,
      Q => \^stg3_r_reg_0\,
      S => cq_stable_r_reg
    );
wrcal_adj_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => wrcal_adj_done_r_i_2_n_0,
      I1 => wrcal_adj_done_r_i_3_n_0,
      I2 => wrcal_adj_done_r_i_4_n_0,
      I3 => wrcal_adj_done_r_i_5_n_0,
      I4 => solid_valid_r_reg_0,
      I5 => \^wrcal_adj_done_r_reg\,
      O => wrcal_adj_done_r_reg_0
    );
wrcal_adj_done_r_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(2),
      I1 => sm_r(3),
      I2 => po_adj_done_r2_reg,
      O => wrcal_adj_done_r_i_11_n_0
    );
wrcal_adj_done_r_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \eye_sz_cnt_r[12]_i_2_n_0\,
      I1 => \eye_sz_cnt_r[15]_i_21_n_0\,
      I2 => \eye_sz_cnt_r[15]_i_20_n_0\,
      I3 => \eye_sz_cnt_r[15]_i_22_n_0\,
      O => wrcal_adj_done_r_i_12_n_0
    );
wrcal_adj_done_r_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wrcal_adj_done_r_i_12_n_0,
      I1 => \lanes_solid_r_reg[0]\(0),
      O => wrcal_adj_done_r_i_14_n_0
    );
wrcal_adj_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000808"
    )
        port map (
      I0 => wrcal_adj_done_r_i_8_n_0,
      I1 => cq_stable_r_reg_0,
      I2 => \^q\(0),
      I3 => po_adj_done_r2_reg,
      I4 => \^q\(2),
      I5 => sm_r(3),
      O => wrcal_adj_done_r_i_2_n_0
    );
wrcal_adj_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => wrcal_adj_done_r_i_9_n_0,
      I1 => all_lanes_stg2_min_eyes_r_reg_0,
      I2 => wrcal_adj_done_r_i_11_n_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => cq_stable_r_reg_0,
      O => wrcal_adj_done_r_i_3_n_0
    );
wrcal_adj_done_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => cq_stable_r_reg_0,
      I1 => sm_r(3),
      I2 => \^q\(2),
      O => wrcal_adj_done_r_i_4_n_0
    );
wrcal_adj_done_r_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => wrcal_adj_done_r_i_5_n_0
    );
wrcal_adj_done_r_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wrcal_adj_done_r_i_12_n_0,
      I1 => po_adj_done_r2_reg,
      O => \^wrcal_adj_done_r_reg\
    );
wrcal_adj_done_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFF0F0F0"
    )
        port map (
      I0 => wrcal_adj_done_r_i_9_n_0,
      I1 => \lanes_solid_r_reg[1]\,
      I2 => sm_r(3),
      I3 => po_adj_done_r2_reg,
      I4 => wrcal_adj_done_r_i_14_n_0,
      I5 => \^q\(1),
      O => wrcal_adj_done_r_i_8_n_0
    );
wrcal_adj_done_r_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wrcal_byte_sel_r2_reg[1]\,
      I1 => \^wrcal_byte_sel_r2_reg[0]\,
      O => wrcal_adj_done_r_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_cntlr is
  port (
    rst_stg1_r_reg : out STD_LOGIC;
    wrcal_stg3 : out STD_LOGIC;
    wrcal_inc : out STD_LOGIC;
    wrcal_po_en : out STD_LOGIC;
    \po_wait_r_reg[2]_0\ : out STD_LOGIC;
    \k_left_cnt_r_reg[0]\ : out STD_LOGIC;
    current_command : out STD_LOGIC_VECTOR ( 1 downto 0 );
    new_command : out STD_LOGIC;
    \eye_sz_cnt_r_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \eye_sz_cnt_r_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \eye_sz_cnt_r_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \eye_sz_cnt_r_reg[0]\ : out STD_LOGIC;
    ktap_at_right_edge_r_reg : out STD_LOGIC;
    \eye_sz_cnt_r_reg[4]\ : out STD_LOGIC;
    \eye_sz_cnt_r_reg[0]_0\ : out STD_LOGIC;
    \eye_sz_cnt_r_reg[12]\ : out STD_LOGIC;
    \eye_sz_cnt_r_reg[8]\ : out STD_LOGIC;
    inc_r_reg_0 : out STD_LOGIC;
    po_en_r_reg : out STD_LOGIC;
    po_en_r_reg_0 : out STD_LOGIC;
    po_en_r_reg_1 : out STD_LOGIC;
    \k_left_cnt_r_reg[0]_0\ : out STD_LOGIC;
    cq_stable_r_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    stg3_r_reg_0 : in STD_LOGIC;
    wrcal_adj_rdy_r_reg_0 : in STD_LOGIC;
    inc_r_reg_1 : in STD_LOGIC;
    po_en_r_reg_2 : in STD_LOGIC;
    \byte_sel_r_reg[0]\ : in STD_LOGIC;
    \byte_sel_r_reg[1]\ : in STD_LOGIC;
    cq_stable_r_reg_0 : in STD_LOGIC;
    \eye_sz_cnt_r_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cq_stable_r_reg_1 : in STD_LOGIC;
    cq_stable_r_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sm_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \byte_sel_r_reg[0]_0\ : in STD_LOGIC;
    \k_left_cnt_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \klane_stg3_left_r_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \po_counter_read_val_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \byte_sel_r_reg[0]_1\ : in STD_LOGIC;
    \byte_sel_r_reg[0]_2\ : in STD_LOGIC;
    cq_stable_r_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_cntlr : entity is "mig_7series_v4_0_qdr_phy_wr_po_cntlr";
end mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_cntlr;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_cntlr is
  signal \^current_command\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^k_left_cnt_r_reg[0]\ : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_6_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_7_n_0 : STD_LOGIC;
  signal \^new_command\ : STD_LOGIC;
  signal po_adj_done_ns : STD_LOGIC;
  signal po_adj_done_r : STD_LOGIC;
  signal po_en_r_i_16_n_0 : STD_LOGIC;
  signal po_en_r_i_17_n_0 : STD_LOGIC;
  signal po_en_r_i_18_n_0 : STD_LOGIC;
  signal po_en_r_i_19_n_0 : STD_LOGIC;
  signal po_en_r_i_20_n_0 : STD_LOGIC;
  signal po_en_r_i_21_n_0 : STD_LOGIC;
  signal po_en_r_i_22_n_0 : STD_LOGIC;
  signal \^po_en_r_reg\ : STD_LOGIC;
  signal \^po_en_r_reg_0\ : STD_LOGIC;
  signal po_setup_r : STD_LOGIC;
  signal po_setup_r_i_1_n_0 : STD_LOGIC;
  signal po_su_rdy_ns : STD_LOGIC;
  signal po_su_rdy_r_i_2_n_0 : STD_LOGIC;
  signal po_su_rdy_r_i_3_n_0 : STD_LOGIC;
  signal po_wait_ns : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_wait_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \po_wait_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \po_wait_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \po_wait_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \po_wait_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \^po_wait_r_reg[2]_0\ : STD_LOGIC;
  signal \^rst_stg1_r_reg\ : STD_LOGIC;
  signal \stg3_0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \stg3_0_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \stg3_0_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \stg3_0_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \stg3_0_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \stg3_0_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \stg3_1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \stg3_1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \stg3_1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \stg3_1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \stg3_1_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \stg3_1_r_reg_n_0_[5]\ : STD_LOGIC;
  signal wrcal_adj_rdy_r_reg_n_0 : STD_LOGIC;
  signal \^wrcal_inc\ : STD_LOGIC;
  signal \^wrcal_stg3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \eye_sz_cnt_r[11]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \eye_sz_cnt_r[15]_i_7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \eye_sz_cnt_r[3]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \eye_sz_cnt_r[7]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \k_left_cnt_r[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of ktap_at_right_edge_r_i_3 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of po_en_r_i_19 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of po_en_r_i_21 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of po_setup_r_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of po_su_rdy_r_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \po_wait_r[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \po_wait_r[2]_i_2\ : label is "soft_lutpair33";
begin
  current_command(1 downto 0) <= \^current_command\(1 downto 0);
  \k_left_cnt_r_reg[0]\ <= \^k_left_cnt_r_reg[0]\;
  new_command <= \^new_command\;
  po_en_r_reg <= \^po_en_r_reg\;
  po_en_r_reg_0 <= \^po_en_r_reg_0\;
  \po_wait_r_reg[2]_0\ <= \^po_wait_r_reg[2]_0\;
  rst_stg1_r_reg <= \^rst_stg1_r_reg\;
  wrcal_inc <= \^wrcal_inc\;
  wrcal_stg3 <= \^wrcal_stg3\;
\eye_sz_cnt_r[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^current_command\(0),
      I1 => \^current_command\(1),
      O => \eye_sz_cnt_r_reg[8]\
    );
\eye_sz_cnt_r[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg[12]_0\(2),
      I1 => \^current_command\(1),
      I2 => \^current_command\(0),
      O => \eye_sz_cnt_r_reg[11]\(0)
    );
\eye_sz_cnt_r[15]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg[12]_0\(3),
      I1 => \^current_command\(0),
      I2 => \^current_command\(1),
      O => \eye_sz_cnt_r_reg[15]\(0)
    );
\eye_sz_cnt_r[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03AFFFAF"
    )
        port map (
      I0 => Q(0),
      I1 => \^po_wait_r_reg[2]_0\,
      I2 => \^k_left_cnt_r_reg[0]\,
      I3 => \sm_r_reg[2]\(0),
      I4 => \byte_sel_r_reg[0]_0\,
      O => \eye_sz_cnt_r_reg[0]\
    );
\eye_sz_cnt_r[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^current_command\(1),
      I1 => \^current_command\(0),
      O => \eye_sz_cnt_r_reg[12]\
    );
\eye_sz_cnt_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^current_command\(1),
      I1 => \^current_command\(0),
      O => \eye_sz_cnt_r_reg[0]_0\
    );
\eye_sz_cnt_r[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg[12]_0\(0),
      I1 => \^current_command\(0),
      I2 => \^current_command\(1),
      O => S(0)
    );
\eye_sz_cnt_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^current_command\(1),
      I1 => \^current_command\(0),
      O => \eye_sz_cnt_r_reg[4]\
    );
\eye_sz_cnt_r[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \eye_sz_cnt_r_reg[12]_0\(1),
      I1 => \^current_command\(0),
      I2 => \^current_command\(1),
      O => \eye_sz_cnt_r_reg[7]\(0)
    );
inc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => inc_r_reg_1,
      Q => \^wrcal_inc\,
      R => '0'
    );
\k_left_cnt_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^k_left_cnt_r_reg[0]\,
      I1 => \k_left_cnt_r_reg[0]_1\(0),
      O => \k_left_cnt_r_reg[0]_0\
    );
ktap_at_right_edge_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^k_left_cnt_r_reg[0]\,
      I1 => \k_left_cnt_r_reg[0]_1\(0),
      O => ktap_at_right_edge_r_reg
    );
mmcm_edge_detect_rdy_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000990"
    )
        port map (
      I0 => \klane_stg3_left_r_reg[5]\(5),
      I1 => \^po_en_r_reg\,
      I2 => \klane_stg3_left_r_reg[5]\(4),
      I3 => \^po_en_r_reg_0\,
      I4 => po_en_r_i_18_n_0,
      I5 => mmcm_edge_detect_rdy_r_i_6_n_0,
      O => inc_r_reg_0
    );
mmcm_edge_detect_rdy_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51AEFFFFFFFF51AE"
    )
        port map (
      I0 => mmcm_edge_detect_rdy_r_i_7_n_0,
      I1 => \stg3_0_r_reg_n_0_[0]\,
      I2 => po_en_r_i_21_n_0,
      I3 => \klane_stg3_left_r_reg[5]\(0),
      I4 => po_en_r_i_16_n_0,
      I5 => \klane_stg3_left_r_reg[5]\(1),
      O => mmcm_edge_detect_rdy_r_i_6_n_0
    );
mmcm_edge_detect_rdy_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF008080000080"
    )
        port map (
      I0 => \po_counter_read_val_reg[5]\(0),
      I1 => \^k_left_cnt_r_reg[0]\,
      I2 => stg3_r_reg_0,
      I3 => \byte_sel_r_reg[0]\,
      I4 => \^current_command\(0),
      I5 => \stg3_1_r_reg_n_0_[0]\,
      O => mmcm_edge_detect_rdy_r_i_7_n_0
    );
po_adj_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_adj_done_r,
      Q => \^k_left_cnt_r_reg[0]\,
      R => '0'
    );
po_adj_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => cq_stable_r_reg_0,
      I1 => po_wait_r(1),
      I2 => po_wait_r(0),
      I3 => po_su_rdy_r_i_2_n_0,
      I4 => po_su_rdy_r_i_3_n_0,
      I5 => po_setup_r,
      O => po_adj_done_ns
    );
po_adj_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_adj_done_ns,
      Q => po_adj_done_r,
      R => '0'
    );
po_en_r_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \klane_stg3_left_r_reg[5]\(1),
      I1 => po_en_r_i_16_n_0,
      I2 => \klane_stg3_left_r_reg[5]\(0),
      I3 => po_en_r_i_17_n_0,
      I4 => po_en_r_i_18_n_0,
      O => po_en_r_reg_1
    );
po_en_r_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"353505303535F53F"
    )
        port map (
      I0 => \stg3_0_r_reg_n_0_[4]\,
      I1 => \stg3_1_r_reg_n_0_[4]\,
      I2 => \^current_command\(0),
      I3 => \byte_sel_r_reg[0]\,
      I4 => po_en_r_i_19_n_0,
      I5 => \po_counter_read_val_reg[5]\(4),
      O => \^po_en_r_reg_0\
    );
po_en_r_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCF0AAF0AACC"
    )
        port map (
      I0 => \stg3_1_r_reg_n_0_[5]\,
      I1 => \po_counter_read_val_reg[5]\(5),
      I2 => \stg3_0_r_reg_n_0_[5]\,
      I3 => \^current_command\(0),
      I4 => po_en_r_i_19_n_0,
      I5 => \byte_sel_r_reg[0]\,
      O => \^po_en_r_reg\
    );
po_en_r_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCF0AAF0AACC"
    )
        port map (
      I0 => \stg3_1_r_reg_n_0_[1]\,
      I1 => \po_counter_read_val_reg[5]\(1),
      I2 => \stg3_0_r_reg_n_0_[1]\,
      I3 => \^current_command\(0),
      I4 => po_en_r_i_19_n_0,
      I5 => \byte_sel_r_reg[0]\,
      O => po_en_r_i_16_n_0
    );
po_en_r_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCF0AAF0AACC"
    )
        port map (
      I0 => \stg3_1_r_reg_n_0_[0]\,
      I1 => \po_counter_read_val_reg[5]\(0),
      I2 => \stg3_0_r_reg_n_0_[0]\,
      I3 => \^current_command\(0),
      I4 => po_en_r_i_19_n_0,
      I5 => \byte_sel_r_reg[0]\,
      O => po_en_r_i_17_n_0
    );
po_en_r_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51AEFFFFFFFF51AE"
    )
        port map (
      I0 => po_en_r_i_20_n_0,
      I1 => \stg3_0_r_reg_n_0_[3]\,
      I2 => po_en_r_i_21_n_0,
      I3 => \klane_stg3_left_r_reg[5]\(3),
      I4 => po_en_r_i_22_n_0,
      I5 => \klane_stg3_left_r_reg[5]\(2),
      O => po_en_r_i_18_n_0
    );
po_en_r_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^k_left_cnt_r_reg[0]\,
      I1 => stg3_r_reg_0,
      O => po_en_r_i_19_n_0
    );
po_en_r_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF008080000080"
    )
        port map (
      I0 => \po_counter_read_val_reg[5]\(3),
      I1 => \^k_left_cnt_r_reg[0]\,
      I2 => stg3_r_reg_0,
      I3 => \byte_sel_r_reg[0]\,
      I4 => \^current_command\(0),
      I5 => \stg3_1_r_reg_n_0_[3]\,
      O => po_en_r_i_20_n_0
    );
po_en_r_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \^current_command\(0),
      I1 => \^k_left_cnt_r_reg[0]\,
      I2 => stg3_r_reg_0,
      I3 => \byte_sel_r_reg[0]\,
      O => po_en_r_i_21_n_0
    );
po_en_r_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCF0AAF0AACC"
    )
        port map (
      I0 => \stg3_1_r_reg_n_0_[2]\,
      I1 => \po_counter_read_val_reg[5]\(2),
      I2 => \stg3_0_r_reg_n_0_[2]\,
      I3 => \^current_command\(0),
      I4 => po_en_r_i_19_n_0,
      I5 => \byte_sel_r_reg[0]\,
      O => po_en_r_i_22_n_0
    );
po_setup_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => po_setup_r,
      I1 => \^new_command\,
      I2 => \^po_wait_r_reg[2]_0\,
      I3 => po_en_r_reg_2,
      I4 => cq_stable_r_reg_0,
      O => po_setup_r_i_1_n_0
    );
po_setup_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_setup_r_i_1_n_0,
      Q => po_setup_r,
      R => '0'
    );
po_su_rdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => cq_stable_r_reg_0,
      I1 => po_wait_r(1),
      I2 => po_wait_r(0),
      I3 => po_su_rdy_r_i_2_n_0,
      I4 => po_su_rdy_r_i_3_n_0,
      I5 => po_setup_r,
      O => po_su_rdy_ns
    );
po_su_rdy_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^new_command\,
      I1 => po_en_r_reg_2,
      I2 => \^po_wait_r_reg[2]_0\,
      O => po_su_rdy_r_i_2_n_0
    );
po_su_rdy_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057575777"
    )
        port map (
      I0 => cq_stable_r_reg_2,
      I1 => po_wait_r(3),
      I2 => po_wait_r(2),
      I3 => po_wait_r(0),
      I4 => po_wait_r(1),
      I5 => cq_stable_r_reg_1,
      O => po_su_rdy_r_i_3_n_0
    );
po_su_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_su_rdy_ns,
      Q => \^po_wait_r_reg[2]_0\,
      R => '0'
    );
\po_wait_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => cq_stable_r_reg_0,
      I1 => po_wait_r(3),
      I2 => po_wait_r(2),
      I3 => po_wait_r(1),
      I4 => po_wait_r(0),
      I5 => po_su_rdy_r_i_2_n_0,
      O => po_wait_ns(0)
    );
\po_wait_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBEBEA"
    )
        port map (
      I0 => po_su_rdy_r_i_2_n_0,
      I1 => po_wait_r(0),
      I2 => po_wait_r(1),
      I3 => po_wait_r(2),
      I4 => po_wait_r(3),
      O => \po_wait_r[1]_i_1_n_0\
    );
\po_wait_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0000EFFE0000"
    )
        port map (
      I0 => \^po_wait_r_reg[2]_0\,
      I1 => po_en_r_reg_2,
      I2 => po_wait_r(2),
      I3 => \po_wait_r[2]_i_2_n_0\,
      I4 => cq_stable_r_reg_0,
      I5 => \^new_command\,
      O => po_wait_ns(2)
    );
\po_wait_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => po_wait_r(3),
      I1 => po_wait_r(2),
      I2 => po_wait_r(0),
      I3 => po_wait_r(1),
      O => \po_wait_r[2]_i_2_n_0\
    );
\po_wait_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF7D"
    )
        port map (
      I0 => \po_wait_r[2]_i_4_n_0\,
      I1 => \^current_command\(0),
      I2 => \byte_sel_r_reg[0]\,
      I3 => \po_wait_r[2]_i_5_n_0\,
      I4 => \^rst_stg1_r_reg\,
      O => \^new_command\
    );
\po_wait_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \byte_sel_r_reg[1]\,
      I1 => \^current_command\(1),
      I2 => \^wrcal_inc\,
      I3 => inc_r_reg_1,
      I4 => wrcal_adj_rdy_r_reg_0,
      I5 => wrcal_adj_rdy_r_reg_n_0,
      O => \po_wait_r[2]_i_4_n_0\
    );
\po_wait_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^wrcal_stg3\,
      I1 => stg3_r_reg_0,
      I2 => \^current_command\(1),
      I3 => \byte_sel_r_reg[1]\,
      I4 => inc_r_reg_1,
      I5 => \^wrcal_inc\,
      O => \po_wait_r[2]_i_5_n_0\
    );
\po_wait_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAAAAAAAAA"
    )
        port map (
      I0 => cq_stable_r_reg_1,
      I1 => po_wait_r(3),
      I2 => po_wait_r(2),
      I3 => po_wait_r(0),
      I4 => po_wait_r(1),
      I5 => cq_stable_r_reg_2,
      O => po_wait_ns(3)
    );
\po_wait_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_wait_ns(0),
      Q => po_wait_r(0),
      R => '0'
    );
\po_wait_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_wait_r[1]_i_1_n_0\,
      Q => po_wait_r(1),
      R => cq_stable_r_reg_3
    );
\po_wait_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_wait_ns(2),
      Q => po_wait_r(2),
      R => '0'
    );
\po_wait_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_wait_ns(3),
      Q => po_wait_r(3),
      R => '0'
    );
\stg3_0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_1\,
      D => \po_counter_read_val_reg[5]\(0),
      Q => \stg3_0_r_reg_n_0_[0]\,
      R => '0'
    );
\stg3_0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_1\,
      D => \po_counter_read_val_reg[5]\(1),
      Q => \stg3_0_r_reg_n_0_[1]\,
      R => '0'
    );
\stg3_0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_1\,
      D => \po_counter_read_val_reg[5]\(2),
      Q => \stg3_0_r_reg_n_0_[2]\,
      R => '0'
    );
\stg3_0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_1\,
      D => \po_counter_read_val_reg[5]\(3),
      Q => \stg3_0_r_reg_n_0_[3]\,
      R => '0'
    );
\stg3_0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_1\,
      D => \po_counter_read_val_reg[5]\(4),
      Q => \stg3_0_r_reg_n_0_[4]\,
      R => '0'
    );
\stg3_0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_1\,
      D => \po_counter_read_val_reg[5]\(5),
      Q => \stg3_0_r_reg_n_0_[5]\,
      R => '0'
    );
\stg3_1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_2\,
      D => \po_counter_read_val_reg[5]\(0),
      Q => \stg3_1_r_reg_n_0_[0]\,
      R => '0'
    );
\stg3_1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_2\,
      D => \po_counter_read_val_reg[5]\(1),
      Q => \stg3_1_r_reg_n_0_[1]\,
      R => '0'
    );
\stg3_1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_2\,
      D => \po_counter_read_val_reg[5]\(2),
      Q => \stg3_1_r_reg_n_0_[2]\,
      R => '0'
    );
\stg3_1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_2\,
      D => \po_counter_read_val_reg[5]\(3),
      Q => \stg3_1_r_reg_n_0_[3]\,
      R => '0'
    );
\stg3_1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_2\,
      D => \po_counter_read_val_reg[5]\(4),
      Q => \stg3_1_r_reg_n_0_[4]\,
      R => '0'
    );
\stg3_1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \byte_sel_r_reg[0]_2\,
      D => \po_counter_read_val_reg[5]\(5),
      Q => \stg3_1_r_reg_n_0_[5]\,
      R => '0'
    );
stg3_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => stg3_r_reg_0,
      Q => \^wrcal_stg3\,
      R => '0'
    );
wrcal_adj_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cq_stable_r_reg,
      Q => \^rst_stg1_r_reg\,
      R => '0'
    );
wrcal_adj_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_adj_rdy_r_reg_0,
      Q => wrcal_adj_rdy_r_reg_n_0,
      R => '0'
    );
\wrcal_byte_sel_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \byte_sel_r_reg[0]\,
      Q => \^current_command\(0),
      R => '0'
    );
\wrcal_byte_sel_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \byte_sel_r_reg[1]\,
      Q => \^current_command\(1),
      R => '0'
    );
wrcal_po_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_en_r_reg_2,
      Q => wrcal_po_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_init is
  port (
    po_fine_enable_reg : out STD_LOGIC;
    po_fine_enable_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wait_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \po_rdval_cnt_reg[3]_0\ : out STD_LOGIC;
    \po_rdval_cnt_reg[6]_0\ : out STD_LOGIC;
    \wait_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cq_stable_r_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    init_calib_complete_r_reg_rep : in STD_LOGIC;
    wrcal_po_en : in STD_LOGIC;
    po_delay_done_reg : in STD_LOGIC;
    cq_stable_r_reg_0 : in STD_LOGIC;
    cq_stable_r_reg_1 : in STD_LOGIC;
    A_po_delay_done : in STD_LOGIC;
    B_po_delay_done : in STD_LOGIC;
    C_po_delay_done : in STD_LOGIC;
    D_po_delay_done : in STD_LOGIC;
    \po_counter_read_val_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \po_counter_read_val_reg[7]\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_sel_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \po_counter_read_val_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D_po_delay_done_0 : in STD_LOGIC;
    A_po_delay_done_1 : in STD_LOGIC;
    B_po_delay_done_2 : in STD_LOGIC;
    C_po_delay_done_3 : in STD_LOGIC;
    A_po_delay_done_4 : in STD_LOGIC;
    B_po_delay_done_5 : in STD_LOGIC;
    \po_counter_read_val_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_fifo_rden_cal_done_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_init : entity is "mig_7series_v4_0_qdr_phy_wr_po_init";
end mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_init;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_init is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal po_cnt_dec : STD_LOGIC;
  signal po_cnt_dec_i_1_n_0 : STD_LOGIC;
  signal po_cnt_dec_i_2_n_0 : STD_LOGIC;
  signal po_cnt_dec_i_3_n_0 : STD_LOGIC;
  signal po_dec_done_i_1_n_0 : STD_LOGIC;
  signal po_dec_done_i_2_n_0 : STD_LOGIC;
  signal po_dec_done_i_3_n_0 : STD_LOGIC;
  signal \^po_fine_enable_reg\ : STD_LOGIC;
  signal po_gap_enforcer : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \po_gap_enforcer[0]_i_1_n_0\ : STD_LOGIC;
  signal \po_gap_enforcer[1]_i_1_n_0\ : STD_LOGIC;
  signal \po_gap_enforcer[2]_i_1_n_0\ : STD_LOGIC;
  signal \po_gap_enforcer[3]_i_1_n_0\ : STD_LOGIC;
  signal \po_gap_enforcer[3]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_7_n_0\ : STD_LOGIC;
  signal \^po_rdval_cnt_reg[3]_0\ : STD_LOGIC;
  signal \po_rdval_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \po_rdval_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \po_rdval_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \po_rdval_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \po_rdval_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \po_rdval_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \po_rdval_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \po_rdval_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \po_rdval_cnt_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of po_cnt_dec_i_2 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of po_dec_done_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \po_gap_enforcer[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \po_gap_enforcer[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \po_gap_enforcer[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \po_rdval_cnt[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \po_rdval_cnt[4]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \po_rdval_cnt[6]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \po_rdval_cnt[7]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \po_rdval_cnt[8]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \po_rdval_cnt[8]_i_6\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1__3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1__5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1__6\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1__7\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1__8\ : label is "soft_lutpair129";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  po_fine_enable_reg <= \^po_fine_enable_reg\;
  \po_rdval_cnt_reg[3]_0\ <= \^po_rdval_cnt_reg[3]_0\;
\io_fifo_rden_cal_done_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => io_fifo_rden_cal_done_r_reg,
      Q => p_0_in(1),
      R => '0'
    );
\io_fifo_rden_cal_done_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => \^q\(0),
      R => '0'
    );
\io_fifo_rden_cal_done_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^q\(0),
      Q => \^q\(1),
      R => '0'
    );
po_cnt_dec_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAA0000"
    )
        port map (
      I0 => po_cnt_dec,
      I1 => \po_rdval_cnt[8]_i_3_n_0\,
      I2 => po_cnt_dec_i_2_n_0,
      I3 => \^q\(1),
      I4 => cq_stable_r_reg_1,
      I5 => po_cnt_dec_i_3_n_0,
      O => po_cnt_dec_i_1_n_0
    );
po_cnt_dec_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => po_gap_enforcer(2),
      I1 => po_gap_enforcer(0),
      I2 => po_gap_enforcer(1),
      I3 => po_gap_enforcer(3),
      O => po_cnt_dec_i_2_n_0
    );
po_cnt_dec_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[0]\,
      I1 => \po_rdval_cnt_reg_n_0_[1]\,
      I2 => \po_rdval_cnt_reg_n_0_[2]\,
      I3 => \po_rdval_cnt_reg_n_0_[3]\,
      I4 => \po_rdval_cnt_reg_n_0_[4]\,
      I5 => \po_rdval_cnt[8]_i_5_n_0\,
      O => po_cnt_dec_i_3_n_0
    );
po_cnt_dec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_cnt_dec_i_1_n_0,
      Q => po_cnt_dec,
      R => '0'
    );
po_dec_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => po_dec_done_i_2_n_0,
      I1 => po_dec_done_i_3_n_0,
      I2 => \^po_fine_enable_reg\,
      O => po_dec_done_i_1_n_0
    );
po_dec_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFFFFFF0BF"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[2]\,
      I1 => po_cnt_dec,
      I2 => \po_rdval_cnt_reg_n_0_[0]\,
      I3 => \po_rdval_cnt_reg_n_0_[1]\,
      I4 => \po_rdval_cnt_reg_n_0_[4]\,
      I5 => \po_rdval_cnt_reg_n_0_[3]\,
      O => po_dec_done_i_2_n_0
    );
po_dec_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88080F0F00000000"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => \po_rdval_cnt_reg_n_0_[1]\,
      I3 => \po_rdval_cnt_reg_n_0_[2]\,
      I4 => \po_rdval_cnt_reg_n_0_[3]\,
      I5 => \po_rdval_cnt[8]_i_5_n_0\,
      O => po_dec_done_i_3_n_0
    );
po_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_dec_done_i_1_n_0,
      Q => \^po_fine_enable_reg\,
      R => cq_stable_r_reg
    );
po_fine_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000303000AA"
    )
        port map (
      I0 => po_cnt_dec,
      I1 => init_calib_complete_r_reg_rep,
      I2 => wrcal_po_en,
      I3 => \^po_fine_enable_reg\,
      I4 => po_delay_done_reg,
      I5 => cq_stable_r_reg_0,
      O => po_fine_enable_reg_0
    );
\po_gap_enforcer[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => po_gap_enforcer(3),
      I1 => po_gap_enforcer(1),
      I2 => po_gap_enforcer(0),
      I3 => po_gap_enforcer(2),
      O => \po_gap_enforcer[0]_i_1_n_0\
    );
\po_gap_enforcer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3C2"
    )
        port map (
      I0 => po_gap_enforcer(3),
      I1 => po_gap_enforcer(1),
      I2 => po_gap_enforcer(0),
      I3 => po_gap_enforcer(2),
      O => \po_gap_enforcer[1]_i_1_n_0\
    );
\po_gap_enforcer[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC02"
    )
        port map (
      I0 => po_gap_enforcer(3),
      I1 => po_gap_enforcer(1),
      I2 => po_gap_enforcer(0),
      I3 => po_gap_enforcer(2),
      O => \po_gap_enforcer[2]_i_1_n_0\
    );
\po_gap_enforcer[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => po_cnt_dec,
      I1 => cq_stable_r_reg_1,
      O => \po_gap_enforcer[3]_i_1_n_0\
    );
\po_gap_enforcer[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => po_gap_enforcer(3),
      I1 => po_gap_enforcer(1),
      I2 => po_gap_enforcer(0),
      I3 => po_gap_enforcer(2),
      O => \po_gap_enforcer[3]_i_2_n_0\
    );
\po_gap_enforcer_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \po_gap_enforcer[0]_i_1_n_0\,
      Q => po_gap_enforcer(0),
      S => \po_gap_enforcer[3]_i_1_n_0\
    );
\po_gap_enforcer_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \po_gap_enforcer[1]_i_1_n_0\,
      Q => po_gap_enforcer(1),
      S => \po_gap_enforcer[3]_i_1_n_0\
    );
\po_gap_enforcer_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \po_gap_enforcer[2]_i_1_n_0\,
      Q => po_gap_enforcer(2),
      S => \po_gap_enforcer[3]_i_1_n_0\
    );
\po_gap_enforcer_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \po_gap_enforcer[3]_i_2_n_0\,
      Q => po_gap_enforcer(3),
      S => \po_gap_enforcer[3]_i_1_n_0\
    );
\po_rdval_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0808FB"
    )
        port map (
      I0 => \po_counter_read_val_reg[5]\(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \po_rdval_cnt[8]_i_3_n_0\,
      I4 => \po_rdval_cnt_reg_n_0_[0]\,
      O => \p_1_in__0\(0)
    );
\po_rdval_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFF0C00ACAA5C55"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[0]\,
      I1 => \po_counter_read_val_reg[5]\(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \po_rdval_cnt_reg_n_0_[1]\,
      I5 => \po_rdval_cnt[8]_i_3_n_0\,
      O => \p_1_in__0\(1)
    );
\po_rdval_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \po_counter_read_val_reg[5]\(2),
      I1 => \^po_rdval_cnt_reg[3]_0\,
      I2 => \po_rdval_cnt_reg_n_0_[2]\,
      I3 => \po_rdval_cnt[8]_i_3_n_0\,
      I4 => \po_rdval_cnt_reg_n_0_[1]\,
      I5 => \po_rdval_cnt_reg_n_0_[0]\,
      O => \p_1_in__0\(2)
    );
\po_rdval_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[3]\,
      I1 => \po_rdval_cnt_reg_n_0_[2]\,
      I2 => \po_rdval_cnt[3]_i_2_n_0\,
      I3 => \po_rdval_cnt[8]_i_3_n_0\,
      I4 => \po_counter_read_val_reg[5]\(3),
      I5 => \^po_rdval_cnt_reg[3]_0\,
      O => \p_1_in__0\(3)
    );
\po_rdval_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[1]\,
      I1 => \po_rdval_cnt_reg_n_0_[0]\,
      O => \po_rdval_cnt[3]_i_2_n_0\
    );
\po_rdval_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0A30000F0A3"
    )
        port map (
      I0 => \po_rdval_cnt[8]_i_3_n_0\,
      I1 => \po_rdval_cnt[8]_i_5_n_0\,
      I2 => \po_rdval_cnt_reg_n_0_[4]\,
      I3 => \po_rdval_cnt[4]_i_2_n_0\,
      I4 => \^po_rdval_cnt_reg[3]_0\,
      I5 => \po_counter_read_val_reg[5]\(4),
      O => \p_1_in__0\(4)
    );
\po_rdval_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[0]\,
      I1 => \po_rdval_cnt_reg_n_0_[1]\,
      I2 => \po_rdval_cnt_reg_n_0_[2]\,
      I3 => \po_rdval_cnt_reg_n_0_[3]\,
      O => \po_rdval_cnt[4]_i_2_n_0\
    );
\po_rdval_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46464646FF004646"
    )
        port map (
      I0 => \po_rdval_cnt[8]_i_4_n_0\,
      I1 => \po_rdval_cnt_reg_n_0_[5]\,
      I2 => \po_rdval_cnt[8]_i_5_n_0\,
      I3 => \po_counter_read_val_reg[5]\(5),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \p_1_in__0\(5)
    );
\po_rdval_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB4440"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[5]\,
      I1 => \po_rdval_cnt[8]_i_4_n_0\,
      I2 => \po_rdval_cnt_reg_n_0_[7]\,
      I3 => \po_rdval_cnt_reg_n_0_[8]\,
      I4 => \po_rdval_cnt_reg_n_0_[6]\,
      O => \po_rdval_cnt_reg[6]_0\
    );
\po_rdval_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A20AAAA8A208A20"
    )
        port map (
      I0 => \po_counter_read_val_reg[7]\,
      I1 => \po_rdval_cnt_reg_n_0_[6]\,
      I2 => \po_rdval_cnt[7]_i_3_n_0\,
      I3 => \po_rdval_cnt_reg_n_0_[7]\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \p_1_in__0\(7)
    );
\po_rdval_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[6]\,
      I1 => \po_rdval_cnt_reg_n_0_[8]\,
      I2 => \po_rdval_cnt_reg_n_0_[7]\,
      I3 => \po_rdval_cnt[8]_i_4_n_0\,
      I4 => \po_rdval_cnt_reg_n_0_[5]\,
      O => \po_rdval_cnt[7]_i_3_n_0\
    );
\po_rdval_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \po_rdval_cnt[8]_i_3_n_0\,
      I1 => po_cnt_dec,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \po_rdval_cnt[8]_i_4_n_0\,
      I5 => \po_rdval_cnt[8]_i_5_n_0\,
      O => \po_rdval_cnt[8]_i_1_n_0\
    );
\po_rdval_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A800080"
    )
        port map (
      I0 => \^po_rdval_cnt_reg[3]_0\,
      I1 => \po_counter_read_val_reg[8]\(0),
      I2 => \calib_sel_reg[4]\(0),
      I3 => \calib_sel_reg[4]\(1),
      I4 => \po_counter_read_val_reg[8]_0\(0),
      I5 => \po_rdval_cnt[8]_i_7_n_0\,
      O => \p_1_in__0\(8)
    );
\po_rdval_cnt[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \po_rdval_cnt[8]_i_5_n_0\,
      I1 => \po_rdval_cnt_reg_n_0_[2]\,
      I2 => \po_rdval_cnt_reg_n_0_[3]\,
      I3 => \po_rdval_cnt_reg_n_0_[4]\,
      I4 => \po_rdval_cnt_reg_n_0_[1]\,
      I5 => \po_rdval_cnt_reg_n_0_[0]\,
      O => \po_rdval_cnt[8]_i_3_n_0\
    );
\po_rdval_cnt[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[4]\,
      I1 => \po_rdval_cnt_reg_n_0_[3]\,
      I2 => \po_rdval_cnt_reg_n_0_[2]\,
      I3 => \po_rdval_cnt_reg_n_0_[1]\,
      I4 => \po_rdval_cnt_reg_n_0_[0]\,
      O => \po_rdval_cnt[8]_i_4_n_0\
    );
\po_rdval_cnt[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \po_rdval_cnt_reg_n_0_[5]\,
      I1 => \po_rdval_cnt_reg_n_0_[6]\,
      I2 => \po_rdval_cnt_reg_n_0_[8]\,
      I3 => \po_rdval_cnt_reg_n_0_[7]\,
      O => \po_rdval_cnt[8]_i_5_n_0\
    );
\po_rdval_cnt[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \^po_rdval_cnt_reg[3]_0\
    );
\po_rdval_cnt[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555000054550000"
    )
        port map (
      I0 => \^po_rdval_cnt_reg[3]_0\,
      I1 => \po_rdval_cnt_reg_n_0_[7]\,
      I2 => \po_rdval_cnt_reg_n_0_[5]\,
      I3 => \po_rdval_cnt[8]_i_4_n_0\,
      I4 => \po_rdval_cnt_reg_n_0_[8]\,
      I5 => \po_rdval_cnt_reg_n_0_[6]\,
      O => \po_rdval_cnt[8]_i_7_n_0\
    );
\po_rdval_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => \po_rdval_cnt_reg_n_0_[0]\,
      R => cq_stable_r_reg
    );
\po_rdval_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => \po_rdval_cnt_reg_n_0_[1]\,
      R => cq_stable_r_reg
    );
\po_rdval_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => \po_rdval_cnt_reg_n_0_[2]\,
      R => cq_stable_r_reg
    );
\po_rdval_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \p_1_in__0\(3),
      Q => \po_rdval_cnt_reg_n_0_[3]\,
      R => cq_stable_r_reg
    );
\po_rdval_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => \po_rdval_cnt_reg_n_0_[4]\,
      R => cq_stable_r_reg
    );
\po_rdval_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \p_1_in__0\(5),
      Q => \po_rdval_cnt_reg_n_0_[5]\,
      R => cq_stable_r_reg
    );
\po_rdval_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \po_counter_read_val_reg[6]\(0),
      Q => \po_rdval_cnt_reg_n_0_[6]\,
      R => cq_stable_r_reg
    );
\po_rdval_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \p_1_in__0\(7),
      Q => \po_rdval_cnt_reg_n_0_[7]\,
      R => cq_stable_r_reg
    );
\po_rdval_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \p_1_in__0\(8),
      Q => \po_rdval_cnt_reg_n_0_[8]\,
      R => cq_stable_r_reg
    );
\wait_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^po_fine_enable_reg\,
      I1 => D_po_delay_done_0,
      O => \wait_cnt_reg[3]\(0)
    );
\wait_cnt[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^po_fine_enable_reg\,
      I1 => A_po_delay_done_1,
      O => \wait_cnt_reg[0]_3\(0)
    );
\wait_cnt[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^po_fine_enable_reg\,
      I1 => B_po_delay_done_2,
      O => \wait_cnt_reg[0]_4\(0)
    );
\wait_cnt[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^po_fine_enable_reg\,
      I1 => C_po_delay_done_3,
      O => \wait_cnt_reg[0]_5\(0)
    );
\wait_cnt[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^po_fine_enable_reg\,
      I1 => A_po_delay_done_4,
      O => \wait_cnt_reg[3]_0\(0)
    );
\wait_cnt[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^po_fine_enable_reg\,
      I1 => B_po_delay_done_5,
      O => \wait_cnt_reg[3]_1\(0)
    );
\wait_cnt[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^po_fine_enable_reg\,
      I1 => A_po_delay_done,
      O => \wait_cnt_reg[0]\(0)
    );
\wait_cnt[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^po_fine_enable_reg\,
      I1 => B_po_delay_done,
      O => \wait_cnt_reg[0]_0\(0)
    );
\wait_cnt[3]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^po_fine_enable_reg\,
      I1 => C_po_delay_done,
      O => \wait_cnt_reg[0]_1\(0)
    );
\wait_cnt[3]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^po_fine_enable_reg\,
      I1 => D_po_delay_done,
      O => \wait_cnt_reg[0]_2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io is
  port (
    iserdes_q : out STD_LOGIC_VECTOR ( 35 downto 0 );
    iserdes_clk : in STD_LOGIC;
    skewd_iserdes_clkb : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I : in STD_LOGIC_VECTOR ( 8 downto 0 );
    idelay_ld : in STD_LOGIC;
    is_rst : in STD_LOGIC;
    \dlyval_dq_r_reg[179]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io : entity is "mig_7series_v4_0_qdr_rld_byte_group_io";
end mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io is
  signal data_in_dly_10 : STD_LOGIC;
  signal data_in_dly_11 : STD_LOGIC;
  signal data_in_dly_2 : STD_LOGIC;
  signal data_in_dly_3 : STD_LOGIC;
  signal data_in_dly_4 : STD_LOGIC;
  signal data_in_dly_5 : STD_LOGIC;
  signal data_in_dly_6 : STD_LOGIC;
  signal data_in_dly_7 : STD_LOGIC;
  signal data_in_dly_9 : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[2].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[2].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[2].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[2].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[2].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[10].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[11].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[2].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[2].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[2].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[2].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[3].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[3].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[3].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[3].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[4].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[5].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[6].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[6].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[6].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[6].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[7].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[7].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[7].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[7].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[9].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[9].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[9].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[9].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
begin
\i_serdesq_[10].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[10].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[10].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[10].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[10].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[10].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_10,
      IDATAIN => I(7),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[10].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb,
      CLKDIV => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_10,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(31),
      Q2 => iserdes_q(30),
      Q3 => iserdes_q(29),
      Q4 => iserdes_q(28),
      Q5 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[11].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[11].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[11].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[11].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[11].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[11].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_11,
      IDATAIN => I(8),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[11].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb,
      CLKDIV => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_11,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(35),
      Q2 => iserdes_q(34),
      Q3 => iserdes_q(33),
      Q4 => iserdes_q(32),
      Q5 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[2].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[2].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[2].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[2].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[2].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[2].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_2,
      IDATAIN => I(0),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[2].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb,
      CLKDIV => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_2,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(3),
      Q2 => iserdes_q(2),
      Q3 => iserdes_q(1),
      Q4 => iserdes_q(0),
      Q5 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[3].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[3].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[3].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[3].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[3].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[3].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_3,
      IDATAIN => I(1),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[3].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb,
      CLKDIV => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_3,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(7),
      Q2 => iserdes_q(6),
      Q3 => iserdes_q(5),
      Q4 => iserdes_q(4),
      Q5 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[4].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[4].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[4].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[4].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[4].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[4].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_4,
      IDATAIN => I(2),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[4].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb,
      CLKDIV => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_4,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(11),
      Q2 => iserdes_q(10),
      Q3 => iserdes_q(9),
      Q4 => iserdes_q(8),
      Q5 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[5].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[5].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[5].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[5].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[5].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[5].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_5,
      IDATAIN => I(3),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[5].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb,
      CLKDIV => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_5,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(15),
      Q2 => iserdes_q(14),
      Q3 => iserdes_q(13),
      Q4 => iserdes_q(12),
      Q5 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[6].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[6].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[6].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[6].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[6].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[6].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_6,
      IDATAIN => I(4),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[6].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb,
      CLKDIV => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_6,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(19),
      Q2 => iserdes_q(18),
      Q3 => iserdes_q(17),
      Q4 => iserdes_q(16),
      Q5 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[7].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[7].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[7].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[7].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[7].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[7].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_7,
      IDATAIN => I(5),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[7].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb,
      CLKDIV => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_7,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(23),
      Q2 => iserdes_q(22),
      Q3 => iserdes_q(21),
      Q4 => iserdes_q(20),
      Q5 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[9].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[9].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[9].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[9].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[9].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[9].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_9,
      IDATAIN => I(6),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[9].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb,
      CLKDIV => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_9,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(27),
      Q2 => iserdes_q(26),
      Q3 => iserdes_q(25),
      Q4 => iserdes_q(24),
      Q5 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized0\ is
  port (
    iserdes_q : out STD_LOGIC_VECTOR ( 35 downto 0 );
    iserdes_clk : in STD_LOGIC;
    skewd_iserdes_clkb_3 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I : in STD_LOGIC_VECTOR ( 8 downto 0 );
    idelay_ld : in STD_LOGIC;
    is_rst : in STD_LOGIC;
    \dlyval_dq_r_reg[134]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized0\ : entity is "mig_7series_v4_0_qdr_rld_byte_group_io";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized0\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized0\ is
  signal data_in_dly_0 : STD_LOGIC;
  signal data_in_dly_1 : STD_LOGIC;
  signal data_in_dly_10 : STD_LOGIC;
  signal data_in_dly_11 : STD_LOGIC;
  signal data_in_dly_2 : STD_LOGIC;
  signal data_in_dly_3 : STD_LOGIC;
  signal data_in_dly_4 : STD_LOGIC;
  signal data_in_dly_5 : STD_LOGIC;
  signal data_in_dly_8 : STD_LOGIC;
  signal \i_serdesq_[0].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[0].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[0].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[0].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[0].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[1].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[1].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[1].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[1].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[1].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[2].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[2].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[2].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[2].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[2].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \i_serdesq_[0].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \i_serdesq_[0].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \i_serdesq_[0].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[0].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[10].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[11].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[1].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[1].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[1].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[1].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[2].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[2].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[2].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[2].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[3].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[3].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[3].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[3].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[4].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[5].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[8].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[8].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[8].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[8].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
begin
\i_serdesq_[0].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[134]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[0].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[0].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[0].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[0].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[0].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_0,
      IDATAIN => I(0),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[0].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_3,
      CLKDIV => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_0,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(3),
      Q2 => iserdes_q(2),
      Q3 => iserdes_q(1),
      Q4 => iserdes_q(0),
      Q5 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[10].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[134]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[10].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[10].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[10].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[10].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[10].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_10,
      IDATAIN => I(7),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[10].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_3,
      CLKDIV => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_10,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(31),
      Q2 => iserdes_q(30),
      Q3 => iserdes_q(29),
      Q4 => iserdes_q(28),
      Q5 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[11].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[134]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[11].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[11].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[11].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[11].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[11].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_11,
      IDATAIN => I(8),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[11].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_3,
      CLKDIV => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_11,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(35),
      Q2 => iserdes_q(34),
      Q3 => iserdes_q(33),
      Q4 => iserdes_q(32),
      Q5 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[1].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[134]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[1].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[1].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[1].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[1].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[1].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_1,
      IDATAIN => I(1),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[1].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_3,
      CLKDIV => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_1,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(7),
      Q2 => iserdes_q(6),
      Q3 => iserdes_q(5),
      Q4 => iserdes_q(4),
      Q5 => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[2].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[134]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[2].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[2].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[2].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[2].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[2].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_2,
      IDATAIN => I(2),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[2].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_3,
      CLKDIV => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_2,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(11),
      Q2 => iserdes_q(10),
      Q3 => iserdes_q(9),
      Q4 => iserdes_q(8),
      Q5 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[3].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[134]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[3].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[3].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[3].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[3].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[3].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_3,
      IDATAIN => I(3),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[3].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_3,
      CLKDIV => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_3,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(15),
      Q2 => iserdes_q(14),
      Q3 => iserdes_q(13),
      Q4 => iserdes_q(12),
      Q5 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[4].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[134]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[4].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[4].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[4].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[4].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[4].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_4,
      IDATAIN => I(4),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[4].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_3,
      CLKDIV => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_4,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(19),
      Q2 => iserdes_q(18),
      Q3 => iserdes_q(17),
      Q4 => iserdes_q(16),
      Q5 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[5].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[134]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[5].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[5].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[5].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[5].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[5].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_5,
      IDATAIN => I(5),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[5].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_3,
      CLKDIV => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_5,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(23),
      Q2 => iserdes_q(22),
      Q3 => iserdes_q(21),
      Q4 => iserdes_q(20),
      Q5 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[8].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[134]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[8].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[8].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[8].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[8].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[8].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_8,
      IDATAIN => I(6),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[8].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_3,
      CLKDIV => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_8,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(27),
      Q2 => iserdes_q(26),
      Q3 => iserdes_q(25),
      Q4 => iserdes_q(24),
      Q5 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized1\ is
  port (
    iserdes_q : out STD_LOGIC_VECTOR ( 35 downto 0 );
    iserdes_clk : in STD_LOGIC;
    skewd_iserdes_clkb_4 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I : in STD_LOGIC_VECTOR ( 8 downto 0 );
    idelay_ld : in STD_LOGIC;
    is_rst : in STD_LOGIC;
    \dlyval_dq_r_reg[89]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized1\ : entity is "mig_7series_v4_0_qdr_rld_byte_group_io";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized1\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized1\ is
  signal data_in_dly_0 : STD_LOGIC;
  signal data_in_dly_10 : STD_LOGIC;
  signal data_in_dly_11 : STD_LOGIC;
  signal data_in_dly_4 : STD_LOGIC;
  signal data_in_dly_5 : STD_LOGIC;
  signal data_in_dly_6 : STD_LOGIC;
  signal data_in_dly_7 : STD_LOGIC;
  signal data_in_dly_8 : STD_LOGIC;
  signal data_in_dly_9 : STD_LOGIC;
  signal \i_serdesq_[0].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[0].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[0].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[0].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[0].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \i_serdesq_[0].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \i_serdesq_[0].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \i_serdesq_[0].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[0].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[10].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[11].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[4].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[5].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[6].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[6].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[6].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[6].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[7].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[7].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[7].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[7].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[8].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[8].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[8].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[8].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[9].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[9].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[9].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[9].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
begin
\i_serdesq_[0].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[89]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[0].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[0].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[0].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[0].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[0].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_0,
      IDATAIN => I(0),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[0].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_4,
      CLKDIV => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_0,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(3),
      Q2 => iserdes_q(2),
      Q3 => iserdes_q(1),
      Q4 => iserdes_q(0),
      Q5 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[10].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[89]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[10].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[10].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[10].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[10].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[10].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_10,
      IDATAIN => I(7),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[10].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_4,
      CLKDIV => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_10,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(31),
      Q2 => iserdes_q(30),
      Q3 => iserdes_q(29),
      Q4 => iserdes_q(28),
      Q5 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[11].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[89]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[11].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[11].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[11].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[11].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[11].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_11,
      IDATAIN => I(8),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[11].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_4,
      CLKDIV => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_11,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(35),
      Q2 => iserdes_q(34),
      Q3 => iserdes_q(33),
      Q4 => iserdes_q(32),
      Q5 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[4].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[89]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[4].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[4].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[4].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[4].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[4].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_4,
      IDATAIN => I(1),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[4].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_4,
      CLKDIV => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_4,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(7),
      Q2 => iserdes_q(6),
      Q3 => iserdes_q(5),
      Q4 => iserdes_q(4),
      Q5 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[5].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[89]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[5].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[5].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[5].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[5].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[5].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_5,
      IDATAIN => I(2),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[5].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_4,
      CLKDIV => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_5,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(11),
      Q2 => iserdes_q(10),
      Q3 => iserdes_q(9),
      Q4 => iserdes_q(8),
      Q5 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[6].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[89]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[6].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[6].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[6].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[6].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[6].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_6,
      IDATAIN => I(3),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[6].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_4,
      CLKDIV => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_6,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(15),
      Q2 => iserdes_q(14),
      Q3 => iserdes_q(13),
      Q4 => iserdes_q(12),
      Q5 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[7].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[89]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[7].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[7].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[7].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[7].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[7].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_7,
      IDATAIN => I(4),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[7].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_4,
      CLKDIV => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_7,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(19),
      Q2 => iserdes_q(18),
      Q3 => iserdes_q(17),
      Q4 => iserdes_q(16),
      Q5 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[8].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[89]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[8].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[8].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[8].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[8].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[8].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_8,
      IDATAIN => I(5),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[8].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_4,
      CLKDIV => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_8,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(23),
      Q2 => iserdes_q(22),
      Q3 => iserdes_q(21),
      Q4 => iserdes_q(20),
      Q5 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[9].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[89]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[9].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[9].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[9].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[9].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[9].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_9,
      IDATAIN => I(6),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[9].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_4,
      CLKDIV => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_9,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(27),
      Q2 => iserdes_q(26),
      Q3 => iserdes_q(25),
      Q4 => iserdes_q(24),
      Q5 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized2\ is
  port (
    iserdes_q : out STD_LOGIC_VECTOR ( 35 downto 0 );
    iserdes_clk : in STD_LOGIC;
    skewd_iserdes_clkb_5 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I : in STD_LOGIC_VECTOR ( 8 downto 0 );
    idelay_ld : in STD_LOGIC;
    is_rst : in STD_LOGIC;
    \dlyval_dq_r_reg[44]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized2\ : entity is "mig_7series_v4_0_qdr_rld_byte_group_io";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized2\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized2\ is
  signal data_in_dly_10 : STD_LOGIC;
  signal data_in_dly_11 : STD_LOGIC;
  signal data_in_dly_3 : STD_LOGIC;
  signal data_in_dly_4 : STD_LOGIC;
  signal data_in_dly_5 : STD_LOGIC;
  signal data_in_dly_6 : STD_LOGIC;
  signal data_in_dly_7 : STD_LOGIC;
  signal data_in_dly_8 : STD_LOGIC;
  signal data_in_dly_9 : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[10].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[11].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[3].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[4].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[5].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[6].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[7].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[8].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_1\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_2\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_3\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_4\ : STD_LOGIC;
  signal \i_serdesq_[9].gen_iserdes.idelaye2_n_5\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \i_serdesq_[10].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[10].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[11].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[11].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[3].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[3].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[3].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[3].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[4].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[4].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[5].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[5].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[6].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[6].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[6].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[6].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[7].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[7].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[7].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[7].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[8].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[8].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[8].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[8].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \i_serdesq_[9].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \i_serdesq_[9].gen_iserdes.idelaye2\ : label is "MIG_7A_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \i_serdesq_[9].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \i_serdesq_[9].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
begin
\i_serdesq_[10].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[44]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[10].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[10].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[10].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[10].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[10].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_10,
      IDATAIN => I(7),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[10].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_5,
      CLKDIV => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_10,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(31),
      Q2 => iserdes_q(30),
      Q3 => iserdes_q(29),
      Q4 => iserdes_q(28),
      Q5 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[11].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[44]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[11].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[11].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[11].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[11].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[11].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_11,
      IDATAIN => I(8),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[11].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_5,
      CLKDIV => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_11,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(35),
      Q2 => iserdes_q(34),
      Q3 => iserdes_q(33),
      Q4 => iserdes_q(32),
      Q5 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[3].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[44]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[3].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[3].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[3].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[3].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[3].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_3,
      IDATAIN => I(0),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[3].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_5,
      CLKDIV => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_3,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(3),
      Q2 => iserdes_q(2),
      Q3 => iserdes_q(1),
      Q4 => iserdes_q(0),
      Q5 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[4].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[44]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[4].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[4].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[4].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[4].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[4].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_4,
      IDATAIN => I(1),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[4].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_5,
      CLKDIV => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_4,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(7),
      Q2 => iserdes_q(6),
      Q3 => iserdes_q(5),
      Q4 => iserdes_q(4),
      Q5 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[5].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[44]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[5].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[5].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[5].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[5].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[5].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_5,
      IDATAIN => I(2),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[5].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_5,
      CLKDIV => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_5,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(11),
      Q2 => iserdes_q(10),
      Q3 => iserdes_q(9),
      Q4 => iserdes_q(8),
      Q5 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[6].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[44]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[6].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[6].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[6].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[6].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[6].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_6,
      IDATAIN => I(3),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[6].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_5,
      CLKDIV => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_6,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(15),
      Q2 => iserdes_q(14),
      Q3 => iserdes_q(13),
      Q4 => iserdes_q(12),
      Q5 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[7].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[44]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[7].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[7].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[7].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[7].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[7].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_7,
      IDATAIN => I(4),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[7].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_5,
      CLKDIV => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_7,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(19),
      Q2 => iserdes_q(18),
      Q3 => iserdes_q(17),
      Q4 => iserdes_q(16),
      Q5 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[8].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[44]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[8].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[8].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[8].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[8].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[8].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_8,
      IDATAIN => I(5),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[8].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_5,
      CLKDIV => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_8,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(23),
      Q2 => iserdes_q(22),
      Q3 => iserdes_q(21),
      Q4 => iserdes_q(20),
      Q5 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\i_serdesq_[9].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \dlyval_dq_r_reg[44]\(4 downto 0),
      CNTVALUEOUT(4) => \i_serdesq_[9].gen_iserdes.idelaye2_n_1\,
      CNTVALUEOUT(3) => \i_serdesq_[9].gen_iserdes.idelaye2_n_2\,
      CNTVALUEOUT(2) => \i_serdesq_[9].gen_iserdes.idelaye2_n_3\,
      CNTVALUEOUT(1) => \i_serdesq_[9].gen_iserdes.idelaye2_n_4\,
      CNTVALUEOUT(0) => \i_serdesq_[9].gen_iserdes.idelaye2_n_5\,
      DATAIN => '0',
      DATAOUT => data_in_dly_9,
      IDATAIN => I(6),
      INC => '0',
      LD => idelay_ld,
      LDPIPEEN => '0',
      REGRST => is_rst
    );
\i_serdesq_[9].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => iserdes_clk,
      CLKB => skewd_iserdes_clkb_5,
      CLKDIV => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => data_in_dly_9,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => iserdes_q(27),
      Q2 => iserdes_q(26),
      Q3 => iserdes_q(25),
      Q4 => iserdes_q(24),
      Q5 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized3\ is
  port (
    O : out STD_LOGIC_VECTOR ( 8 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_d : in STD_LOGIC_VECTOR ( 35 downto 0 );
    os_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized3\ : entity is "mig_7series_v4_0_qdr_rld_byte_group_io";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized3\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized3\ is
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
begin
\o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(28),
      D2 => oserdes_d(29),
      D3 => oserdes_d(30),
      D4 => oserdes_d(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(7),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(32),
      D2 => oserdes_d(33),
      D3 => oserdes_d(34),
      D4 => oserdes_d(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(8),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(0),
      D2 => oserdes_d(1),
      D3 => oserdes_d(2),
      D4 => oserdes_d(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(0),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(4),
      D2 => oserdes_d(5),
      D3 => oserdes_d(6),
      D4 => oserdes_d(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(1),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(8),
      D2 => oserdes_d(9),
      D3 => oserdes_d(10),
      D4 => oserdes_d(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(2),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(12),
      D2 => oserdes_d(13),
      D3 => oserdes_d(14),
      D4 => oserdes_d(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(3),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(16),
      D2 => oserdes_d(17),
      D3 => oserdes_d(18),
      D4 => oserdes_d(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(4),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(20),
      D2 => oserdes_d(21),
      D3 => oserdes_d(22),
      D4 => oserdes_d(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(5),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(24),
      D2 => oserdes_d(25),
      D3 => oserdes_d(26),
      D4 => oserdes_d(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(6),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized4\ is
  port (
    O : out STD_LOGIC_VECTOR ( 11 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_d : in STD_LOGIC_VECTOR ( 47 downto 0 );
    os_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized4\ : entity is "mig_7series_v4_0_qdr_rld_byte_group_io";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized4\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized4\ is
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
begin
\o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(0),
      D2 => oserdes_d(1),
      D3 => oserdes_d(2),
      D4 => oserdes_d(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(0),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(40),
      D2 => oserdes_d(41),
      D3 => oserdes_d(42),
      D4 => oserdes_d(43),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(10),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(44),
      D2 => oserdes_d(45),
      D3 => oserdes_d(46),
      D4 => oserdes_d(47),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(11),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(4),
      D2 => oserdes_d(5),
      D3 => oserdes_d(6),
      D4 => oserdes_d(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(1),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(8),
      D2 => oserdes_d(9),
      D3 => oserdes_d(10),
      D4 => oserdes_d(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(2),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(12),
      D2 => oserdes_d(13),
      D3 => oserdes_d(14),
      D4 => oserdes_d(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(3),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(16),
      D2 => oserdes_d(17),
      D3 => oserdes_d(18),
      D4 => oserdes_d(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(4),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(20),
      D2 => oserdes_d(21),
      D3 => oserdes_d(22),
      D4 => oserdes_d(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(5),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(24),
      D2 => oserdes_d(25),
      D3 => oserdes_d(26),
      D4 => oserdes_d(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(6),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(28),
      D2 => oserdes_d(29),
      D3 => oserdes_d(30),
      D4 => oserdes_d(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(7),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(32),
      D2 => oserdes_d(33),
      D3 => oserdes_d(34),
      D4 => oserdes_d(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(8),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(36),
      D2 => oserdes_d(37),
      D3 => oserdes_d(38),
      D4 => oserdes_d(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(9),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized5\ is
  port (
    O : out STD_LOGIC_VECTOR ( 9 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_d : in STD_LOGIC_VECTOR ( 39 downto 0 );
    os_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized5\ : entity is "mig_7series_v4_0_qdr_rld_byte_group_io";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized5\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized5\ is
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
begin
\o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(32),
      D2 => oserdes_d(33),
      D3 => oserdes_d(34),
      D4 => oserdes_d(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(8),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(36),
      D2 => oserdes_d(37),
      D3 => oserdes_d(38),
      D4 => oserdes_d(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(9),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(0),
      D2 => oserdes_d(1),
      D3 => oserdes_d(2),
      D4 => oserdes_d(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(0),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(4),
      D2 => oserdes_d(5),
      D3 => oserdes_d(6),
      D4 => oserdes_d(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(1),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(8),
      D2 => oserdes_d(9),
      D3 => oserdes_d(10),
      D4 => oserdes_d(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(2),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(12),
      D2 => oserdes_d(13),
      D3 => oserdes_d(14),
      D4 => oserdes_d(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(3),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(16),
      D2 => oserdes_d(17),
      D3 => oserdes_d(18),
      D4 => oserdes_d(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(4),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(20),
      D2 => oserdes_d(21),
      D3 => oserdes_d(22),
      D4 => oserdes_d(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(5),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(24),
      D2 => oserdes_d(25),
      D3 => oserdes_d(26),
      D4 => oserdes_d(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(6),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(28),
      D2 => oserdes_d(29),
      D3 => oserdes_d(30),
      D4 => oserdes_d(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(7),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized6\ is
  port (
    O : out STD_LOGIC_VECTOR ( 9 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_d : in STD_LOGIC_VECTOR ( 39 downto 0 );
    os_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized6\ : entity is "mig_7series_v4_0_qdr_rld_byte_group_io";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized6\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized6\ is
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
begin
\o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(0),
      D2 => oserdes_d(1),
      D3 => oserdes_d(2),
      D4 => oserdes_d(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(0),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(32),
      D2 => oserdes_d(33),
      D3 => oserdes_d(34),
      D4 => oserdes_d(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(8),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(36),
      D2 => oserdes_d(37),
      D3 => oserdes_d(38),
      D4 => oserdes_d(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(9),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(4),
      D2 => oserdes_d(5),
      D3 => oserdes_d(6),
      D4 => oserdes_d(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(1),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(8),
      D2 => oserdes_d(9),
      D3 => oserdes_d(10),
      D4 => oserdes_d(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(2),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(12),
      D2 => oserdes_d(13),
      D3 => oserdes_d(14),
      D4 => oserdes_d(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(3),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(16),
      D2 => oserdes_d(17),
      D3 => oserdes_d(18),
      D4 => oserdes_d(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(4),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(20),
      D2 => oserdes_d(21),
      D3 => oserdes_d(22),
      D4 => oserdes_d(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(5),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(24),
      D2 => oserdes_d(25),
      D3 => oserdes_d(26),
      D4 => oserdes_d(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(6),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(28),
      D2 => oserdes_d(29),
      D3 => oserdes_d(30),
      D4 => oserdes_d(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(7),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized7\ is
  port (
    O : out STD_LOGIC_VECTOR ( 10 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_d : in STD_LOGIC_VECTOR ( 43 downto 0 );
    os_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized7\ : entity is "mig_7series_v4_0_qdr_rld_byte_group_io";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized7\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized7\ is
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
begin
\o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(36),
      D2 => oserdes_d(37),
      D3 => oserdes_d(38),
      D4 => oserdes_d(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(9),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(40),
      D2 => oserdes_d(41),
      D3 => oserdes_d(42),
      D4 => oserdes_d(43),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(10),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(0),
      D2 => oserdes_d(1),
      D3 => oserdes_d(2),
      D4 => oserdes_d(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(0),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(4),
      D2 => oserdes_d(5),
      D3 => oserdes_d(6),
      D4 => oserdes_d(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(1),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(8),
      D2 => oserdes_d(9),
      D3 => oserdes_d(10),
      D4 => oserdes_d(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(2),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(12),
      D2 => oserdes_d(13),
      D3 => oserdes_d(14),
      D4 => oserdes_d(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(3),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(16),
      D2 => oserdes_d(17),
      D3 => oserdes_d(18),
      D4 => oserdes_d(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(4),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(20),
      D2 => oserdes_d(21),
      D3 => oserdes_d(22),
      D4 => oserdes_d(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(5),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(24),
      D2 => oserdes_d(25),
      D3 => oserdes_d(26),
      D4 => oserdes_d(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(6),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(28),
      D2 => oserdes_d(29),
      D3 => oserdes_d(30),
      D4 => oserdes_d(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(7),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(32),
      D2 => oserdes_d(33),
      D3 => oserdes_d(34),
      D4 => oserdes_d(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(8),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized8\ is
  port (
    O : out STD_LOGIC_VECTOR ( 8 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_d : in STD_LOGIC_VECTOR ( 35 downto 0 );
    os_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized8\ : entity is "mig_7series_v4_0_qdr_rld_byte_group_io";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized8\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized8\ is
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
begin
\o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(0),
      D2 => oserdes_d(1),
      D3 => oserdes_d(2),
      D4 => oserdes_d(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(0),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(4),
      D2 => oserdes_d(5),
      D3 => oserdes_d(6),
      D4 => oserdes_d(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(1),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(8),
      D2 => oserdes_d(9),
      D3 => oserdes_d(10),
      D4 => oserdes_d(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(2),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(12),
      D2 => oserdes_d(13),
      D3 => oserdes_d(14),
      D4 => oserdes_d(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(3),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(16),
      D2 => oserdes_d(17),
      D3 => oserdes_d(18),
      D4 => oserdes_d(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(4),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(20),
      D2 => oserdes_d(21),
      D3 => oserdes_d(22),
      D4 => oserdes_d(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(5),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(24),
      D2 => oserdes_d(25),
      D3 => oserdes_d(26),
      D4 => oserdes_d(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(6),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(28),
      D2 => oserdes_d(29),
      D3 => oserdes_d(30),
      D4 => oserdes_d(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(7),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_d(32),
      D2 => oserdes_d(33),
      D3 => oserdes_d(34),
      D4 => oserdes_d(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => O(8),
      RST => os_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo is
  port (
    if_empty_r_reg : out STD_LOGIC;
    phy_din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rstdiv0_sync_r1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    if_empty_2r : in STD_LOGIC;
    D_pi_counter_read_en_reg : in STD_LOGIC;
    my_empty_reg_0 : in STD_LOGIC;
    A_pi_counter_read_en_reg : in STD_LOGIC;
    I142 : in STD_LOGIC_VECTOR ( 53 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo : entity is "mig_7series_v4_0_qdr_rld_if_post_fifo";
end mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo is
  signal mem_reg_0_3_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_0 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_1 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_2 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_3 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_4 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_5 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_0 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_1 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_2 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_3 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_4 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_5 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_0 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_1 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_2 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_3 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_4 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_5 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_0 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_1 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_2 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_3 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_4 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_5 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_0 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_1 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_2 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_3 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_4 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_5 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_0 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_1 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_2 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_3 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_4 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_5 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_0 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_1 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_2 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_3 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_4 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_5 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_0 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_1 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_2 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_3 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_4 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_5 : STD_LOGIC;
  signal \my_empty_i_1__2_n_0\ : STD_LOGIC;
  signal \my_empty_i_2__2_n_0\ : STD_LOGIC;
  signal my_empty_reg_n_0 : STD_LOGIC;
  signal \my_full_i_1__2_n_0\ : STD_LOGIC;
  signal \my_full_i_2__2_n_0\ : STD_LOGIC;
  signal my_full_reg_n_0 : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_66_71 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_72_77 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty_i_2__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \my_full_i_2__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__2\ : label is "soft_lutpair159";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
begin
if_empty_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => my_empty_reg_n_0,
      I1 => D_pi_counter_read_en_reg,
      I2 => my_empty_reg_0,
      I3 => A_pi_counter_read_en_reg,
      O => if_empty_r_reg
    );
mem_reg_0_3_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I142(1 downto 0),
      DIB(1 downto 0) => I142(3 downto 2),
      DIC(1 downto 0) => I142(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_24_29_n_0,
      DOA(0) => mem_reg_0_3_24_29_n_1,
      DOB(1) => mem_reg_0_3_24_29_n_2,
      DOB(0) => mem_reg_0_3_24_29_n_3,
      DOC(1) => mem_reg_0_3_24_29_n_4,
      DOC(0) => mem_reg_0_3_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_24_29_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0311"
    )
        port map (
      I0 => my_empty_reg_n_0,
      I1 => D_pi_counter_read_en_reg,
      I2 => my_full_reg_n_0,
      I3 => if_empty_2r,
      O => wr_en
    );
mem_reg_0_3_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I142(7 downto 6),
      DIB(1 downto 0) => I142(9 downto 8),
      DIC(1 downto 0) => I142(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_30_35_n_0,
      DOA(0) => mem_reg_0_3_30_35_n_1,
      DOB(1) => mem_reg_0_3_30_35_n_2,
      DOB(0) => mem_reg_0_3_30_35_n_3,
      DOC(1) => mem_reg_0_3_30_35_n_4,
      DOC(0) => mem_reg_0_3_30_35_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I142(13 downto 12),
      DIB(1 downto 0) => I142(15 downto 14),
      DIC(1 downto 0) => I142(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_36_41_n_0,
      DOA(0) => mem_reg_0_3_36_41_n_1,
      DOB(1) => mem_reg_0_3_36_41_n_2,
      DOB(0) => mem_reg_0_3_36_41_n_3,
      DOC(1) => mem_reg_0_3_36_41_n_4,
      DOC(0) => mem_reg_0_3_36_41_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I142(19 downto 18),
      DIB(1 downto 0) => I142(21 downto 20),
      DIC(1 downto 0) => I142(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_42_47_n_0,
      DOA(0) => mem_reg_0_3_42_47_n_1,
      DOB(1) => mem_reg_0_3_42_47_n_2,
      DOB(0) => mem_reg_0_3_42_47_n_3,
      DOC(1) => mem_reg_0_3_42_47_n_4,
      DOC(0) => mem_reg_0_3_42_47_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I142(25 downto 24),
      DIB(1 downto 0) => I142(27 downto 26),
      DIC(1 downto 0) => I142(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_48_53_n_0,
      DOA(0) => mem_reg_0_3_48_53_n_1,
      DOB(1) => mem_reg_0_3_48_53_n_2,
      DOB(0) => mem_reg_0_3_48_53_n_3,
      DOC(1) => mem_reg_0_3_48_53_n_4,
      DOC(0) => mem_reg_0_3_48_53_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I142(31 downto 30),
      DIB(1 downto 0) => I142(33 downto 32),
      DIC(1 downto 0) => I142(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_54_59_n_0,
      DOA(0) => mem_reg_0_3_54_59_n_1,
      DOB(1) => mem_reg_0_3_54_59_n_2,
      DOB(0) => mem_reg_0_3_54_59_n_3,
      DOC(1) => mem_reg_0_3_54_59_n_4,
      DOC(0) => mem_reg_0_3_54_59_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I142(37 downto 36),
      DIB(1 downto 0) => I142(39 downto 38),
      DIC(1 downto 0) => I142(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_60_65_n_0,
      DOA(0) => mem_reg_0_3_60_65_n_1,
      DOB(1) => mem_reg_0_3_60_65_n_2,
      DOB(0) => mem_reg_0_3_60_65_n_3,
      DOC(1) => mem_reg_0_3_60_65_n_4,
      DOC(0) => mem_reg_0_3_60_65_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I142(43 downto 42),
      DIB(1 downto 0) => I142(45 downto 44),
      DIC(1 downto 0) => I142(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_66_71_n_0,
      DOA(0) => mem_reg_0_3_66_71_n_1,
      DOB(1) => mem_reg_0_3_66_71_n_2,
      DOB(0) => mem_reg_0_3_66_71_n_3,
      DOC(1) => mem_reg_0_3_66_71_n_4,
      DOC(0) => mem_reg_0_3_66_71_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I142(49 downto 48),
      DIB(1 downto 0) => I142(51 downto 50),
      DIC(1 downto 0) => I142(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_72_77_n_0,
      DOA(0) => mem_reg_0_3_72_77_n_1,
      DOB(1) => mem_reg_0_3_72_77_n_2,
      DOB(0) => mem_reg_0_3_72_77_n_3,
      DOC(1) => mem_reg_0_3_72_77_n_4,
      DOC(0) => mem_reg_0_3_72_77_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
\memory_fd0_0_reg_0_15_0_3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(41),
      I1 => mem_reg_0_3_60_65_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(29)
    );
\memory_fd0_0_reg_0_15_0_3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(49),
      I1 => mem_reg_0_3_72_77_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(33)
    );
\memory_fd0_0_reg_0_15_0_3_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(25),
      I1 => mem_reg_0_3_48_53_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(17)
    );
\memory_fd0_0_reg_0_15_0_3_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(33),
      I1 => mem_reg_0_3_54_59_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(25)
    );
\memory_fd0_1_reg_0_15_0_4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(21),
      I1 => mem_reg_0_3_42_47_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(13)
    );
\memory_fd0_1_reg_0_15_0_4_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(29),
      I1 => mem_reg_0_3_48_53_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(21)
    );
\memory_fd0_1_reg_0_15_0_4_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(9),
      I1 => mem_reg_0_3_30_35_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(5)
    );
\memory_fd0_1_reg_0_15_0_4_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(17),
      I1 => mem_reg_0_3_36_41_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(9)
    );
\memory_fd0_1_reg_0_15_0_4_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(1),
      I1 => mem_reg_0_3_24_29_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(1)
    );
\memory_fd1_0_reg_0_15_0_3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(43),
      I1 => mem_reg_0_3_66_71_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(31)
    );
\memory_fd1_0_reg_0_15_0_3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(51),
      I1 => mem_reg_0_3_72_77_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(35)
    );
\memory_fd1_0_reg_0_15_0_3_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(27),
      I1 => mem_reg_0_3_48_53_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(19)
    );
\memory_fd1_0_reg_0_15_0_3_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(35),
      I1 => mem_reg_0_3_54_59_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(27)
    );
\memory_fd1_1_reg_0_15_0_4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(23),
      I1 => mem_reg_0_3_42_47_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(15)
    );
\memory_fd1_1_reg_0_15_0_4_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(31),
      I1 => mem_reg_0_3_54_59_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(23)
    );
\memory_fd1_1_reg_0_15_0_4_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(11),
      I1 => mem_reg_0_3_30_35_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(7)
    );
\memory_fd1_1_reg_0_15_0_4_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(19),
      I1 => mem_reg_0_3_42_47_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(11)
    );
\memory_fd1_1_reg_0_15_0_4_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(3),
      I1 => mem_reg_0_3_24_29_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(3)
    );
\memory_rd0_0_reg_0_15_0_3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(40),
      I1 => mem_reg_0_3_60_65_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(28)
    );
\memory_rd0_0_reg_0_15_0_3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(48),
      I1 => mem_reg_0_3_72_77_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(32)
    );
\memory_rd0_0_reg_0_15_0_3_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(24),
      I1 => mem_reg_0_3_48_53_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(16)
    );
\memory_rd0_0_reg_0_15_0_3_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(32),
      I1 => mem_reg_0_3_54_59_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(24)
    );
\memory_rd0_1_reg_0_15_0_4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(20),
      I1 => mem_reg_0_3_42_47_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(12)
    );
\memory_rd0_1_reg_0_15_0_4_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(28),
      I1 => mem_reg_0_3_48_53_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(20)
    );
\memory_rd0_1_reg_0_15_0_4_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(8),
      I1 => mem_reg_0_3_30_35_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(4)
    );
\memory_rd0_1_reg_0_15_0_4_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(16),
      I1 => mem_reg_0_3_36_41_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(8)
    );
\memory_rd0_1_reg_0_15_0_4_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(0),
      I1 => mem_reg_0_3_24_29_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(0)
    );
\memory_rd1_0_reg_0_15_0_3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(42),
      I1 => mem_reg_0_3_66_71_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(30)
    );
\memory_rd1_0_reg_0_15_0_3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(50),
      I1 => mem_reg_0_3_72_77_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(34)
    );
\memory_rd1_0_reg_0_15_0_3_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(26),
      I1 => mem_reg_0_3_48_53_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(18)
    );
\memory_rd1_0_reg_0_15_0_3_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(34),
      I1 => mem_reg_0_3_54_59_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(26)
    );
\memory_rd1_1_reg_0_15_0_4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(22),
      I1 => mem_reg_0_3_42_47_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(14)
    );
\memory_rd1_1_reg_0_15_0_4_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(30),
      I1 => mem_reg_0_3_54_59_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(22)
    );
\memory_rd1_1_reg_0_15_0_4_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(10),
      I1 => mem_reg_0_3_30_35_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(6)
    );
\memory_rd1_1_reg_0_15_0_4_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(18),
      I1 => mem_reg_0_3_42_47_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(10)
    );
\memory_rd1_1_reg_0_15_0_4_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I142(2),
      I1 => mem_reg_0_3_24_29_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(2)
    );
\my_empty_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => \my_empty_i_2__2_n_0\,
      I1 => my_empty_reg_n_0,
      I2 => if_empty_2r,
      I3 => D_pi_counter_read_en_reg,
      I4 => my_full_reg_n_0,
      O => \my_empty_i_1__2_n_0\
    );
\my_empty_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => wr_ptr(0),
      I4 => if_empty_2r,
      O => \my_empty_i_2__2_n_0\
    );
my_empty_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty_i_1__2_n_0\,
      Q => my_empty_reg_n_0,
      S => rstdiv0_sync_r1
    );
\my_full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => \my_full_i_2__2_n_0\,
      I1 => my_full_reg_n_0,
      I2 => D_pi_counter_read_en_reg,
      I3 => if_empty_2r,
      I4 => my_empty_reg_n_0,
      O => \my_full_i_1__2_n_0\
    );
\my_full_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00822800"
    )
        port map (
      I0 => if_empty_2r,
      I1 => rd_ptr(1),
      I2 => wr_ptr(1),
      I3 => wr_ptr(0),
      I4 => rd_ptr(0),
      O => \my_full_i_2__2_n_0\
    );
my_full_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full_i_1__2_n_0\,
      Q => my_full_reg_n_0,
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => my_empty_reg_n_0,
      I1 => if_empty_2r,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1__2_n_0\
    );
\rd_ptr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => if_empty_2r,
      I2 => my_empty_reg_n_0,
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1__2_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1__2_n_0\,
      Q => rd_ptr(0),
      R => rstdiv0_sync_r1
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1__2_n_0\,
      Q => rd_ptr(1),
      R => rstdiv0_sync_r1
    );
\wr_ptr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2001D"
    )
        port map (
      I0 => my_empty_reg_n_0,
      I1 => if_empty_2r,
      I2 => my_full_reg_n_0,
      I3 => D_pi_counter_read_en_reg,
      I4 => wr_ptr(0),
      O => \wr_ptr[0]_i_1__2_n_0\
    );
\wr_ptr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD02000222"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => D_pi_counter_read_en_reg,
      I2 => my_full_reg_n_0,
      I3 => if_empty_2r,
      I4 => my_empty_reg_n_0,
      I5 => wr_ptr(1),
      O => \wr_ptr[1]_i_1__2_n_0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__2_n_0\,
      Q => wr_ptr(0),
      R => rstdiv0_sync_r1
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__2_n_0\,
      Q => wr_ptr(1),
      R => rstdiv0_sync_r1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_10 is
  port (
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    phy_din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rstdiv0_sync_r1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    A_pi_counter_read_en_reg : in STD_LOGIC;
    if_empty_2r : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 53 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_10 : entity is "mig_7series_v4_0_qdr_rld_if_post_fifo";
end mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_10;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_10 is
  signal mem_reg_0_3_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_0 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_1 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_2 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_3 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_4 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_5 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_0 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_1 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_2 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_3 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_4 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_5 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_0 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_1 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_2 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_3 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_4 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_5 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_0 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_1 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_2 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_3 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_4 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_5 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_0 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_1 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_2 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_3 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_4 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_5 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_0 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_1 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_2 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_3 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_4 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_5 : STD_LOGIC;
  signal my_empty_i_1_n_0 : STD_LOGIC;
  signal my_empty_i_2_n_0 : STD_LOGIC;
  signal my_full_i_1_n_0 : STD_LOGIC;
  signal my_full_i_2_n_0 : STD_LOGIC;
  signal my_full_reg_n_0 : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[0]_0\ : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_72_77 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of my_empty_i_2 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of my_full_i_2 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair135";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
begin
  \rd_ptr_reg[0]_0\ <= \^rd_ptr_reg[0]_0\;
mem_reg_0_3_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => d_in(1 downto 0),
      DIB(1 downto 0) => d_in(3 downto 2),
      DIC(1 downto 0) => d_in(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_12_17_n_0,
      DOA(0) => mem_reg_0_3_12_17_n_1,
      DOB(1) => mem_reg_0_3_12_17_n_2,
      DOB(0) => mem_reg_0_3_12_17_n_3,
      DOC(1) => mem_reg_0_3_12_17_n_4,
      DOC(0) => mem_reg_0_3_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_12_17_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0311"
    )
        port map (
      I0 => \^rd_ptr_reg[0]_0\,
      I1 => A_pi_counter_read_en_reg,
      I2 => my_full_reg_n_0,
      I3 => if_empty_2r,
      O => wr_en
    );
mem_reg_0_3_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => d_in(7 downto 6),
      DIB(1 downto 0) => d_in(9 downto 8),
      DIC(1 downto 0) => d_in(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_18_23_n_0,
      DOA(0) => mem_reg_0_3_18_23_n_1,
      DOB(1) => mem_reg_0_3_18_23_n_2,
      DOB(0) => mem_reg_0_3_18_23_n_3,
      DOC(1) => mem_reg_0_3_18_23_n_4,
      DOC(0) => mem_reg_0_3_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => d_in(13 downto 12),
      DIB(1 downto 0) => d_in(15 downto 14),
      DIC(1 downto 0) => d_in(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_24_29_n_0,
      DOA(0) => mem_reg_0_3_24_29_n_1,
      DOB(1) => mem_reg_0_3_24_29_n_2,
      DOB(0) => mem_reg_0_3_24_29_n_3,
      DOC(1) => mem_reg_0_3_24_29_n_4,
      DOC(0) => mem_reg_0_3_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => d_in(19 downto 18),
      DIB(1 downto 0) => d_in(21 downto 20),
      DIC(1 downto 0) => d_in(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_30_35_n_0,
      DOA(0) => mem_reg_0_3_30_35_n_1,
      DOB(1) => mem_reg_0_3_30_35_n_2,
      DOB(0) => mem_reg_0_3_30_35_n_3,
      DOC(1) => mem_reg_0_3_30_35_n_4,
      DOC(0) => mem_reg_0_3_30_35_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => d_in(25 downto 24),
      DIB(1 downto 0) => d_in(27 downto 26),
      DIC(1 downto 0) => d_in(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_36_41_n_0,
      DOA(0) => mem_reg_0_3_36_41_n_1,
      DOB(1) => mem_reg_0_3_36_41_n_2,
      DOB(0) => mem_reg_0_3_36_41_n_3,
      DOC(1) => mem_reg_0_3_36_41_n_4,
      DOC(0) => mem_reg_0_3_36_41_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => d_in(31 downto 30),
      DIB(1 downto 0) => d_in(33 downto 32),
      DIC(1 downto 0) => d_in(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_42_47_n_0,
      DOA(0) => mem_reg_0_3_42_47_n_1,
      DOB(1) => mem_reg_0_3_42_47_n_2,
      DOB(0) => mem_reg_0_3_42_47_n_3,
      DOC(1) => mem_reg_0_3_42_47_n_4,
      DOC(0) => mem_reg_0_3_42_47_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => d_in(37 downto 36),
      DIB(1 downto 0) => d_in(39 downto 38),
      DIC(1 downto 0) => d_in(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_48_53_n_0,
      DOA(0) => mem_reg_0_3_48_53_n_1,
      DOB(1) => mem_reg_0_3_48_53_n_2,
      DOB(0) => mem_reg_0_3_48_53_n_3,
      DOC(1) => mem_reg_0_3_48_53_n_4,
      DOC(0) => mem_reg_0_3_48_53_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => d_in(43 downto 42),
      DIB(1 downto 0) => d_in(45 downto 44),
      DIC(1 downto 0) => d_in(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_54_59_n_0,
      DOA(0) => mem_reg_0_3_54_59_n_1,
      DOB(1) => mem_reg_0_3_54_59_n_2,
      DOB(0) => mem_reg_0_3_54_59_n_3,
      DOC(1) => mem_reg_0_3_54_59_n_4,
      DOC(0) => mem_reg_0_3_54_59_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => d_in(49 downto 48),
      DIB(1 downto 0) => d_in(51 downto 50),
      DIC(1 downto 0) => d_in(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_72_77_n_0,
      DOA(0) => mem_reg_0_3_72_77_n_1,
      DOB(1) => mem_reg_0_3_72_77_n_2,
      DOB(0) => mem_reg_0_3_72_77_n_3,
      DOC(1) => mem_reg_0_3_72_77_n_4,
      DOC(0) => mem_reg_0_3_72_77_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
memory_fd0_0_reg_0_15_0_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(45),
      I1 => mem_reg_0_3_54_59_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(29)
    );
memory_fd0_0_reg_0_15_0_3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(49),
      I1 => mem_reg_0_3_72_77_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(33)
    );
memory_fd0_0_reg_0_15_0_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(41),
      I1 => mem_reg_0_3_48_53_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(25)
    );
memory_fd0_0_reg_0_15_0_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(37),
      I1 => mem_reg_0_3_48_53_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(21)
    );
memory_fd0_1_reg_0_15_0_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(29),
      I1 => mem_reg_0_3_36_41_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(13)
    );
memory_fd0_1_reg_0_15_0_4_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(33),
      I1 => mem_reg_0_3_42_47_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(17)
    );
memory_fd0_1_reg_0_15_0_4_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(13),
      I1 => mem_reg_0_3_24_29_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(5)
    );
memory_fd0_1_reg_0_15_0_4_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(21),
      I1 => mem_reg_0_3_30_35_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(9)
    );
memory_fd0_1_reg_0_15_0_4_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(5),
      I1 => mem_reg_0_3_12_17_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(1)
    );
memory_fd1_0_reg_0_15_0_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(47),
      I1 => mem_reg_0_3_54_59_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(31)
    );
memory_fd1_0_reg_0_15_0_3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(51),
      I1 => mem_reg_0_3_72_77_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(35)
    );
memory_fd1_0_reg_0_15_0_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(43),
      I1 => mem_reg_0_3_54_59_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(27)
    );
memory_fd1_0_reg_0_15_0_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(39),
      I1 => mem_reg_0_3_48_53_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(23)
    );
memory_fd1_1_reg_0_15_0_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(31),
      I1 => mem_reg_0_3_42_47_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(15)
    );
memory_fd1_1_reg_0_15_0_4_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(35),
      I1 => mem_reg_0_3_42_47_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(19)
    );
memory_fd1_1_reg_0_15_0_4_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(15),
      I1 => mem_reg_0_3_24_29_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(7)
    );
memory_fd1_1_reg_0_15_0_4_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(23),
      I1 => mem_reg_0_3_30_35_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(11)
    );
memory_fd1_1_reg_0_15_0_4_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(7),
      I1 => mem_reg_0_3_18_23_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(3)
    );
memory_rd0_0_reg_0_15_0_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(44),
      I1 => mem_reg_0_3_54_59_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(28)
    );
memory_rd0_0_reg_0_15_0_3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(48),
      I1 => mem_reg_0_3_72_77_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(32)
    );
memory_rd0_0_reg_0_15_0_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(40),
      I1 => mem_reg_0_3_48_53_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(24)
    );
memory_rd0_0_reg_0_15_0_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(36),
      I1 => mem_reg_0_3_48_53_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(20)
    );
memory_rd0_1_reg_0_15_0_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(28),
      I1 => mem_reg_0_3_36_41_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(12)
    );
memory_rd0_1_reg_0_15_0_4_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(32),
      I1 => mem_reg_0_3_42_47_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(16)
    );
memory_rd0_1_reg_0_15_0_4_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(12),
      I1 => mem_reg_0_3_24_29_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(4)
    );
memory_rd0_1_reg_0_15_0_4_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(20),
      I1 => mem_reg_0_3_30_35_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(8)
    );
memory_rd0_1_reg_0_15_0_4_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(4),
      I1 => mem_reg_0_3_12_17_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(0)
    );
memory_rd1_0_reg_0_15_0_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(46),
      I1 => mem_reg_0_3_54_59_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(30)
    );
memory_rd1_0_reg_0_15_0_3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(50),
      I1 => mem_reg_0_3_72_77_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(34)
    );
memory_rd1_0_reg_0_15_0_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(42),
      I1 => mem_reg_0_3_54_59_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(26)
    );
memory_rd1_0_reg_0_15_0_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(38),
      I1 => mem_reg_0_3_48_53_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(22)
    );
memory_rd1_1_reg_0_15_0_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(30),
      I1 => mem_reg_0_3_42_47_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(14)
    );
memory_rd1_1_reg_0_15_0_4_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(34),
      I1 => mem_reg_0_3_42_47_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(18)
    );
memory_rd1_1_reg_0_15_0_4_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(14),
      I1 => mem_reg_0_3_24_29_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(6)
    );
memory_rd1_1_reg_0_15_0_4_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(22),
      I1 => mem_reg_0_3_30_35_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(10)
    );
memory_rd1_1_reg_0_15_0_4_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_in(6),
      I1 => mem_reg_0_3_18_23_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(2)
    );
my_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => my_empty_i_2_n_0,
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => if_empty_2r,
      I3 => A_pi_counter_read_en_reg,
      I4 => my_full_reg_n_0,
      O => my_empty_i_1_n_0
    );
my_empty_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => wr_ptr(0),
      I4 => if_empty_2r,
      O => my_empty_i_2_n_0
    );
my_empty_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => my_empty_i_1_n_0,
      Q => \^rd_ptr_reg[0]_0\,
      S => rstdiv0_sync_r1
    );
my_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => my_full_i_2_n_0,
      I1 => my_full_reg_n_0,
      I2 => A_pi_counter_read_en_reg,
      I3 => if_empty_2r,
      I4 => \^rd_ptr_reg[0]_0\,
      O => my_full_i_1_n_0
    );
my_full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00822800"
    )
        port map (
      I0 => if_empty_2r,
      I1 => rd_ptr(1),
      I2 => wr_ptr(1),
      I3 => wr_ptr(0),
      I4 => rd_ptr(0),
      O => my_full_i_2_n_0
    );
my_full_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => my_full_i_1_n_0,
      Q => my_full_reg_n_0,
      R => rstdiv0_sync_r1
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^rd_ptr_reg[0]_0\,
      I1 => if_empty_2r,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1_n_0\
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => if_empty_2r,
      I2 => \^rd_ptr_reg[0]_0\,
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1_n_0\,
      Q => rd_ptr(0),
      R => rstdiv0_sync_r1
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1_n_0\,
      Q => rd_ptr(1),
      R => rstdiv0_sync_r1
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2001D"
    )
        port map (
      I0 => \^rd_ptr_reg[0]_0\,
      I1 => if_empty_2r,
      I2 => my_full_reg_n_0,
      I3 => A_pi_counter_read_en_reg,
      I4 => wr_ptr(0),
      O => \wr_ptr[0]_i_1_n_0\
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD02000222"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => A_pi_counter_read_en_reg,
      I2 => my_full_reg_n_0,
      I3 => if_empty_2r,
      I4 => \^rd_ptr_reg[0]_0\,
      I5 => wr_ptr(1),
      O => \wr_ptr[1]_i_1_n_0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1_n_0\,
      Q => wr_ptr(0),
      R => rstdiv0_sync_r1
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1_n_0\,
      Q => wr_ptr(1),
      R => rstdiv0_sync_r1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_8 is
  port (
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    phy_din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rstdiv0_sync_r1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    if_empty_2r : in STD_LOGIC;
    C_pi_counter_read_en_reg : in STD_LOGIC;
    I132 : in STD_LOGIC_VECTOR ( 53 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_8 : entity is "mig_7series_v4_0_qdr_rld_if_post_fifo";
end mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_8;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_8 is
  signal mem_reg_0_3_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_0 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_1 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_2 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_3 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_4 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_5 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_0 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_1 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_2 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_3 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_4 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_5 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_0 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_1 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_2 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_3 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_4 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_5 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_0 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_1 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_2 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_3 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_4 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_5 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_0 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_1 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_2 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_3 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_4 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_5 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_0 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_1 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_2 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_3 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_4 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_5 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_0 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_1 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_2 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_3 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_4 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_5 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_0 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_1 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_2 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_3 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_4 : STD_LOGIC;
  signal mem_reg_0_3_72_77_n_5 : STD_LOGIC;
  signal \my_empty_i_1__1_n_0\ : STD_LOGIC;
  signal \my_empty_i_2__1_n_0\ : STD_LOGIC;
  signal \my_full_i_1__1_n_0\ : STD_LOGIC;
  signal \my_full_i_2__1_n_0\ : STD_LOGIC;
  signal my_full_reg_n_0 : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[0]_0\ : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_66_71 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_72_77 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty_i_2__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \my_full_i_2__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__1\ : label is "soft_lutpair151";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
begin
  \rd_ptr_reg[0]_0\ <= \^rd_ptr_reg[0]_0\;
mem_reg_0_3_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I132(1 downto 0),
      DIB(1 downto 0) => I132(3 downto 2),
      DIC(1 downto 0) => I132(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_0_5_n_0,
      DOA(0) => mem_reg_0_3_0_5_n_1,
      DOB(1) => mem_reg_0_3_0_5_n_2,
      DOB(0) => mem_reg_0_3_0_5_n_3,
      DOC(1) => mem_reg_0_3_0_5_n_4,
      DOC(0) => mem_reg_0_3_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
\mem_reg_0_3_0_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0311"
    )
        port map (
      I0 => \^rd_ptr_reg[0]_0\,
      I1 => C_pi_counter_read_en_reg,
      I2 => my_full_reg_n_0,
      I3 => if_empty_2r,
      O => wr_en
    );
mem_reg_0_3_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I132(7 downto 6),
      DIB(1 downto 0) => I132(9 downto 8),
      DIC(1 downto 0) => I132(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_30_35_n_0,
      DOA(0) => mem_reg_0_3_30_35_n_1,
      DOB(1) => mem_reg_0_3_30_35_n_2,
      DOB(0) => mem_reg_0_3_30_35_n_3,
      DOC(1) => mem_reg_0_3_30_35_n_4,
      DOC(0) => mem_reg_0_3_30_35_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I132(13 downto 12),
      DIB(1 downto 0) => I132(15 downto 14),
      DIC(1 downto 0) => I132(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_36_41_n_0,
      DOA(0) => mem_reg_0_3_36_41_n_1,
      DOB(1) => mem_reg_0_3_36_41_n_2,
      DOB(0) => mem_reg_0_3_36_41_n_3,
      DOC(1) => mem_reg_0_3_36_41_n_4,
      DOC(0) => mem_reg_0_3_36_41_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I132(19 downto 18),
      DIB(1 downto 0) => I132(21 downto 20),
      DIC(1 downto 0) => I132(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_42_47_n_0,
      DOA(0) => mem_reg_0_3_42_47_n_1,
      DOB(1) => mem_reg_0_3_42_47_n_2,
      DOB(0) => mem_reg_0_3_42_47_n_3,
      DOC(1) => mem_reg_0_3_42_47_n_4,
      DOC(0) => mem_reg_0_3_42_47_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I132(25 downto 24),
      DIB(1 downto 0) => I132(27 downto 26),
      DIC(1 downto 0) => I132(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_48_53_n_0,
      DOA(0) => mem_reg_0_3_48_53_n_1,
      DOB(1) => mem_reg_0_3_48_53_n_2,
      DOB(0) => mem_reg_0_3_48_53_n_3,
      DOC(1) => mem_reg_0_3_48_53_n_4,
      DOC(0) => mem_reg_0_3_48_53_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I132(31 downto 30),
      DIB(1 downto 0) => I132(33 downto 32),
      DIC(1 downto 0) => I132(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_54_59_n_0,
      DOA(0) => mem_reg_0_3_54_59_n_1,
      DOB(1) => mem_reg_0_3_54_59_n_2,
      DOB(0) => mem_reg_0_3_54_59_n_3,
      DOC(1) => mem_reg_0_3_54_59_n_4,
      DOC(0) => mem_reg_0_3_54_59_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I132(37 downto 36),
      DIB(1 downto 0) => I132(39 downto 38),
      DIC(1 downto 0) => I132(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_60_65_n_0,
      DOA(0) => mem_reg_0_3_60_65_n_1,
      DOB(1) => mem_reg_0_3_60_65_n_2,
      DOB(0) => mem_reg_0_3_60_65_n_3,
      DOC(1) => mem_reg_0_3_60_65_n_4,
      DOC(0) => mem_reg_0_3_60_65_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I132(43 downto 42),
      DIB(1 downto 0) => I132(45 downto 44),
      DIC(1 downto 0) => I132(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_66_71_n_0,
      DOA(0) => mem_reg_0_3_66_71_n_1,
      DOB(1) => mem_reg_0_3_66_71_n_2,
      DOB(0) => mem_reg_0_3_66_71_n_3,
      DOC(1) => mem_reg_0_3_66_71_n_4,
      DOC(0) => mem_reg_0_3_66_71_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I132(49 downto 48),
      DIB(1 downto 0) => I132(51 downto 50),
      DIC(1 downto 0) => I132(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_72_77_n_0,
      DOA(0) => mem_reg_0_3_72_77_n_1,
      DOB(1) => mem_reg_0_3_72_77_n_2,
      DOB(0) => mem_reg_0_3_72_77_n_3,
      DOC(1) => mem_reg_0_3_72_77_n_4,
      DOC(0) => mem_reg_0_3_72_77_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
\memory_fd0_0_reg_0_15_0_3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(41),
      I1 => mem_reg_0_3_60_65_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(29)
    );
\memory_fd0_0_reg_0_15_0_3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(49),
      I1 => mem_reg_0_3_72_77_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(33)
    );
\memory_fd0_0_reg_0_15_0_3_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(25),
      I1 => mem_reg_0_3_48_53_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(17)
    );
\memory_fd0_0_reg_0_15_0_3_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(33),
      I1 => mem_reg_0_3_54_59_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(25)
    );
\memory_fd0_1_reg_0_15_0_4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(21),
      I1 => mem_reg_0_3_42_47_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(13)
    );
\memory_fd0_1_reg_0_15_0_4_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(29),
      I1 => mem_reg_0_3_48_53_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(21)
    );
\memory_fd0_1_reg_0_15_0_4_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(9),
      I1 => mem_reg_0_3_30_35_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(5)
    );
\memory_fd0_1_reg_0_15_0_4_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(17),
      I1 => mem_reg_0_3_36_41_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(9)
    );
\memory_fd0_1_reg_0_15_0_4_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(1),
      I1 => mem_reg_0_3_0_5_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(1)
    );
\memory_fd1_0_reg_0_15_0_3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(43),
      I1 => mem_reg_0_3_66_71_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(31)
    );
\memory_fd1_0_reg_0_15_0_3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(51),
      I1 => mem_reg_0_3_72_77_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(35)
    );
\memory_fd1_0_reg_0_15_0_3_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(27),
      I1 => mem_reg_0_3_48_53_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(19)
    );
\memory_fd1_0_reg_0_15_0_3_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(35),
      I1 => mem_reg_0_3_54_59_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(27)
    );
\memory_fd1_1_reg_0_15_0_4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(23),
      I1 => mem_reg_0_3_42_47_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(15)
    );
\memory_fd1_1_reg_0_15_0_4_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(31),
      I1 => mem_reg_0_3_54_59_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(23)
    );
\memory_fd1_1_reg_0_15_0_4_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(11),
      I1 => mem_reg_0_3_30_35_n_4,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(7)
    );
\memory_fd1_1_reg_0_15_0_4_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(19),
      I1 => mem_reg_0_3_42_47_n_0,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(11)
    );
\memory_fd1_1_reg_0_15_0_4_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(3),
      I1 => mem_reg_0_3_0_5_n_2,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(3)
    );
\memory_rd0_0_reg_0_15_0_3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(40),
      I1 => mem_reg_0_3_60_65_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(28)
    );
\memory_rd0_0_reg_0_15_0_3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(48),
      I1 => mem_reg_0_3_72_77_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(32)
    );
\memory_rd0_0_reg_0_15_0_3_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(24),
      I1 => mem_reg_0_3_48_53_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(16)
    );
\memory_rd0_0_reg_0_15_0_3_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(32),
      I1 => mem_reg_0_3_54_59_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(24)
    );
\memory_rd0_1_reg_0_15_0_4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(20),
      I1 => mem_reg_0_3_42_47_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(12)
    );
\memory_rd0_1_reg_0_15_0_4_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(28),
      I1 => mem_reg_0_3_48_53_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(20)
    );
\memory_rd0_1_reg_0_15_0_4_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(8),
      I1 => mem_reg_0_3_30_35_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(4)
    );
\memory_rd0_1_reg_0_15_0_4_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(16),
      I1 => mem_reg_0_3_36_41_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(8)
    );
\memory_rd0_1_reg_0_15_0_4_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(0),
      I1 => mem_reg_0_3_0_5_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(0)
    );
\memory_rd1_0_reg_0_15_0_3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(42),
      I1 => mem_reg_0_3_66_71_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(30)
    );
\memory_rd1_0_reg_0_15_0_3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(50),
      I1 => mem_reg_0_3_72_77_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(34)
    );
\memory_rd1_0_reg_0_15_0_3_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(26),
      I1 => mem_reg_0_3_48_53_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(18)
    );
\memory_rd1_0_reg_0_15_0_3_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(34),
      I1 => mem_reg_0_3_54_59_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(26)
    );
\memory_rd1_1_reg_0_15_0_4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(22),
      I1 => mem_reg_0_3_42_47_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(14)
    );
\memory_rd1_1_reg_0_15_0_4_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(30),
      I1 => mem_reg_0_3_54_59_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(22)
    );
\memory_rd1_1_reg_0_15_0_4_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(10),
      I1 => mem_reg_0_3_30_35_n_5,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(6)
    );
\memory_rd1_1_reg_0_15_0_4_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(18),
      I1 => mem_reg_0_3_42_47_n_1,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(10)
    );
\memory_rd1_1_reg_0_15_0_4_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I132(2),
      I1 => mem_reg_0_3_0_5_n_3,
      I2 => \^rd_ptr_reg[0]_0\,
      O => phy_din(2)
    );
\my_empty_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => \my_empty_i_2__1_n_0\,
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => if_empty_2r,
      I3 => C_pi_counter_read_en_reg,
      I4 => my_full_reg_n_0,
      O => \my_empty_i_1__1_n_0\
    );
\my_empty_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => wr_ptr(0),
      I4 => if_empty_2r,
      O => \my_empty_i_2__1_n_0\
    );
my_empty_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty_i_1__1_n_0\,
      Q => \^rd_ptr_reg[0]_0\,
      S => rstdiv0_sync_r1
    );
\my_full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => \my_full_i_2__1_n_0\,
      I1 => my_full_reg_n_0,
      I2 => C_pi_counter_read_en_reg,
      I3 => if_empty_2r,
      I4 => \^rd_ptr_reg[0]_0\,
      O => \my_full_i_1__1_n_0\
    );
\my_full_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00822800"
    )
        port map (
      I0 => if_empty_2r,
      I1 => rd_ptr(1),
      I2 => wr_ptr(1),
      I3 => wr_ptr(0),
      I4 => rd_ptr(0),
      O => \my_full_i_2__1_n_0\
    );
my_full_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full_i_1__1_n_0\,
      Q => my_full_reg_n_0,
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^rd_ptr_reg[0]_0\,
      I1 => if_empty_2r,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1__1_n_0\
    );
\rd_ptr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => if_empty_2r,
      I2 => \^rd_ptr_reg[0]_0\,
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1__1_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1__1_n_0\,
      Q => rd_ptr(0),
      R => rstdiv0_sync_r1
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1__1_n_0\,
      Q => rd_ptr(1),
      R => rstdiv0_sync_r1
    );
\wr_ptr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2001D"
    )
        port map (
      I0 => \^rd_ptr_reg[0]_0\,
      I1 => if_empty_2r,
      I2 => my_full_reg_n_0,
      I3 => C_pi_counter_read_en_reg,
      I4 => wr_ptr(0),
      O => \wr_ptr[0]_i_1__1_n_0\
    );
\wr_ptr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD02000222"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => C_pi_counter_read_en_reg,
      I2 => my_full_reg_n_0,
      I3 => if_empty_2r,
      I4 => \^rd_ptr_reg[0]_0\,
      I5 => wr_ptr(1),
      O => \wr_ptr[1]_i_1__1_n_0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__1_n_0\,
      Q => wr_ptr(0),
      R => rstdiv0_sync_r1
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__1_n_0\,
      Q => wr_ptr(1),
      R => rstdiv0_sync_r1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_9 is
  port (
    if_empty_r_reg : out STD_LOGIC;
    phy_din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rstdiv0_sync_r1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    if_empty_2r : in STD_LOGIC;
    B_pi_counter_read_en_reg : in STD_LOGIC;
    C_pi_counter_read_en_reg : in STD_LOGIC;
    my_empty_reg_0 : in STD_LOGIC;
    my_empty_reg_1 : in STD_LOGIC;
    I122 : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_9 : entity is "mig_7series_v4_0_qdr_rld_if_post_fifo";
end mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_9;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_9 is
  signal mem_reg_0_3_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_0 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_1 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_2 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_3 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_4 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_5 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_0 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_1 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_2 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_3 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_4 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_5 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_0 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_1 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_2 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_3 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_4 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_5 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_0 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_1 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_2 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_3 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_4 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_5 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_0 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_1 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_2 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_3 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_4 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_5 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_0 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_1 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_2 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_3 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_4 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_5 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_0 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_1 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_2 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_3 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_4 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_5 : STD_LOGIC;
  signal mem_reg_0_3_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_3_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_3_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_3_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_3_6_11_n_5 : STD_LOGIC;
  signal \my_empty_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty_i_2__0_n_0\ : STD_LOGIC;
  signal my_empty_reg_n_0 : STD_LOGIC;
  signal \my_full_i_1__0_n_0\ : STD_LOGIC;
  signal \my_full_i_2__0_n_0\ : STD_LOGIC;
  signal my_full_reg_n_0 : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_66_71 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_6_11 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty_i_2__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \my_full_i_2__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__0\ : label is "soft_lutpair143";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
begin
if_empty_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => B_pi_counter_read_en_reg,
      I1 => my_empty_reg_n_0,
      I2 => C_pi_counter_read_en_reg,
      I3 => my_empty_reg_0,
      I4 => my_empty_reg_1,
      O => if_empty_r_reg
    );
mem_reg_0_3_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(1 downto 0),
      DIB(1 downto 0) => I122(3 downto 2),
      DIC(1 downto 0) => I122(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_0_5_n_0,
      DOA(0) => mem_reg_0_3_0_5_n_1,
      DOB(1) => mem_reg_0_3_0_5_n_2,
      DOB(0) => mem_reg_0_3_0_5_n_3,
      DOC(1) => mem_reg_0_3_0_5_n_4,
      DOC(0) => mem_reg_0_3_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0311"
    )
        port map (
      I0 => my_empty_reg_n_0,
      I1 => B_pi_counter_read_en_reg,
      I2 => my_full_reg_n_0,
      I3 => if_empty_2r,
      O => wr_en
    );
mem_reg_0_3_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(13 downto 12),
      DIB(1 downto 0) => I122(15 downto 14),
      DIC(1 downto 0) => I122(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_12_17_n_0,
      DOA(0) => mem_reg_0_3_12_17_n_1,
      DOB(1) => mem_reg_0_3_12_17_n_2,
      DOB(0) => mem_reg_0_3_12_17_n_3,
      DOC(1) => mem_reg_0_3_12_17_n_4,
      DOC(0) => mem_reg_0_3_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(19 downto 18),
      DIB(1 downto 0) => I122(21 downto 20),
      DIC(1 downto 0) => I122(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_18_23_n_0,
      DOA(0) => mem_reg_0_3_18_23_n_1,
      DOB(1) => mem_reg_0_3_18_23_n_2,
      DOB(0) => mem_reg_0_3_18_23_n_3,
      DOC(1) => mem_reg_0_3_18_23_n_4,
      DOC(0) => mem_reg_0_3_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(25 downto 24),
      DIB(1 downto 0) => I122(27 downto 26),
      DIC(1 downto 0) => I122(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_24_29_n_0,
      DOA(0) => mem_reg_0_3_24_29_n_1,
      DOB(1) => mem_reg_0_3_24_29_n_2,
      DOB(0) => mem_reg_0_3_24_29_n_3,
      DOC(1) => mem_reg_0_3_24_29_n_4,
      DOC(0) => mem_reg_0_3_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(31 downto 30),
      DIB(1 downto 0) => I122(33 downto 32),
      DIC(1 downto 0) => I122(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_30_35_n_0,
      DOA(0) => mem_reg_0_3_30_35_n_1,
      DOB(1) => mem_reg_0_3_30_35_n_2,
      DOB(0) => mem_reg_0_3_30_35_n_3,
      DOC(1) => mem_reg_0_3_30_35_n_4,
      DOC(0) => mem_reg_0_3_30_35_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(37 downto 36),
      DIB(1 downto 0) => I122(39 downto 38),
      DIC(1 downto 0) => I122(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_36_41_n_0,
      DOA(0) => mem_reg_0_3_36_41_n_1,
      DOB(1) => mem_reg_0_3_36_41_n_2,
      DOB(0) => mem_reg_0_3_36_41_n_3,
      DOC(1) => mem_reg_0_3_36_41_n_4,
      DOC(0) => mem_reg_0_3_36_41_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(43 downto 42),
      DIB(1 downto 0) => I122(45 downto 44),
      DIC(1 downto 0) => I122(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_42_47_n_0,
      DOA(0) => mem_reg_0_3_42_47_n_1,
      DOB(1) => mem_reg_0_3_42_47_n_2,
      DOB(0) => mem_reg_0_3_42_47_n_3,
      DOC(1) => mem_reg_0_3_42_47_n_4,
      DOC(0) => mem_reg_0_3_42_47_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(49 downto 48),
      DIB(1 downto 0) => I122(51 downto 50),
      DIC(1 downto 0) => I122(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_48_53_n_0,
      DOA(0) => mem_reg_0_3_48_53_n_1,
      DOB(1) => mem_reg_0_3_48_53_n_2,
      DOB(0) => mem_reg_0_3_48_53_n_3,
      DOC(1) => mem_reg_0_3_48_53_n_4,
      DOC(0) => mem_reg_0_3_48_53_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(55 downto 54),
      DIB(1 downto 0) => I122(57 downto 56),
      DIC(1 downto 0) => I122(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_54_59_n_0,
      DOA(0) => mem_reg_0_3_54_59_n_1,
      DOB(1) => mem_reg_0_3_54_59_n_2,
      DOB(0) => mem_reg_0_3_54_59_n_3,
      DOC(1) => mem_reg_0_3_54_59_n_4,
      DOC(0) => mem_reg_0_3_54_59_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(61 downto 60),
      DIB(1 downto 0) => I122(63 downto 62),
      DIC(1 downto 0) => I122(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_60_65_n_0,
      DOA(0) => mem_reg_0_3_60_65_n_1,
      DOB(1) => mem_reg_0_3_60_65_n_2,
      DOB(0) => mem_reg_0_3_60_65_n_3,
      DOC(1) => mem_reg_0_3_60_65_n_4,
      DOC(0) => mem_reg_0_3_60_65_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(67 downto 66),
      DIB(1 downto 0) => I122(69 downto 68),
      DIC(1 downto 0) => I122(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_66_71_n_0,
      DOA(0) => mem_reg_0_3_66_71_n_1,
      DOB(1) => mem_reg_0_3_66_71_n_2,
      DOB(0) => mem_reg_0_3_66_71_n_3,
      DOC(1) => mem_reg_0_3_66_71_n_4,
      DOC(0) => mem_reg_0_3_66_71_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_3_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => rd_ptr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => rd_ptr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => rd_ptr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => I122(7 downto 6),
      DIB(1 downto 0) => I122(9 downto 8),
      DIC(1 downto 0) => I122(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_3_6_11_n_0,
      DOA(0) => mem_reg_0_3_6_11_n_1,
      DOB(1) => mem_reg_0_3_6_11_n_2,
      DOB(0) => mem_reg_0_3_6_11_n_3,
      DOC(1) => mem_reg_0_3_6_11_n_4,
      DOC(0) => mem_reg_0_3_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
\memory_fd0_0_reg_0_15_0_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(53),
      I1 => mem_reg_0_3_48_53_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(29)
    );
\memory_fd0_0_reg_0_15_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(65),
      I1 => mem_reg_0_3_60_65_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(33)
    );
\memory_fd0_0_reg_0_15_0_3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(41),
      I1 => mem_reg_0_3_36_41_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(21)
    );
\memory_fd0_0_reg_0_15_0_3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(45),
      I1 => mem_reg_0_3_42_47_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(25)
    );
\memory_fd0_1_reg_0_15_0_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(25),
      I1 => mem_reg_0_3_24_29_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(13)
    );
\memory_fd0_1_reg_0_15_0_4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(33),
      I1 => mem_reg_0_3_30_35_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(17)
    );
\memory_fd0_1_reg_0_15_0_4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(9),
      I1 => mem_reg_0_3_6_11_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(5)
    );
\memory_fd0_1_reg_0_15_0_4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(17),
      I1 => mem_reg_0_3_12_17_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(9)
    );
\memory_fd0_1_reg_0_15_0_4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(1),
      I1 => mem_reg_0_3_0_5_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(1)
    );
\memory_fd1_0_reg_0_15_0_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(55),
      I1 => mem_reg_0_3_54_59_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(31)
    );
\memory_fd1_0_reg_0_15_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(67),
      I1 => mem_reg_0_3_66_71_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(35)
    );
\memory_fd1_0_reg_0_15_0_3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(43),
      I1 => mem_reg_0_3_42_47_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(23)
    );
\memory_fd1_0_reg_0_15_0_3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(47),
      I1 => mem_reg_0_3_42_47_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(27)
    );
\memory_fd1_1_reg_0_15_0_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(27),
      I1 => mem_reg_0_3_24_29_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(15)
    );
\memory_fd1_1_reg_0_15_0_4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(35),
      I1 => mem_reg_0_3_30_35_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(19)
    );
\memory_fd1_1_reg_0_15_0_4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(11),
      I1 => mem_reg_0_3_6_11_n_4,
      I2 => my_empty_reg_n_0,
      O => phy_din(7)
    );
\memory_fd1_1_reg_0_15_0_4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(19),
      I1 => mem_reg_0_3_18_23_n_0,
      I2 => my_empty_reg_n_0,
      O => phy_din(11)
    );
\memory_fd1_1_reg_0_15_0_4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(3),
      I1 => mem_reg_0_3_0_5_n_2,
      I2 => my_empty_reg_n_0,
      O => phy_din(3)
    );
\memory_rd0_0_reg_0_15_0_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(52),
      I1 => mem_reg_0_3_48_53_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(28)
    );
\memory_rd0_0_reg_0_15_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(64),
      I1 => mem_reg_0_3_60_65_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(32)
    );
\memory_rd0_0_reg_0_15_0_3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(40),
      I1 => mem_reg_0_3_36_41_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(20)
    );
\memory_rd0_0_reg_0_15_0_3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(44),
      I1 => mem_reg_0_3_42_47_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(24)
    );
\memory_rd0_1_reg_0_15_0_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(24),
      I1 => mem_reg_0_3_24_29_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(12)
    );
\memory_rd0_1_reg_0_15_0_4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(32),
      I1 => mem_reg_0_3_30_35_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(16)
    );
\memory_rd0_1_reg_0_15_0_4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(8),
      I1 => mem_reg_0_3_6_11_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(4)
    );
\memory_rd0_1_reg_0_15_0_4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(16),
      I1 => mem_reg_0_3_12_17_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(8)
    );
\memory_rd0_1_reg_0_15_0_4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(0),
      I1 => mem_reg_0_3_0_5_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(0)
    );
\memory_rd1_0_reg_0_15_0_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(54),
      I1 => mem_reg_0_3_54_59_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(30)
    );
\memory_rd1_0_reg_0_15_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(66),
      I1 => mem_reg_0_3_66_71_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(34)
    );
\memory_rd1_0_reg_0_15_0_3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(42),
      I1 => mem_reg_0_3_42_47_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(22)
    );
\memory_rd1_0_reg_0_15_0_3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(46),
      I1 => mem_reg_0_3_42_47_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(26)
    );
\memory_rd1_1_reg_0_15_0_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(26),
      I1 => mem_reg_0_3_24_29_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(14)
    );
\memory_rd1_1_reg_0_15_0_4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(34),
      I1 => mem_reg_0_3_30_35_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(18)
    );
\memory_rd1_1_reg_0_15_0_4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(10),
      I1 => mem_reg_0_3_6_11_n_5,
      I2 => my_empty_reg_n_0,
      O => phy_din(6)
    );
\memory_rd1_1_reg_0_15_0_4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(18),
      I1 => mem_reg_0_3_18_23_n_1,
      I2 => my_empty_reg_n_0,
      O => phy_din(10)
    );
\memory_rd1_1_reg_0_15_0_4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => I122(2),
      I1 => mem_reg_0_3_0_5_n_3,
      I2 => my_empty_reg_n_0,
      O => phy_din(2)
    );
\my_empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => \my_empty_i_2__0_n_0\,
      I1 => my_empty_reg_n_0,
      I2 => if_empty_2r,
      I3 => B_pi_counter_read_en_reg,
      I4 => my_full_reg_n_0,
      O => \my_empty_i_1__0_n_0\
    );
\my_empty_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => wr_ptr(0),
      I4 => if_empty_2r,
      O => \my_empty_i_2__0_n_0\
    );
my_empty_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty_i_1__0_n_0\,
      Q => my_empty_reg_n_0,
      S => rstdiv0_sync_r1
    );
\my_full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => \my_full_i_2__0_n_0\,
      I1 => my_full_reg_n_0,
      I2 => B_pi_counter_read_en_reg,
      I3 => if_empty_2r,
      I4 => my_empty_reg_n_0,
      O => \my_full_i_1__0_n_0\
    );
\my_full_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00822800"
    )
        port map (
      I0 => if_empty_2r,
      I1 => rd_ptr(1),
      I2 => wr_ptr(1),
      I3 => wr_ptr(0),
      I4 => rd_ptr(0),
      O => \my_full_i_2__0_n_0\
    );
my_full_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full_i_1__0_n_0\,
      Q => my_full_reg_n_0,
      R => rstdiv0_sync_r1
    );
\rd_ptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => my_empty_reg_n_0,
      I1 => if_empty_2r,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1__0_n_0\
    );
\rd_ptr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => if_empty_2r,
      I2 => my_empty_reg_n_0,
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1__0_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1__0_n_0\,
      Q => rd_ptr(0),
      R => rstdiv0_sync_r1
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1__0_n_0\,
      Q => rd_ptr(1),
      R => rstdiv0_sync_r1
    );
\wr_ptr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2001D"
    )
        port map (
      I0 => my_empty_reg_n_0,
      I1 => if_empty_2r,
      I2 => my_full_reg_n_0,
      I3 => B_pi_counter_read_en_reg,
      I4 => wr_ptr(0),
      O => \wr_ptr[0]_i_1__0_n_0\
    );
\wr_ptr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD02000222"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => B_pi_counter_read_en_reg,
      I2 => my_full_reg_n_0,
      I3 => if_empty_2r,
      I4 => my_empty_reg_n_0,
      I5 => wr_ptr(1),
      O => \wr_ptr[1]_i_1__0_n_0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__0_n_0\,
      Q => wr_ptr(0),
      R => rstdiv0_sync_r1
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__0_n_0\,
      Q => wr_ptr(1),
      R => rstdiv0_sync_r1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo is
  port (
    of_wren : out STD_LOGIC;
    pre_fifo_dout : out STD_LOGIC_VECTOR ( 77 downto 0 );
    CLK : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    po_coarse_enable_w_reg : in STD_LOGIC;
    iob_wdata : in STD_LOGIC_VECTOR ( 35 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo : entity is "mig_7series_v4_0_qdr_rld_of_pre_fifo";
end mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo is
  signal mem_out : STD_LOGIC_VECTOR ( 77 downto 0 );
  signal mem_reg_0_7_0_5_i_1_n_0 : STD_LOGIC;
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[3]_i_1_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_ptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal wr_en_1 : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_ptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_66_71 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_72_77 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[1]_i_1\ : label is "soft_lutpair211";
  attribute syn_keep : string;
  attribute syn_keep of \my_empty_reg[1]\ : label is "true";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \my_empty_reg[1]\ : label is "3";
  attribute syn_keep of \my_full_reg[3]\ : label is "true";
  attribute syn_maxfan of \my_full_reg[3]\ : label is "3";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1\ : label is "soft_lutpair210";
  attribute syn_keep of \rd_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2\ : label is "soft_lutpair211";
  attribute syn_keep of \wr_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
begin
mem_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(1 downto 0),
      DOB(1 downto 0) => mem_out(3 downto 2),
      DOC(1 downto 0) => mem_out(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \out\,
      I1 => p_0_in,
      I2 => po_coarse_enable_w_reg,
      I3 => \my_full_reg_n_0_[3]\,
      O => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => iob_wdata(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(13 downto 12),
      DOB(1 downto 0) => mem_out(15 downto 14),
      DOC(1 downto 0) => mem_out(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => iob_wdata(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(19 downto 18),
      DOB(1 downto 0) => mem_out(21 downto 20),
      DOC(1 downto 0) => mem_out(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => iob_wdata(25 downto 24),
      DIB(1 downto 0) => iob_wdata(27 downto 26),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(25 downto 24),
      DOB(1 downto 0) => mem_out(27 downto 26),
      DOC(1 downto 0) => mem_out(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => iob_wdata(21 downto 20),
      DIC(1 downto 0) => iob_wdata(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(31 downto 30),
      DOB(1 downto 0) => mem_out(33 downto 32),
      DOC(1 downto 0) => mem_out(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => iob_wdata(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(37 downto 36),
      DOB(1 downto 0) => mem_out(39 downto 38),
      DOC(1 downto 0) => mem_out(41 downto 40),
      DOD(1 downto 0) => NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => iob_wdata(19 downto 18),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(43 downto 42),
      DOB(1 downto 0) => mem_out(45 downto 44),
      DOC(1 downto 0) => mem_out(47 downto 46),
      DOD(1 downto 0) => NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => iob_wdata(13 downto 12),
      DIB(1 downto 0) => iob_wdata(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(49 downto 48),
      DOB(1 downto 0) => mem_out(51 downto 50),
      DOC(1 downto 0) => mem_out(53 downto 52),
      DOD(1 downto 0) => NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => iob_wdata(9 downto 8),
      DIC(1 downto 0) => iob_wdata(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(55 downto 54),
      DOB(1 downto 0) => mem_out(57 downto 56),
      DOC(1 downto 0) => mem_out(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => iob_wdata(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(61 downto 60),
      DOB(1 downto 0) => mem_out(63 downto 62),
      DOC(1 downto 0) => mem_out(65 downto 64),
      DOD(1 downto 0) => NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => iob_wdata(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(67 downto 66),
      DOB(1 downto 0) => mem_out(69 downto 68),
      DOC(1 downto 0) => mem_out(71 downto 70),
      DOD(1 downto 0) => NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => iob_wdata(33 downto 32),
      DIC(1 downto 0) => iob_wdata(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(7 downto 6),
      DOB(1 downto 0) => mem_out(9 downto 8),
      DOC(1 downto 0) => mem_out(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
mem_reg_0_7_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => iob_wdata(1 downto 0),
      DIB(1 downto 0) => iob_wdata(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(73 downto 72),
      DOB(1 downto 0) => mem_out(75 downto 74),
      DOC(1 downto 0) => mem_out(77 downto 76),
      DOD(1 downto 0) => NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\my_empty0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr(1),
      O => my_empty0
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300FF02"
    )
        port map (
      I0 => my_empty0,
      I1 => po_coarse_enable_w_reg,
      I2 => \my_full_reg_n_0_[3]\,
      I3 => p_0_in,
      I4 => \out\,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => p_0_in,
      S => SS(0)
    );
\my_full0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(2),
      I2 => wr_ptr(2),
      I3 => wr_ptr(1),
      I4 => wr_ptr(0),
      I5 => rd_ptr(1),
      O => my_full0
    );
\my_full[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033203000"
    )
        port map (
      I0 => my_full0,
      I1 => \rstdiv0_sync_r1_reg_rep__4\,
      I2 => \out\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => po_coarse_enable_w_reg,
      I5 => p_0_in,
      O => \my_full[3]_i_1_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_inst.out_fifo_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \out\,
      I1 => po_coarse_enable_w_reg,
      I2 => p_0_in,
      O => of_wren
    );
\out_fifo_inst.out_fifo_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(15),
      I1 => p_0_in,
      O => pre_fifo_dout(15)
    );
\out_fifo_inst.out_fifo_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(14),
      I1 => p_0_in,
      O => pre_fifo_dout(14)
    );
\out_fifo_inst.out_fifo_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(13),
      I1 => p_0_in,
      O => pre_fifo_dout(13)
    );
\out_fifo_inst.out_fifo_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(12),
      I1 => p_0_in,
      O => pre_fifo_dout(12)
    );
\out_fifo_inst.out_fifo_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(35),
      I1 => p_0_in,
      I2 => mem_out(11),
      O => pre_fifo_dout(11)
    );
\out_fifo_inst.out_fifo_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(34),
      I1 => p_0_in,
      I2 => mem_out(10),
      O => pre_fifo_dout(10)
    );
\out_fifo_inst.out_fifo_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(33),
      I1 => p_0_in,
      I2 => mem_out(9),
      O => pre_fifo_dout(9)
    );
\out_fifo_inst.out_fifo_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(32),
      I1 => p_0_in,
      I2 => mem_out(8),
      O => pre_fifo_dout(8)
    );
\out_fifo_inst.out_fifo_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(23),
      I1 => p_0_in,
      O => pre_fifo_dout(23)
    );
\out_fifo_inst.out_fifo_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(22),
      I1 => p_0_in,
      O => pre_fifo_dout(22)
    );
\out_fifo_inst.out_fifo_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(7),
      I1 => p_0_in,
      O => pre_fifo_dout(7)
    );
\out_fifo_inst.out_fifo_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(21),
      I1 => p_0_in,
      O => pre_fifo_dout(21)
    );
\out_fifo_inst.out_fifo_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(20),
      I1 => p_0_in,
      O => pre_fifo_dout(20)
    );
\out_fifo_inst.out_fifo_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(31),
      I1 => p_0_in,
      I2 => mem_out(19),
      O => pre_fifo_dout(19)
    );
\out_fifo_inst.out_fifo_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(30),
      I1 => p_0_in,
      I2 => mem_out(18),
      O => pre_fifo_dout(18)
    );
\out_fifo_inst.out_fifo_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(29),
      I1 => p_0_in,
      I2 => mem_out(17),
      O => pre_fifo_dout(17)
    );
\out_fifo_inst.out_fifo_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(28),
      I1 => p_0_in,
      I2 => mem_out(16),
      O => pre_fifo_dout(16)
    );
\out_fifo_inst.out_fifo_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(31),
      I1 => p_0_in,
      O => pre_fifo_dout(31)
    );
\out_fifo_inst.out_fifo_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(30),
      I1 => p_0_in,
      O => pre_fifo_dout(30)
    );
\out_fifo_inst.out_fifo_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(29),
      I1 => p_0_in,
      O => pre_fifo_dout(29)
    );
\out_fifo_inst.out_fifo_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(28),
      I1 => p_0_in,
      O => pre_fifo_dout(28)
    );
\out_fifo_inst.out_fifo_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(6),
      I1 => p_0_in,
      O => pre_fifo_dout(6)
    );
\out_fifo_inst.out_fifo_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(27),
      I1 => p_0_in,
      I2 => mem_out(27),
      O => pre_fifo_dout(27)
    );
\out_fifo_inst.out_fifo_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(26),
      I1 => p_0_in,
      I2 => mem_out(26),
      O => pre_fifo_dout(26)
    );
\out_fifo_inst.out_fifo_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(25),
      I1 => p_0_in,
      I2 => mem_out(25),
      O => pre_fifo_dout(25)
    );
\out_fifo_inst.out_fifo_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(24),
      I1 => p_0_in,
      I2 => mem_out(24),
      O => pre_fifo_dout(24)
    );
\out_fifo_inst.out_fifo_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(39),
      I1 => p_0_in,
      O => pre_fifo_dout(39)
    );
\out_fifo_inst.out_fifo_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(38),
      I1 => p_0_in,
      O => pre_fifo_dout(38)
    );
\out_fifo_inst.out_fifo_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(37),
      I1 => p_0_in,
      O => pre_fifo_dout(37)
    );
\out_fifo_inst.out_fifo_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(36),
      I1 => p_0_in,
      O => pre_fifo_dout(36)
    );
\out_fifo_inst.out_fifo_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(23),
      I1 => p_0_in,
      I2 => mem_out(35),
      O => pre_fifo_dout(35)
    );
\out_fifo_inst.out_fifo_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(22),
      I1 => p_0_in,
      I2 => mem_out(34),
      O => pre_fifo_dout(34)
    );
\out_fifo_inst.out_fifo_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(5),
      I1 => p_0_in,
      O => pre_fifo_dout(5)
    );
\out_fifo_inst.out_fifo_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(21),
      I1 => p_0_in,
      I2 => mem_out(33),
      O => pre_fifo_dout(33)
    );
\out_fifo_inst.out_fifo_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(20),
      I1 => p_0_in,
      I2 => mem_out(32),
      O => pre_fifo_dout(32)
    );
\out_fifo_inst.out_fifo_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(47),
      I1 => p_0_in,
      O => pre_fifo_dout(47)
    );
\out_fifo_inst.out_fifo_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(46),
      I1 => p_0_in,
      O => pre_fifo_dout(46)
    );
\out_fifo_inst.out_fifo_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(45),
      I1 => p_0_in,
      O => pre_fifo_dout(45)
    );
\out_fifo_inst.out_fifo_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(44),
      I1 => p_0_in,
      O => pre_fifo_dout(44)
    );
\out_fifo_inst.out_fifo_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(19),
      I1 => p_0_in,
      I2 => mem_out(43),
      O => pre_fifo_dout(43)
    );
\out_fifo_inst.out_fifo_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(18),
      I1 => p_0_in,
      I2 => mem_out(42),
      O => pre_fifo_dout(42)
    );
\out_fifo_inst.out_fifo_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(17),
      I1 => p_0_in,
      I2 => mem_out(41),
      O => pre_fifo_dout(41)
    );
\out_fifo_inst.out_fifo_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(16),
      I1 => p_0_in,
      I2 => mem_out(40),
      O => pre_fifo_dout(40)
    );
\out_fifo_inst.out_fifo_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(4),
      I1 => p_0_in,
      O => pre_fifo_dout(4)
    );
\out_fifo_inst.out_fifo_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(55),
      I1 => p_0_in,
      O => pre_fifo_dout(55)
    );
\out_fifo_inst.out_fifo_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(54),
      I1 => p_0_in,
      O => pre_fifo_dout(54)
    );
\out_fifo_inst.out_fifo_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(53),
      I1 => p_0_in,
      O => pre_fifo_dout(53)
    );
\out_fifo_inst.out_fifo_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(52),
      I1 => p_0_in,
      O => pre_fifo_dout(52)
    );
\out_fifo_inst.out_fifo_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(15),
      I1 => p_0_in,
      I2 => mem_out(51),
      O => pre_fifo_dout(51)
    );
\out_fifo_inst.out_fifo_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(14),
      I1 => p_0_in,
      I2 => mem_out(50),
      O => pre_fifo_dout(50)
    );
\out_fifo_inst.out_fifo_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(13),
      I1 => p_0_in,
      I2 => mem_out(49),
      O => pre_fifo_dout(49)
    );
\out_fifo_inst.out_fifo_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(12),
      I1 => p_0_in,
      I2 => mem_out(48),
      O => pre_fifo_dout(48)
    );
\out_fifo_inst.out_fifo_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(63),
      I1 => p_0_in,
      O => pre_fifo_dout(63)
    );
\out_fifo_inst.out_fifo_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(62),
      I1 => p_0_in,
      O => pre_fifo_dout(62)
    );
\out_fifo_inst.out_fifo_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(3),
      I1 => p_0_in,
      O => pre_fifo_dout(3)
    );
\out_fifo_inst.out_fifo_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(61),
      I1 => p_0_in,
      O => pre_fifo_dout(61)
    );
\out_fifo_inst.out_fifo_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(60),
      I1 => p_0_in,
      O => pre_fifo_dout(60)
    );
\out_fifo_inst.out_fifo_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(11),
      I1 => p_0_in,
      I2 => mem_out(59),
      O => pre_fifo_dout(59)
    );
\out_fifo_inst.out_fifo_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(10),
      I1 => p_0_in,
      I2 => mem_out(58),
      O => pre_fifo_dout(58)
    );
\out_fifo_inst.out_fifo_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(9),
      I1 => p_0_in,
      I2 => mem_out(57),
      O => pre_fifo_dout(57)
    );
\out_fifo_inst.out_fifo_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(8),
      I1 => p_0_in,
      I2 => mem_out(56),
      O => pre_fifo_dout(56)
    );
\out_fifo_inst.out_fifo_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(71),
      I1 => p_0_in,
      O => pre_fifo_dout(71)
    );
\out_fifo_inst.out_fifo_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(70),
      I1 => p_0_in,
      O => pre_fifo_dout(70)
    );
\out_fifo_inst.out_fifo_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(69),
      I1 => p_0_in,
      O => pre_fifo_dout(69)
    );
\out_fifo_inst.out_fifo_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(68),
      I1 => p_0_in,
      O => pre_fifo_dout(68)
    );
\out_fifo_inst.out_fifo_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(2),
      I1 => p_0_in,
      O => pre_fifo_dout(2)
    );
\out_fifo_inst.out_fifo_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(7),
      I1 => p_0_in,
      I2 => mem_out(67),
      O => pre_fifo_dout(67)
    );
\out_fifo_inst.out_fifo_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(6),
      I1 => p_0_in,
      I2 => mem_out(66),
      O => pre_fifo_dout(66)
    );
\out_fifo_inst.out_fifo_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(5),
      I1 => p_0_in,
      I2 => mem_out(65),
      O => pre_fifo_dout(65)
    );
\out_fifo_inst.out_fifo_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(4),
      I1 => p_0_in,
      I2 => mem_out(64),
      O => pre_fifo_dout(64)
    );
\out_fifo_inst.out_fifo_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(77),
      I1 => p_0_in,
      O => pre_fifo_dout(77)
    );
\out_fifo_inst.out_fifo_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(76),
      I1 => p_0_in,
      O => pre_fifo_dout(76)
    );
\out_fifo_inst.out_fifo_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(3),
      I1 => p_0_in,
      I2 => mem_out(75),
      O => pre_fifo_dout(75)
    );
\out_fifo_inst.out_fifo_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(2),
      I1 => p_0_in,
      I2 => mem_out(74),
      O => pre_fifo_dout(74)
    );
\out_fifo_inst.out_fifo_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(1),
      I1 => p_0_in,
      I2 => mem_out(73),
      O => pre_fifo_dout(73)
    );
\out_fifo_inst.out_fifo_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_wdata(0),
      I1 => p_0_in,
      I2 => mem_out(72),
      O => pre_fifo_dout(72)
    );
\out_fifo_inst.out_fifo_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(1),
      I1 => p_0_in,
      O => pre_fifo_dout(1)
    );
\out_fifo_inst.out_fifo_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(0),
      I1 => p_0_in,
      O => pre_fifo_dout(0)
    );
\rd_ptr[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => po_coarse_enable_w_reg,
      I1 => p_0_in,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1__3_n_0\
    );
\rd_ptr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => p_0_in,
      I2 => po_coarse_enable_w_reg,
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1__3_n_0\
    );
\rd_ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => p_0_in,
      I3 => po_coarse_enable_w_reg,
      I4 => rd_ptr(2),
      O => \rd_ptr[2]_i_1_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1__3_n_0\,
      Q => rd_ptr(0),
      R => SS(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1__3_n_0\,
      Q => rd_ptr(1),
      R => SS(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[2]_i_1_n_0\,
      Q => rd_ptr(2),
      R => SS(0)
    );
\wr_ptr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF4F10B0"
    )
        port map (
      I0 => po_coarse_enable_w_reg,
      I1 => p_0_in,
      I2 => \out\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => wr_ptr(0),
      O => \wr_ptr[0]_i_1__4_n_0\
    );
\wr_ptr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF5F202000A0"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \out\,
      I3 => p_0_in,
      I4 => po_coarse_enable_w_reg,
      I5 => wr_ptr(1),
      O => \wr_ptr[1]_i_1__4_n_0\
    );
\wr_ptr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_en_1,
      I3 => wr_ptr(2),
      O => \wr_ptr[2]_i_1__0_n_0\
    );
\wr_ptr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => \out\,
      I2 => p_0_in,
      I3 => po_coarse_enable_w_reg,
      O => wr_en_1
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__4_n_0\,
      Q => wr_ptr(0),
      R => SS(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__4_n_0\,
      Q => wr_ptr(1),
      R => SS(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[2]_i_1__0_n_0\,
      Q => wr_ptr(2),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_3 is
  port (
    of_wren : out STD_LOGIC;
    pre_fifo_dout : out STD_LOGIC_VECTOR ( 77 downto 0 );
    CLK : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    po_coarse_enable_w_reg : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 43 downto 0 );
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_3 : entity is "mig_7series_v4_0_qdr_rld_of_pre_fifo";
end mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_3;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_3 is
  signal mem_out : STD_LOGIC_VECTOR ( 77 downto 0 );
  signal \mem_reg_0_7_0_5_i_1__1_n_0\ : STD_LOGIC;
  signal \my_empty0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_full0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \my_full[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_ptr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal wr_en_1 : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_ptr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_66_71 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_72_77 : label is "";
  attribute syn_keep : string;
  attribute syn_keep of \my_empty_reg[1]\ : label is "true";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \my_empty_reg[1]\ : label is "3";
  attribute syn_keep of \my_full_reg[3]\ : label is "true";
  attribute syn_maxfan of \my_full_reg[3]\ : label is "3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__6\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__2\ : label is "soft_lutpair204";
  attribute syn_keep of \rd_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__7\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2__2\ : label is "soft_lutpair205";
  attribute syn_keep of \wr_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
begin
mem_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(1 downto 0),
      DOB(1 downto 0) => mem_out(3 downto 2),
      DOC(1 downto 0) => mem_out(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\mem_reg_0_7_0_5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \out\,
      I1 => p_0_in,
      I2 => po_coarse_enable_w_reg,
      I3 => \my_full_reg_n_0_[3]\,
      O => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => d_in(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(13 downto 12),
      DOB(1 downto 0) => mem_out(15 downto 14),
      DOC(1 downto 0) => mem_out(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(19 downto 18),
      DOB(1 downto 0) => mem_out(21 downto 20),
      DOC(1 downto 0) => mem_out(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(9 downto 8),
      DIB(1 downto 0) => d_in(11 downto 10),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(25 downto 24),
      DOB(1 downto 0) => mem_out(27 downto 26),
      DOC(1 downto 0) => mem_out(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => d_in(13 downto 12),
      DIC(1 downto 0) => d_in(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(31 downto 30),
      DOB(1 downto 0) => mem_out(33 downto 32),
      DOC(1 downto 0) => mem_out(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => d_in(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(37 downto 36),
      DOB(1 downto 0) => mem_out(39 downto 38),
      DOC(1 downto 0) => mem_out(41 downto 40),
      DOD(1 downto 0) => NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(19 downto 18),
      DIB(1 downto 0) => d_in(21 downto 20),
      DIC(1 downto 0) => d_in(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(43 downto 42),
      DOB(1 downto 0) => mem_out(45 downto 44),
      DOC(1 downto 0) => mem_out(47 downto 46),
      DOD(1 downto 0) => NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(25 downto 24),
      DIB(1 downto 0) => d_in(27 downto 26),
      DIC(1 downto 0) => d_in(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(49 downto 48),
      DOB(1 downto 0) => mem_out(51 downto 50),
      DOC(1 downto 0) => mem_out(53 downto 52),
      DOD(1 downto 0) => NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(31 downto 30),
      DIB(1 downto 0) => d_in(33 downto 32),
      DIC(1 downto 0) => d_in(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(55 downto 54),
      DOB(1 downto 0) => mem_out(57 downto 56),
      DOC(1 downto 0) => mem_out(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => d_in(37 downto 36),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(61 downto 60),
      DOB(1 downto 0) => mem_out(63 downto 62),
      DOC(1 downto 0) => mem_out(65 downto 64),
      DOD(1 downto 0) => NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(39 downto 38),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(67 downto 66),
      DOB(1 downto 0) => mem_out(69 downto 68),
      DOC(1 downto 0) => mem_out(71 downto 70),
      DOD(1 downto 0) => NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => d_in(1 downto 0),
      DIC(1 downto 0) => d_in(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(7 downto 6),
      DOB(1 downto 0) => mem_out(9 downto 8),
      DOC(1 downto 0) => mem_out(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(41 downto 40),
      DIB(1 downto 0) => d_in(43 downto 42),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(73 downto 72),
      DOB(1 downto 0) => mem_out(75 downto 74),
      DOC(1 downto 0) => mem_out(77 downto 76),
      DOD(1 downto 0) => NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\my_empty0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr(1),
      O => \my_empty0_inferred__0/i__n_0\
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300FF02"
    )
        port map (
      I0 => \my_empty0_inferred__0/i__n_0\,
      I1 => po_coarse_enable_w_reg,
      I2 => \my_full_reg_n_0_[3]\,
      I3 => p_0_in,
      I4 => \out\,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => p_0_in,
      S => \rstdiv0_sync_r1_reg_rep__0\
    );
\my_full0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(2),
      I2 => wr_ptr(2),
      I3 => wr_ptr(1),
      I4 => wr_ptr(0),
      I5 => rd_ptr(1),
      O => \my_full0_inferred__0/i__n_0\
    );
\my_full[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033203000"
    )
        port map (
      I0 => \my_full0_inferred__0/i__n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__4\,
      I2 => \out\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => po_coarse_enable_w_reg,
      I5 => p_0_in,
      O => \my_full[3]_i_1__2_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1__2_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_inst.out_fifo_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(15),
      I1 => p_0_in,
      O => pre_fifo_dout(15)
    );
\out_fifo_inst.out_fifo_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(14),
      I1 => p_0_in,
      O => pre_fifo_dout(14)
    );
\out_fifo_inst.out_fifo_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(13),
      I1 => p_0_in,
      O => pre_fifo_dout(13)
    );
\out_fifo_inst.out_fifo_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(12),
      I1 => p_0_in,
      O => pre_fifo_dout(12)
    );
\out_fifo_inst.out_fifo_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(3),
      I1 => p_0_in,
      I2 => mem_out(11),
      O => pre_fifo_dout(11)
    );
\out_fifo_inst.out_fifo_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(2),
      I1 => p_0_in,
      I2 => mem_out(10),
      O => pre_fifo_dout(10)
    );
\out_fifo_inst.out_fifo_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(1),
      I1 => p_0_in,
      I2 => mem_out(9),
      O => pre_fifo_dout(9)
    );
\out_fifo_inst.out_fifo_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(0),
      I1 => p_0_in,
      I2 => mem_out(8),
      O => pre_fifo_dout(8)
    );
\out_fifo_inst.out_fifo_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(23),
      I1 => p_0_in,
      O => pre_fifo_dout(23)
    );
\out_fifo_inst.out_fifo_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(22),
      I1 => p_0_in,
      O => pre_fifo_dout(22)
    );
\out_fifo_inst.out_fifo_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \out\,
      I1 => po_coarse_enable_w_reg,
      I2 => p_0_in,
      O => of_wren
    );
\out_fifo_inst.out_fifo_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(21),
      I1 => p_0_in,
      O => pre_fifo_dout(21)
    );
\out_fifo_inst.out_fifo_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(20),
      I1 => p_0_in,
      O => pre_fifo_dout(20)
    );
\out_fifo_inst.out_fifo_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(7),
      I1 => p_0_in,
      I2 => mem_out(19),
      O => pre_fifo_dout(19)
    );
\out_fifo_inst.out_fifo_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(6),
      I1 => p_0_in,
      I2 => mem_out(18),
      O => pre_fifo_dout(18)
    );
\out_fifo_inst.out_fifo_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(5),
      I1 => p_0_in,
      I2 => mem_out(17),
      O => pre_fifo_dout(17)
    );
\out_fifo_inst.out_fifo_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(4),
      I1 => p_0_in,
      I2 => mem_out(16),
      O => pre_fifo_dout(16)
    );
\out_fifo_inst.out_fifo_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(31),
      I1 => p_0_in,
      O => pre_fifo_dout(31)
    );
\out_fifo_inst.out_fifo_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(30),
      I1 => p_0_in,
      O => pre_fifo_dout(30)
    );
\out_fifo_inst.out_fifo_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(29),
      I1 => p_0_in,
      O => pre_fifo_dout(29)
    );
\out_fifo_inst.out_fifo_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(28),
      I1 => p_0_in,
      O => pre_fifo_dout(28)
    );
\out_fifo_inst.out_fifo_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(7),
      I1 => p_0_in,
      O => pre_fifo_dout(7)
    );
\out_fifo_inst.out_fifo_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(11),
      I1 => p_0_in,
      I2 => mem_out(27),
      O => pre_fifo_dout(27)
    );
\out_fifo_inst.out_fifo_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(10),
      I1 => p_0_in,
      I2 => mem_out(26),
      O => pre_fifo_dout(26)
    );
\out_fifo_inst.out_fifo_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(9),
      I1 => p_0_in,
      I2 => mem_out(25),
      O => pre_fifo_dout(25)
    );
\out_fifo_inst.out_fifo_i_33__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(8),
      I1 => p_0_in,
      I2 => mem_out(24),
      O => pre_fifo_dout(24)
    );
\out_fifo_inst.out_fifo_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(39),
      I1 => p_0_in,
      O => pre_fifo_dout(39)
    );
\out_fifo_inst.out_fifo_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(38),
      I1 => p_0_in,
      O => pre_fifo_dout(38)
    );
\out_fifo_inst.out_fifo_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(37),
      I1 => p_0_in,
      O => pre_fifo_dout(37)
    );
\out_fifo_inst.out_fifo_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(36),
      I1 => p_0_in,
      O => pre_fifo_dout(36)
    );
\out_fifo_inst.out_fifo_i_38__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(15),
      I1 => p_0_in,
      I2 => mem_out(35),
      O => pre_fifo_dout(35)
    );
\out_fifo_inst.out_fifo_i_39__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(14),
      I1 => p_0_in,
      I2 => mem_out(34),
      O => pre_fifo_dout(34)
    );
\out_fifo_inst.out_fifo_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(6),
      I1 => p_0_in,
      O => pre_fifo_dout(6)
    );
\out_fifo_inst.out_fifo_i_40__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(13),
      I1 => p_0_in,
      I2 => mem_out(33),
      O => pre_fifo_dout(33)
    );
\out_fifo_inst.out_fifo_i_41__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(12),
      I1 => p_0_in,
      I2 => mem_out(32),
      O => pre_fifo_dout(32)
    );
\out_fifo_inst.out_fifo_i_42__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(23),
      I1 => p_0_in,
      I2 => mem_out(47),
      O => pre_fifo_dout(47)
    );
\out_fifo_inst.out_fifo_i_43__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(22),
      I1 => p_0_in,
      I2 => mem_out(46),
      O => pre_fifo_dout(46)
    );
\out_fifo_inst.out_fifo_i_44__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(21),
      I1 => p_0_in,
      I2 => mem_out(45),
      O => pre_fifo_dout(45)
    );
\out_fifo_inst.out_fifo_i_45__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(20),
      I1 => p_0_in,
      I2 => mem_out(44),
      O => pre_fifo_dout(44)
    );
\out_fifo_inst.out_fifo_i_46__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(19),
      I1 => p_0_in,
      I2 => mem_out(43),
      O => pre_fifo_dout(43)
    );
\out_fifo_inst.out_fifo_i_47__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(18),
      I1 => p_0_in,
      I2 => mem_out(42),
      O => pre_fifo_dout(42)
    );
\out_fifo_inst.out_fifo_i_48__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(17),
      I1 => p_0_in,
      I2 => mem_out(41),
      O => pre_fifo_dout(41)
    );
\out_fifo_inst.out_fifo_i_49__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(16),
      I1 => p_0_in,
      I2 => mem_out(40),
      O => pre_fifo_dout(40)
    );
\out_fifo_inst.out_fifo_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(5),
      I1 => p_0_in,
      O => pre_fifo_dout(5)
    );
\out_fifo_inst.out_fifo_i_50__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(31),
      I1 => p_0_in,
      I2 => mem_out(55),
      O => pre_fifo_dout(55)
    );
\out_fifo_inst.out_fifo_i_51__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(30),
      I1 => p_0_in,
      I2 => mem_out(54),
      O => pre_fifo_dout(54)
    );
\out_fifo_inst.out_fifo_i_52__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(29),
      I1 => p_0_in,
      I2 => mem_out(53),
      O => pre_fifo_dout(53)
    );
\out_fifo_inst.out_fifo_i_53__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(28),
      I1 => p_0_in,
      I2 => mem_out(52),
      O => pre_fifo_dout(52)
    );
\out_fifo_inst.out_fifo_i_54__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(27),
      I1 => p_0_in,
      I2 => mem_out(51),
      O => pre_fifo_dout(51)
    );
\out_fifo_inst.out_fifo_i_55__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(26),
      I1 => p_0_in,
      I2 => mem_out(50),
      O => pre_fifo_dout(50)
    );
\out_fifo_inst.out_fifo_i_56__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(25),
      I1 => p_0_in,
      I2 => mem_out(49),
      O => pre_fifo_dout(49)
    );
\out_fifo_inst.out_fifo_i_57__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(24),
      I1 => p_0_in,
      I2 => mem_out(48),
      O => pre_fifo_dout(48)
    );
\out_fifo_inst.out_fifo_i_58__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(63),
      I1 => p_0_in,
      O => pre_fifo_dout(63)
    );
\out_fifo_inst.out_fifo_i_59__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(62),
      I1 => p_0_in,
      O => pre_fifo_dout(62)
    );
\out_fifo_inst.out_fifo_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(4),
      I1 => p_0_in,
      O => pre_fifo_dout(4)
    );
\out_fifo_inst.out_fifo_i_60__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(61),
      I1 => p_0_in,
      O => pre_fifo_dout(61)
    );
\out_fifo_inst.out_fifo_i_61__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(60),
      I1 => p_0_in,
      O => pre_fifo_dout(60)
    );
\out_fifo_inst.out_fifo_i_62__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(35),
      I1 => p_0_in,
      I2 => mem_out(59),
      O => pre_fifo_dout(59)
    );
\out_fifo_inst.out_fifo_i_63__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(34),
      I1 => p_0_in,
      I2 => mem_out(58),
      O => pre_fifo_dout(58)
    );
\out_fifo_inst.out_fifo_i_64__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(33),
      I1 => p_0_in,
      I2 => mem_out(57),
      O => pre_fifo_dout(57)
    );
\out_fifo_inst.out_fifo_i_65__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(32),
      I1 => p_0_in,
      I2 => mem_out(56),
      O => pre_fifo_dout(56)
    );
\out_fifo_inst.out_fifo_i_66__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(71),
      I1 => p_0_in,
      O => pre_fifo_dout(71)
    );
\out_fifo_inst.out_fifo_i_67__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(70),
      I1 => p_0_in,
      O => pre_fifo_dout(70)
    );
\out_fifo_inst.out_fifo_i_68__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(69),
      I1 => p_0_in,
      O => pre_fifo_dout(69)
    );
\out_fifo_inst.out_fifo_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(68),
      I1 => p_0_in,
      O => pre_fifo_dout(68)
    );
\out_fifo_inst.out_fifo_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(3),
      I1 => p_0_in,
      O => pre_fifo_dout(3)
    );
\out_fifo_inst.out_fifo_i_70__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(39),
      I1 => p_0_in,
      I2 => mem_out(67),
      O => pre_fifo_dout(67)
    );
\out_fifo_inst.out_fifo_i_71__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(38),
      I1 => p_0_in,
      I2 => mem_out(66),
      O => pre_fifo_dout(66)
    );
\out_fifo_inst.out_fifo_i_72__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(37),
      I1 => p_0_in,
      I2 => mem_out(65),
      O => pre_fifo_dout(65)
    );
\out_fifo_inst.out_fifo_i_73__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(36),
      I1 => p_0_in,
      I2 => mem_out(64),
      O => pre_fifo_dout(64)
    );
\out_fifo_inst.out_fifo_i_74__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(77),
      I1 => p_0_in,
      O => pre_fifo_dout(77)
    );
\out_fifo_inst.out_fifo_i_75__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(76),
      I1 => p_0_in,
      O => pre_fifo_dout(76)
    );
\out_fifo_inst.out_fifo_i_76__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(43),
      I1 => p_0_in,
      I2 => mem_out(75),
      O => pre_fifo_dout(75)
    );
\out_fifo_inst.out_fifo_i_77__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(42),
      I1 => p_0_in,
      I2 => mem_out(74),
      O => pre_fifo_dout(74)
    );
\out_fifo_inst.out_fifo_i_78__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(41),
      I1 => p_0_in,
      I2 => mem_out(73),
      O => pre_fifo_dout(73)
    );
\out_fifo_inst.out_fifo_i_79__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(40),
      I1 => p_0_in,
      I2 => mem_out(72),
      O => pre_fifo_dout(72)
    );
\out_fifo_inst.out_fifo_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(2),
      I1 => p_0_in,
      O => pre_fifo_dout(2)
    );
\out_fifo_inst.out_fifo_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(1),
      I1 => p_0_in,
      O => pre_fifo_dout(1)
    );
\out_fifo_inst.out_fifo_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(0),
      I1 => p_0_in,
      O => pre_fifo_dout(0)
    );
\rd_ptr[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => po_coarse_enable_w_reg,
      I1 => p_0_in,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1__6_n_0\
    );
\rd_ptr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => p_0_in,
      I2 => po_coarse_enable_w_reg,
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1__6_n_0\
    );
\rd_ptr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => p_0_in,
      I3 => po_coarse_enable_w_reg,
      I4 => rd_ptr(2),
      O => \rd_ptr[2]_i_1__2_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1__6_n_0\,
      Q => rd_ptr(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1__6_n_0\,
      Q => rd_ptr(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[2]_i_1__2_n_0\,
      Q => rd_ptr(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wr_ptr[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF4F10B0"
    )
        port map (
      I0 => po_coarse_enable_w_reg,
      I1 => p_0_in,
      I2 => \out\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => wr_ptr(0),
      O => \wr_ptr[0]_i_1__7_n_0\
    );
\wr_ptr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF5F202000A0"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \out\,
      I3 => p_0_in,
      I4 => po_coarse_enable_w_reg,
      I5 => wr_ptr(1),
      O => \wr_ptr[1]_i_1__7_n_0\
    );
\wr_ptr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_en_1,
      I3 => wr_ptr(2),
      O => \wr_ptr[2]_i_1__3_n_0\
    );
\wr_ptr[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => \out\,
      I2 => p_0_in,
      I3 => po_coarse_enable_w_reg,
      O => wr_en_1
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__7_n_0\,
      Q => wr_ptr(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__7_n_0\,
      Q => wr_ptr(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[2]_i_1__3_n_0\,
      Q => wr_ptr(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_4 is
  port (
    of_wren : out STD_LOGIC;
    pre_fifo_dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    CLK : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    B_of_full_1 : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_4 : entity is "mig_7series_v4_0_qdr_rld_of_pre_fifo";
end mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_4;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_4 is
  signal mem_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \mem_reg_0_7_0_5_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_full0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \my_full[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_ptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_en_1 : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_ptr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_6_11 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[1]_i_1\ : label is "soft_lutpair198";
  attribute syn_keep : string;
  attribute syn_keep of \my_empty_reg[1]\ : label is "true";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \my_empty_reg[1]\ : label is "3";
  attribute syn_keep of \my_full_reg[3]\ : label is "true";
  attribute syn_maxfan of \my_full_reg[3]\ : label is "3";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__0\ : label is "soft_lutpair197";
  attribute syn_keep of \rd_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2__1\ : label is "soft_lutpair198";
  attribute syn_keep of \wr_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
begin
mem_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(1 downto 0),
      DIB(1 downto 0) => d_in(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(1 downto 0),
      DOB(1 downto 0) => mem_out(3 downto 2),
      DOC(1 downto 0) => mem_out(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\mem_reg_0_7_0_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \out\,
      I1 => p_0_in,
      I2 => B_of_full_1,
      I3 => \my_full_reg_n_0_[3]\,
      O => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
mem_reg_0_7_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => d_in(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(13 downto 12),
      DOB(1 downto 0) => mem_out(15 downto 14),
      DOC(1 downto 0) => mem_out(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
mem_reg_0_7_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(11 downto 10),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(19 downto 18),
      DOB(1 downto 0) => mem_out(21 downto 20),
      DOC(1 downto 0) => mem_out(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
mem_reg_0_7_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(13 downto 12),
      DIB(1 downto 0) => d_in(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(25 downto 24),
      DOB(1 downto 0) => mem_out(27 downto 26),
      DOC(1 downto 0) => mem_out(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
mem_reg_0_7_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => d_in(17 downto 16),
      DIC(1 downto 0) => d_in(19 downto 18),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(31 downto 30),
      DOB(1 downto 0) => mem_out(33 downto 32),
      DOC(1 downto 0) => mem_out(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
mem_reg_0_7_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => d_in(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(37 downto 36),
      DOB(1 downto 0) => mem_out(39 downto 38),
      DOC(1 downto 0) => mem_out(41 downto 40),
      DOD(1 downto 0) => NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
mem_reg_0_7_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(23 downto 22),
      DIB(1 downto 0) => d_in(25 downto 24),
      DIC(1 downto 0) => d_in(27 downto 26),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(43 downto 42),
      DOB(1 downto 0) => mem_out(45 downto 44),
      DOC(1 downto 0) => mem_out(47 downto 46),
      DOD(1 downto 0) => NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
mem_reg_0_7_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(29 downto 28),
      DIB(1 downto 0) => d_in(31 downto 30),
      DIC(1 downto 0) => d_in(33 downto 32),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(49 downto 48),
      DOB(1 downto 0) => mem_out(51 downto 50),
      DOC(1 downto 0) => mem_out(53 downto 52),
      DOD(1 downto 0) => NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
mem_reg_0_7_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(35 downto 34),
      DIB(1 downto 0) => d_in(37 downto 36),
      DIC(1 downto 0) => d_in(39 downto 38),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(55 downto 54),
      DOB(1 downto 0) => mem_out(57 downto 56),
      DOC(1 downto 0) => mem_out(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
mem_reg_0_7_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(61 downto 60),
      DOB(1 downto 0) => mem_out(63 downto 62),
      DOC(1 downto 0) => mem_out(71 downto 70),
      DOD(1 downto 0) => NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => d_in(5 downto 4),
      DIC(1 downto 0) => d_in(7 downto 6),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(7 downto 6),
      DOB(1 downto 0) => mem_out(9 downto 8),
      DOC(1 downto 0) => mem_out(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\my_empty0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr(1),
      O => \my_empty0_inferred__0/i__n_0\
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300FF02"
    )
        port map (
      I0 => \my_empty0_inferred__0/i__n_0\,
      I1 => B_of_full_1,
      I2 => \my_full_reg_n_0_[3]\,
      I3 => p_0_in,
      I4 => \out\,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => p_0_in,
      S => \rstdiv0_sync_r1_reg_rep__0\
    );
\my_full0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(2),
      I2 => wr_ptr(2),
      I3 => wr_ptr(1),
      I4 => wr_ptr(0),
      I5 => rd_ptr(1),
      O => \my_full0_inferred__0/i__n_0\
    );
\my_full[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033203000"
    )
        port map (
      I0 => \my_full0_inferred__0/i__n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__4\,
      I2 => \out\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => B_of_full_1,
      I5 => p_0_in,
      O => \my_full[3]_i_1__1_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1__1_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_inst.out_fifo_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(15),
      I1 => p_0_in,
      O => pre_fifo_dout(15)
    );
\out_fifo_inst.out_fifo_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(14),
      I1 => p_0_in,
      O => pre_fifo_dout(14)
    );
\out_fifo_inst.out_fifo_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(13),
      I1 => p_0_in,
      O => pre_fifo_dout(13)
    );
\out_fifo_inst.out_fifo_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(12),
      I1 => p_0_in,
      O => pre_fifo_dout(12)
    );
\out_fifo_inst.out_fifo_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(7),
      I1 => p_0_in,
      I2 => mem_out(11),
      O => pre_fifo_dout(11)
    );
\out_fifo_inst.out_fifo_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(6),
      I1 => p_0_in,
      I2 => mem_out(10),
      O => pre_fifo_dout(10)
    );
\out_fifo_inst.out_fifo_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(5),
      I1 => p_0_in,
      I2 => mem_out(9),
      O => pre_fifo_dout(9)
    );
\out_fifo_inst.out_fifo_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(4),
      I1 => p_0_in,
      I2 => mem_out(8),
      O => pre_fifo_dout(8)
    );
\out_fifo_inst.out_fifo_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(23),
      I1 => p_0_in,
      O => pre_fifo_dout(23)
    );
\out_fifo_inst.out_fifo_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(22),
      I1 => p_0_in,
      O => pre_fifo_dout(22)
    );
\out_fifo_inst.out_fifo_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \out\,
      I1 => B_of_full_1,
      I2 => p_0_in,
      O => of_wren
    );
\out_fifo_inst.out_fifo_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(21),
      I1 => p_0_in,
      O => pre_fifo_dout(21)
    );
\out_fifo_inst.out_fifo_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(20),
      I1 => p_0_in,
      O => pre_fifo_dout(20)
    );
\out_fifo_inst.out_fifo_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(11),
      I1 => p_0_in,
      I2 => mem_out(19),
      O => pre_fifo_dout(19)
    );
\out_fifo_inst.out_fifo_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(10),
      I1 => p_0_in,
      I2 => mem_out(18),
      O => pre_fifo_dout(18)
    );
\out_fifo_inst.out_fifo_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(9),
      I1 => p_0_in,
      I2 => mem_out(17),
      O => pre_fifo_dout(17)
    );
\out_fifo_inst.out_fifo_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(8),
      I1 => p_0_in,
      I2 => mem_out(16),
      O => pre_fifo_dout(16)
    );
\out_fifo_inst.out_fifo_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(31),
      I1 => p_0_in,
      O => pre_fifo_dout(31)
    );
\out_fifo_inst.out_fifo_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(30),
      I1 => p_0_in,
      O => pre_fifo_dout(30)
    );
\out_fifo_inst.out_fifo_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(29),
      I1 => p_0_in,
      O => pre_fifo_dout(29)
    );
\out_fifo_inst.out_fifo_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(28),
      I1 => p_0_in,
      O => pre_fifo_dout(28)
    );
\out_fifo_inst.out_fifo_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(7),
      I1 => p_0_in,
      O => pre_fifo_dout(7)
    );
\out_fifo_inst.out_fifo_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(15),
      I1 => p_0_in,
      I2 => mem_out(27),
      O => pre_fifo_dout(27)
    );
\out_fifo_inst.out_fifo_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(14),
      I1 => p_0_in,
      I2 => mem_out(26),
      O => pre_fifo_dout(26)
    );
\out_fifo_inst.out_fifo_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(13),
      I1 => p_0_in,
      I2 => mem_out(25),
      O => pre_fifo_dout(25)
    );
\out_fifo_inst.out_fifo_i_33__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(12),
      I1 => p_0_in,
      I2 => mem_out(24),
      O => pre_fifo_dout(24)
    );
\out_fifo_inst.out_fifo_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(39),
      I1 => p_0_in,
      O => pre_fifo_dout(39)
    );
\out_fifo_inst.out_fifo_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(38),
      I1 => p_0_in,
      O => pre_fifo_dout(38)
    );
\out_fifo_inst.out_fifo_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(37),
      I1 => p_0_in,
      O => pre_fifo_dout(37)
    );
\out_fifo_inst.out_fifo_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(36),
      I1 => p_0_in,
      O => pre_fifo_dout(36)
    );
\out_fifo_inst.out_fifo_i_38__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(19),
      I1 => p_0_in,
      I2 => mem_out(35),
      O => pre_fifo_dout(35)
    );
\out_fifo_inst.out_fifo_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(18),
      I1 => p_0_in,
      I2 => mem_out(34),
      O => pre_fifo_dout(34)
    );
\out_fifo_inst.out_fifo_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(6),
      I1 => p_0_in,
      O => pre_fifo_dout(6)
    );
\out_fifo_inst.out_fifo_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(17),
      I1 => p_0_in,
      I2 => mem_out(33),
      O => pre_fifo_dout(33)
    );
\out_fifo_inst.out_fifo_i_41__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(16),
      I1 => p_0_in,
      I2 => mem_out(32),
      O => pre_fifo_dout(32)
    );
\out_fifo_inst.out_fifo_i_42__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(27),
      I1 => p_0_in,
      I2 => mem_out(47),
      O => pre_fifo_dout(47)
    );
\out_fifo_inst.out_fifo_i_43__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(26),
      I1 => p_0_in,
      I2 => mem_out(46),
      O => pre_fifo_dout(46)
    );
\out_fifo_inst.out_fifo_i_44__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(25),
      I1 => p_0_in,
      I2 => mem_out(45),
      O => pre_fifo_dout(45)
    );
\out_fifo_inst.out_fifo_i_45__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(24),
      I1 => p_0_in,
      I2 => mem_out(44),
      O => pre_fifo_dout(44)
    );
\out_fifo_inst.out_fifo_i_46__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(23),
      I1 => p_0_in,
      I2 => mem_out(43),
      O => pre_fifo_dout(43)
    );
\out_fifo_inst.out_fifo_i_47__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(22),
      I1 => p_0_in,
      I2 => mem_out(42),
      O => pre_fifo_dout(42)
    );
\out_fifo_inst.out_fifo_i_48__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(21),
      I1 => p_0_in,
      I2 => mem_out(41),
      O => pre_fifo_dout(41)
    );
\out_fifo_inst.out_fifo_i_49__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(20),
      I1 => p_0_in,
      I2 => mem_out(40),
      O => pre_fifo_dout(40)
    );
\out_fifo_inst.out_fifo_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(5),
      I1 => p_0_in,
      O => pre_fifo_dout(5)
    );
\out_fifo_inst.out_fifo_i_50__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(35),
      I1 => p_0_in,
      I2 => mem_out(55),
      O => pre_fifo_dout(55)
    );
\out_fifo_inst.out_fifo_i_51__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(34),
      I1 => p_0_in,
      I2 => mem_out(54),
      O => pre_fifo_dout(54)
    );
\out_fifo_inst.out_fifo_i_52__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(33),
      I1 => p_0_in,
      I2 => mem_out(53),
      O => pre_fifo_dout(53)
    );
\out_fifo_inst.out_fifo_i_53__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(32),
      I1 => p_0_in,
      I2 => mem_out(52),
      O => pre_fifo_dout(52)
    );
\out_fifo_inst.out_fifo_i_54__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(31),
      I1 => p_0_in,
      I2 => mem_out(51),
      O => pre_fifo_dout(51)
    );
\out_fifo_inst.out_fifo_i_55__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(30),
      I1 => p_0_in,
      I2 => mem_out(50),
      O => pre_fifo_dout(50)
    );
\out_fifo_inst.out_fifo_i_56__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(29),
      I1 => p_0_in,
      I2 => mem_out(49),
      O => pre_fifo_dout(49)
    );
\out_fifo_inst.out_fifo_i_57__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(28),
      I1 => p_0_in,
      I2 => mem_out(48),
      O => pre_fifo_dout(48)
    );
\out_fifo_inst.out_fifo_i_58__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(63),
      I1 => p_0_in,
      O => pre_fifo_dout(63)
    );
\out_fifo_inst.out_fifo_i_59__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(62),
      I1 => p_0_in,
      O => pre_fifo_dout(62)
    );
\out_fifo_inst.out_fifo_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(4),
      I1 => p_0_in,
      O => pre_fifo_dout(4)
    );
\out_fifo_inst.out_fifo_i_60__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(61),
      I1 => p_0_in,
      O => pre_fifo_dout(61)
    );
\out_fifo_inst.out_fifo_i_61__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(60),
      I1 => p_0_in,
      O => pre_fifo_dout(60)
    );
\out_fifo_inst.out_fifo_i_62__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(39),
      I1 => p_0_in,
      I2 => mem_out(59),
      O => pre_fifo_dout(59)
    );
\out_fifo_inst.out_fifo_i_63__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(38),
      I1 => p_0_in,
      I2 => mem_out(58),
      O => pre_fifo_dout(58)
    );
\out_fifo_inst.out_fifo_i_64__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(37),
      I1 => p_0_in,
      I2 => mem_out(57),
      O => pre_fifo_dout(57)
    );
\out_fifo_inst.out_fifo_i_65__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(36),
      I1 => p_0_in,
      I2 => mem_out(56),
      O => pre_fifo_dout(56)
    );
\out_fifo_inst.out_fifo_i_66__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(71),
      I1 => p_0_in,
      O => pre_fifo_dout(65)
    );
\out_fifo_inst.out_fifo_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(70),
      I1 => p_0_in,
      O => pre_fifo_dout(64)
    );
\out_fifo_inst.out_fifo_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(3),
      I1 => p_0_in,
      I2 => mem_out(3),
      O => pre_fifo_dout(3)
    );
\out_fifo_inst.out_fifo_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(2),
      I1 => p_0_in,
      I2 => mem_out(2),
      O => pre_fifo_dout(2)
    );
\out_fifo_inst.out_fifo_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(1),
      I1 => p_0_in,
      I2 => mem_out(1),
      O => pre_fifo_dout(1)
    );
\out_fifo_inst.out_fifo_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(0),
      I1 => p_0_in,
      I2 => mem_out(0),
      O => pre_fifo_dout(0)
    );
\rd_ptr[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => B_of_full_1,
      I1 => p_0_in,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1__4_n_0\
    );
\rd_ptr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => p_0_in,
      I2 => B_of_full_1,
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1__4_n_0\
    );
\rd_ptr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => p_0_in,
      I3 => B_of_full_1,
      I4 => rd_ptr(2),
      O => \rd_ptr[2]_i_1__0_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1__4_n_0\,
      Q => rd_ptr(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1__4_n_0\,
      Q => rd_ptr(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[2]_i_1__0_n_0\,
      Q => rd_ptr(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wr_ptr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF4F10B0"
    )
        port map (
      I0 => B_of_full_1,
      I1 => p_0_in,
      I2 => \out\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => wr_ptr(0),
      O => \wr_ptr[0]_i_1__5_n_0\
    );
\wr_ptr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF5F202000A0"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \out\,
      I3 => p_0_in,
      I4 => B_of_full_1,
      I5 => wr_ptr(1),
      O => \wr_ptr[1]_i_1__5_n_0\
    );
\wr_ptr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_en_1,
      I3 => wr_ptr(2),
      O => \wr_ptr[2]_i_1__1_n_0\
    );
\wr_ptr[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => \out\,
      I2 => p_0_in,
      I3 => B_of_full_1,
      O => wr_en_1
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__5_n_0\,
      Q => wr_ptr(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__5_n_0\,
      Q => wr_ptr(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[2]_i_1__1_n_0\,
      Q => wr_ptr(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_5 is
  port (
    of_wren : out STD_LOGIC;
    pre_fifo_dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    CLK : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    po_coarse_enable_w_reg : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_5 : entity is "mig_7series_v4_0_qdr_rld_of_pre_fifo";
end mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_5;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_5 is
  signal mem_out : STD_LOGIC_VECTOR ( 77 downto 2 );
  signal mem_reg_0_7_6_11_i_1_n_0 : STD_LOGIC;
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_ptr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal wr_en_1 : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_ptr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_66_71 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_72_77 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[1]_i_1\ : label is "soft_lutpair190";
  attribute syn_keep : string;
  attribute syn_keep of \my_empty_reg[1]\ : label is "true";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \my_empty_reg[1]\ : label is "3";
  attribute syn_keep of \my_full_reg[3]\ : label is "true";
  attribute syn_maxfan of \my_full_reg[3]\ : label is "3";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__5\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__1\ : label is "soft_lutpair191";
  attribute syn_keep of \rd_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2__0\ : label is "soft_lutpair190";
  attribute syn_keep of \wr_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
begin
mem_reg_0_7_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => d_in(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(13 downto 12),
      DOB(1 downto 0) => mem_out(15 downto 14),
      DOC(1 downto 0) => mem_out(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(3 downto 2),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(19 downto 18),
      DOB(1 downto 0) => mem_out(21 downto 20),
      DOC(1 downto 0) => mem_out(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(5 downto 4),
      DIB(1 downto 0) => d_in(7 downto 6),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(25 downto 24),
      DOB(1 downto 0) => mem_out(27 downto 26),
      DOC(1 downto 0) => mem_out(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => d_in(9 downto 8),
      DIC(1 downto 0) => d_in(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(31 downto 30),
      DOB(1 downto 0) => mem_out(33 downto 32),
      DOC(1 downto 0) => mem_out(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => d_in(13 downto 12),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(37 downto 36),
      DOB(1 downto 0) => mem_out(39 downto 38),
      DOC(1 downto 0) => mem_out(41 downto 40),
      DOD(1 downto 0) => NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(15 downto 14),
      DIB(1 downto 0) => d_in(17 downto 16),
      DIC(1 downto 0) => d_in(19 downto 18),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(43 downto 42),
      DOB(1 downto 0) => mem_out(45 downto 44),
      DOC(1 downto 0) => mem_out(47 downto 46),
      DOD(1 downto 0) => NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(21 downto 20),
      DIB(1 downto 0) => d_in(23 downto 22),
      DIC(1 downto 0) => d_in(25 downto 24),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(49 downto 48),
      DOB(1 downto 0) => mem_out(51 downto 50),
      DOC(1 downto 0) => mem_out(53 downto 52),
      DOD(1 downto 0) => NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(27 downto 26),
      DIB(1 downto 0) => d_in(29 downto 28),
      DIC(1 downto 0) => d_in(31 downto 30),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(55 downto 54),
      DOB(1 downto 0) => mem_out(57 downto 56),
      DOC(1 downto 0) => mem_out(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => d_in(33 downto 32),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(61 downto 60),
      DOB(1 downto 0) => mem_out(63 downto 62),
      DOC(1 downto 0) => mem_out(65 downto 64),
      DOD(1 downto 0) => NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(35 downto 34),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(67 downto 66),
      DOB(1 downto 0) => mem_out(69 downto 68),
      DOC(1 downto 0) => mem_out(71 downto 70),
      DOD(1 downto 0) => NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(7 downto 6),
      DOB(1 downto 0) => mem_out(3 downto 2),
      DOC(1 downto 0) => mem_out(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_6_11_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \out\,
      I1 => p_0_in,
      I2 => po_coarse_enable_w_reg,
      I3 => \my_full_reg_n_0_[3]\,
      O => mem_reg_0_7_6_11_i_1_n_0
    );
mem_reg_0_7_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => d_in(37 downto 36),
      DIB(1 downto 0) => d_in(39 downto 38),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(73 downto 72),
      DOB(1 downto 0) => mem_out(75 downto 74),
      DOC(1 downto 0) => mem_out(77 downto 76),
      DOD(1 downto 0) => NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\my_empty0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr(1),
      O => my_empty0
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300FF02"
    )
        port map (
      I0 => my_empty0,
      I1 => po_coarse_enable_w_reg,
      I2 => \my_full_reg_n_0_[3]\,
      I3 => p_0_in,
      I4 => \out\,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => p_0_in,
      S => \rstdiv0_sync_r1_reg_rep__0\
    );
\my_full0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(2),
      I2 => wr_ptr(2),
      I3 => wr_ptr(1),
      I4 => wr_ptr(0),
      I5 => rd_ptr(1),
      O => my_full0
    );
\my_full[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033203000"
    )
        port map (
      I0 => my_full0,
      I1 => \rstdiv0_sync_r1_reg_rep__4\,
      I2 => \out\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => po_coarse_enable_w_reg,
      I5 => p_0_in,
      O => \my_full[3]_i_1__0_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1__0_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_inst.out_fifo_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(13),
      I1 => p_0_in,
      O => pre_fifo_dout(7)
    );
\out_fifo_inst.out_fifo_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(12),
      I1 => p_0_in,
      O => pre_fifo_dout(6)
    );
\out_fifo_inst.out_fifo_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(23),
      I1 => p_0_in,
      O => pre_fifo_dout(17)
    );
\out_fifo_inst.out_fifo_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(22),
      I1 => p_0_in,
      O => pre_fifo_dout(16)
    );
\out_fifo_inst.out_fifo_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(21),
      I1 => p_0_in,
      O => pre_fifo_dout(15)
    );
\out_fifo_inst.out_fifo_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(20),
      I1 => p_0_in,
      O => pre_fifo_dout(14)
    );
\out_fifo_inst.out_fifo_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(3),
      I1 => p_0_in,
      I2 => mem_out(19),
      O => pre_fifo_dout(13)
    );
\out_fifo_inst.out_fifo_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(2),
      I1 => p_0_in,
      I2 => mem_out(18),
      O => pre_fifo_dout(12)
    );
\out_fifo_inst.out_fifo_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(1),
      I1 => p_0_in,
      I2 => mem_out(17),
      O => pre_fifo_dout(11)
    );
\out_fifo_inst.out_fifo_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(0),
      I1 => p_0_in,
      I2 => mem_out(16),
      O => pre_fifo_dout(10)
    );
\out_fifo_inst.out_fifo_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \out\,
      I1 => po_coarse_enable_w_reg,
      I2 => p_0_in,
      O => of_wren
    );
\out_fifo_inst.out_fifo_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(31),
      I1 => p_0_in,
      O => pre_fifo_dout(25)
    );
\out_fifo_inst.out_fifo_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(30),
      I1 => p_0_in,
      O => pre_fifo_dout(24)
    );
\out_fifo_inst.out_fifo_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(29),
      I1 => p_0_in,
      O => pre_fifo_dout(23)
    );
\out_fifo_inst.out_fifo_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(28),
      I1 => p_0_in,
      O => pre_fifo_dout(22)
    );
\out_fifo_inst.out_fifo_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(7),
      I1 => p_0_in,
      I2 => mem_out(27),
      O => pre_fifo_dout(21)
    );
\out_fifo_inst.out_fifo_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(6),
      I1 => p_0_in,
      I2 => mem_out(26),
      O => pre_fifo_dout(20)
    );
\out_fifo_inst.out_fifo_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(5),
      I1 => p_0_in,
      I2 => mem_out(25),
      O => pre_fifo_dout(19)
    );
\out_fifo_inst.out_fifo_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(4),
      I1 => p_0_in,
      I2 => mem_out(24),
      O => pre_fifo_dout(18)
    );
\out_fifo_inst.out_fifo_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(39),
      I1 => p_0_in,
      O => pre_fifo_dout(33)
    );
\out_fifo_inst.out_fifo_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(38),
      I1 => p_0_in,
      O => pre_fifo_dout(32)
    );
\out_fifo_inst.out_fifo_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(7),
      I1 => p_0_in,
      O => pre_fifo_dout(5)
    );
\out_fifo_inst.out_fifo_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(37),
      I1 => p_0_in,
      O => pre_fifo_dout(31)
    );
\out_fifo_inst.out_fifo_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(36),
      I1 => p_0_in,
      O => pre_fifo_dout(30)
    );
\out_fifo_inst.out_fifo_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(11),
      I1 => p_0_in,
      I2 => mem_out(35),
      O => pre_fifo_dout(29)
    );
\out_fifo_inst.out_fifo_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(10),
      I1 => p_0_in,
      I2 => mem_out(34),
      O => pre_fifo_dout(28)
    );
\out_fifo_inst.out_fifo_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(9),
      I1 => p_0_in,
      I2 => mem_out(33),
      O => pre_fifo_dout(27)
    );
\out_fifo_inst.out_fifo_i_35__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(8),
      I1 => p_0_in,
      I2 => mem_out(32),
      O => pre_fifo_dout(26)
    );
\out_fifo_inst.out_fifo_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(19),
      I1 => p_0_in,
      I2 => mem_out(47),
      O => pre_fifo_dout(41)
    );
\out_fifo_inst.out_fifo_i_37__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(18),
      I1 => p_0_in,
      I2 => mem_out(46),
      O => pre_fifo_dout(40)
    );
\out_fifo_inst.out_fifo_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(17),
      I1 => p_0_in,
      I2 => mem_out(45),
      O => pre_fifo_dout(39)
    );
\out_fifo_inst.out_fifo_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(16),
      I1 => p_0_in,
      I2 => mem_out(44),
      O => pre_fifo_dout(38)
    );
\out_fifo_inst.out_fifo_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(6),
      I1 => p_0_in,
      O => pre_fifo_dout(4)
    );
\out_fifo_inst.out_fifo_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(15),
      I1 => p_0_in,
      I2 => mem_out(43),
      O => pre_fifo_dout(37)
    );
\out_fifo_inst.out_fifo_i_41__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(14),
      I1 => p_0_in,
      I2 => mem_out(42),
      O => pre_fifo_dout(36)
    );
\out_fifo_inst.out_fifo_i_42__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(13),
      I1 => p_0_in,
      I2 => mem_out(41),
      O => pre_fifo_dout(35)
    );
\out_fifo_inst.out_fifo_i_43__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(12),
      I1 => p_0_in,
      I2 => mem_out(40),
      O => pre_fifo_dout(34)
    );
\out_fifo_inst.out_fifo_i_44__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(27),
      I1 => p_0_in,
      I2 => mem_out(55),
      O => pre_fifo_dout(49)
    );
\out_fifo_inst.out_fifo_i_45__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(26),
      I1 => p_0_in,
      I2 => mem_out(54),
      O => pre_fifo_dout(48)
    );
\out_fifo_inst.out_fifo_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(25),
      I1 => p_0_in,
      I2 => mem_out(53),
      O => pre_fifo_dout(47)
    );
\out_fifo_inst.out_fifo_i_47__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(24),
      I1 => p_0_in,
      I2 => mem_out(52),
      O => pre_fifo_dout(46)
    );
\out_fifo_inst.out_fifo_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(23),
      I1 => p_0_in,
      I2 => mem_out(51),
      O => pre_fifo_dout(45)
    );
\out_fifo_inst.out_fifo_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(22),
      I1 => p_0_in,
      I2 => mem_out(50),
      O => pre_fifo_dout(44)
    );
\out_fifo_inst.out_fifo_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(5),
      I1 => p_0_in,
      O => pre_fifo_dout(3)
    );
\out_fifo_inst.out_fifo_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(21),
      I1 => p_0_in,
      I2 => mem_out(49),
      O => pre_fifo_dout(43)
    );
\out_fifo_inst.out_fifo_i_51__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(20),
      I1 => p_0_in,
      I2 => mem_out(48),
      O => pre_fifo_dout(42)
    );
\out_fifo_inst.out_fifo_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(63),
      I1 => p_0_in,
      O => pre_fifo_dout(57)
    );
\out_fifo_inst.out_fifo_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(62),
      I1 => p_0_in,
      O => pre_fifo_dout(56)
    );
\out_fifo_inst.out_fifo_i_54__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(61),
      I1 => p_0_in,
      O => pre_fifo_dout(55)
    );
\out_fifo_inst.out_fifo_i_55__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(60),
      I1 => p_0_in,
      O => pre_fifo_dout(54)
    );
\out_fifo_inst.out_fifo_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(31),
      I1 => p_0_in,
      I2 => mem_out(59),
      O => pre_fifo_dout(53)
    );
\out_fifo_inst.out_fifo_i_57__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(30),
      I1 => p_0_in,
      I2 => mem_out(58),
      O => pre_fifo_dout(52)
    );
\out_fifo_inst.out_fifo_i_58__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(29),
      I1 => p_0_in,
      I2 => mem_out(57),
      O => pre_fifo_dout(51)
    );
\out_fifo_inst.out_fifo_i_59__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(28),
      I1 => p_0_in,
      I2 => mem_out(56),
      O => pre_fifo_dout(50)
    );
\out_fifo_inst.out_fifo_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(4),
      I1 => p_0_in,
      O => pre_fifo_dout(2)
    );
\out_fifo_inst.out_fifo_i_60__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(71),
      I1 => p_0_in,
      O => pre_fifo_dout(65)
    );
\out_fifo_inst.out_fifo_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(70),
      I1 => p_0_in,
      O => pre_fifo_dout(64)
    );
\out_fifo_inst.out_fifo_i_62__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(69),
      I1 => p_0_in,
      O => pre_fifo_dout(63)
    );
\out_fifo_inst.out_fifo_i_63__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(68),
      I1 => p_0_in,
      O => pre_fifo_dout(62)
    );
\out_fifo_inst.out_fifo_i_64__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(35),
      I1 => p_0_in,
      I2 => mem_out(67),
      O => pre_fifo_dout(61)
    );
\out_fifo_inst.out_fifo_i_65__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(34),
      I1 => p_0_in,
      I2 => mem_out(66),
      O => pre_fifo_dout(60)
    );
\out_fifo_inst.out_fifo_i_66__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(33),
      I1 => p_0_in,
      I2 => mem_out(65),
      O => pre_fifo_dout(59)
    );
\out_fifo_inst.out_fifo_i_67__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(32),
      I1 => p_0_in,
      I2 => mem_out(64),
      O => pre_fifo_dout(58)
    );
\out_fifo_inst.out_fifo_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(77),
      I1 => p_0_in,
      O => pre_fifo_dout(71)
    );
\out_fifo_inst.out_fifo_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(76),
      I1 => p_0_in,
      O => pre_fifo_dout(70)
    );
\out_fifo_inst.out_fifo_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(3),
      I1 => p_0_in,
      O => pre_fifo_dout(1)
    );
\out_fifo_inst.out_fifo_i_70__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(39),
      I1 => p_0_in,
      I2 => mem_out(75),
      O => pre_fifo_dout(69)
    );
\out_fifo_inst.out_fifo_i_71__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(38),
      I1 => p_0_in,
      I2 => mem_out(74),
      O => pre_fifo_dout(68)
    );
\out_fifo_inst.out_fifo_i_72__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(37),
      I1 => p_0_in,
      I2 => mem_out(73),
      O => pre_fifo_dout(67)
    );
\out_fifo_inst.out_fifo_i_73__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(36),
      I1 => p_0_in,
      I2 => mem_out(72),
      O => pre_fifo_dout(66)
    );
\out_fifo_inst.out_fifo_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(2),
      I1 => p_0_in,
      O => pre_fifo_dout(0)
    );
\out_fifo_inst.out_fifo_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(15),
      I1 => p_0_in,
      O => pre_fifo_dout(9)
    );
\out_fifo_inst.out_fifo_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(14),
      I1 => p_0_in,
      O => pre_fifo_dout(8)
    );
\rd_ptr[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => po_coarse_enable_w_reg,
      I1 => p_0_in,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1__5_n_0\
    );
\rd_ptr[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => p_0_in,
      I2 => po_coarse_enable_w_reg,
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1__5_n_0\
    );
\rd_ptr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => p_0_in,
      I3 => po_coarse_enable_w_reg,
      I4 => rd_ptr(2),
      O => \rd_ptr[2]_i_1__1_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1__5_n_0\,
      Q => rd_ptr(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1__5_n_0\,
      Q => rd_ptr(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[2]_i_1__1_n_0\,
      Q => rd_ptr(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wr_ptr[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF4F10B0"
    )
        port map (
      I0 => po_coarse_enable_w_reg,
      I1 => p_0_in,
      I2 => \out\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => wr_ptr(0),
      O => \wr_ptr[0]_i_1__6_n_0\
    );
\wr_ptr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF5F202000A0"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \out\,
      I3 => p_0_in,
      I4 => po_coarse_enable_w_reg,
      I5 => wr_ptr(1),
      O => \wr_ptr[1]_i_1__6_n_0\
    );
\wr_ptr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_en_1,
      I3 => wr_ptr(2),
      O => \wr_ptr[2]_i_1__2_n_0\
    );
\wr_ptr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => \out\,
      I2 => p_0_in,
      I3 => po_coarse_enable_w_reg,
      O => wr_en_1
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__6_n_0\,
      Q => wr_ptr(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__6_n_0\,
      Q => wr_ptr(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[2]_i_1__2_n_0\,
      Q => wr_ptr(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_6 is
  port (
    of_wren : out STD_LOGIC;
    pre_fifo_dout : out STD_LOGIC_VECTOR ( 79 downto 0 );
    CLK : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    of_cmd_wr_en_reg : in STD_LOGIC;
    po_coarse_enable_w_reg : in STD_LOGIC;
    iob_addr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_6 : entity is "mig_7series_v4_0_qdr_rld_of_pre_fifo";
end mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_6;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_6 is
  signal mem_out : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \mem_reg_0_7_0_5_i_1__2_n_0\ : STD_LOGIC;
  signal \my_empty0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_full0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \my_full[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_ptr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal wr_en_1 : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_ptr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_78_79_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_78_79_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_78_79_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_66_71 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_72_77 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_78_79 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[1]_i_1\ : label is "soft_lutpair181";
  attribute syn_keep : string;
  attribute syn_keep of \my_empty_reg[1]\ : label is "true";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \my_empty_reg[1]\ : label is "3";
  attribute syn_keep of \my_full_reg[3]\ : label is "true";
  attribute syn_maxfan of \my_full_reg[3]\ : label is "3";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__7\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__3\ : label is "soft_lutpair180";
  attribute syn_keep of \rd_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2__4\ : label is "soft_lutpair181";
  attribute syn_keep of \wr_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
begin
mem_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => iob_addr(0),
      DIA(0) => iob_addr(0),
      DIB(1) => iob_addr(1),
      DIB(0) => iob_addr(1),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(1 downto 0),
      DOB(1 downto 0) => mem_out(3 downto 2),
      DOC(1 downto 0) => mem_out(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
\mem_reg_0_7_0_5_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => of_cmd_wr_en_reg,
      I1 => p_0_in,
      I2 => po_coarse_enable_w_reg,
      I3 => \my_full_reg_n_0_[3]\,
      O => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => iob_addr(4),
      DIC(0) => iob_addr(4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(13 downto 12),
      DOB(1 downto 0) => mem_out(15 downto 14),
      DOC(1 downto 0) => mem_out(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => iob_addr(5),
      DIA(0) => iob_addr(5),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(19 downto 18),
      DOB(1 downto 0) => mem_out(21 downto 20),
      DOC(1 downto 0) => mem_out(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => iob_addr(6),
      DIA(0) => iob_addr(6),
      DIB(1) => iob_addr(7),
      DIB(0) => iob_addr(7),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(25 downto 24),
      DOB(1 downto 0) => mem_out(27 downto 26),
      DOC(1 downto 0) => mem_out(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => iob_addr(8),
      DIB(0) => iob_addr(8),
      DIC(1) => iob_addr(9),
      DIC(0) => iob_addr(9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(31 downto 30),
      DOB(1 downto 0) => mem_out(33 downto 32),
      DOC(1 downto 0) => mem_out(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => iob_addr(10),
      DIC(0) => iob_addr(10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(37 downto 36),
      DOB(1 downto 0) => mem_out(39 downto 38),
      DOC(1 downto 0) => mem_out(41 downto 40),
      DOD(1 downto 0) => NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => iob_addr(11),
      DIA(0) => iob_addr(11),
      DIB(1) => iob_addr(12),
      DIB(0) => iob_addr(12),
      DIC(1) => iob_addr(13),
      DIC(0) => iob_addr(13),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(43 downto 42),
      DOB(1 downto 0) => mem_out(45 downto 44),
      DOC(1 downto 0) => mem_out(47 downto 46),
      DOD(1 downto 0) => NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => iob_addr(16),
      DIA(0) => iob_addr(16),
      DIB(1) => iob_addr(17),
      DIB(0) => iob_addr(17),
      DIC(1) => iob_addr(14),
      DIC(0) => iob_addr(14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(49 downto 48),
      DOB(1 downto 0) => mem_out(51 downto 50),
      DOC(1 downto 0) => mem_out(53 downto 52),
      DOD(1 downto 0) => NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => iob_addr(15),
      DIA(0) => iob_addr(15),
      DIB(1) => iob_addr(18),
      DIB(0) => iob_addr(18),
      DIC(1) => iob_addr(19),
      DIC(0) => iob_addr(19),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(55 downto 54),
      DOB(1 downto 0) => mem_out(57 downto 56),
      DOC(1 downto 0) => mem_out(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => iob_addr(20),
      DIC(0) => iob_addr(20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(61 downto 60),
      DOB(1 downto 0) => mem_out(63 downto 62),
      DOC(1 downto 0) => mem_out(65 downto 64),
      DOD(1 downto 0) => NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => iob_addr(21),
      DIA(0) => iob_addr(21),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(67 downto 66),
      DOB(1 downto 0) => mem_out(69 downto 68),
      DOC(1 downto 0) => mem_out(71 downto 70),
      DOD(1 downto 0) => NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => iob_addr(2),
      DIB(0) => iob_addr(2),
      DIC(1) => iob_addr(3),
      DIC(0) => iob_addr(3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(7 downto 6),
      DOB(1 downto 0) => mem_out(9 downto 8),
      DOC(1 downto 0) => mem_out(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => iob_addr(22),
      DIA(0) => iob_addr(22),
      DIB(1) => iob_addr(23),
      DIB(0) => iob_addr(23),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(73 downto 72),
      DOB(1 downto 0) => mem_out(75 downto 74),
      DOC(1 downto 0) => mem_out(77 downto 76),
      DOD(1 downto 0) => NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
mem_reg_0_7_78_79: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(79 downto 78),
      DOB(1 downto 0) => NLW_mem_reg_0_7_78_79_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_mem_reg_0_7_78_79_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_7_78_79_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_0_5_i_1__2_n_0\
    );
\my_empty0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr(1),
      O => \my_empty0_inferred__0/i__n_0\
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300FF02"
    )
        port map (
      I0 => \my_empty0_inferred__0/i__n_0\,
      I1 => po_coarse_enable_w_reg,
      I2 => \my_full_reg_n_0_[3]\,
      I3 => p_0_in,
      I4 => of_cmd_wr_en_reg,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => p_0_in,
      S => rstdiv0_sync_r1_reg_rep
    );
\my_full0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(2),
      I2 => wr_ptr(2),
      I3 => wr_ptr(1),
      I4 => wr_ptr(0),
      I5 => rd_ptr(1),
      O => \my_full0_inferred__0/i__n_0\
    );
\my_full[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033203000"
    )
        port map (
      I0 => \my_full0_inferred__0/i__n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__4\,
      I2 => of_cmd_wr_en_reg,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => po_coarse_enable_w_reg,
      I5 => p_0_in,
      O => \my_full[3]_i_1__4_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1__4_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_inst.out_fifo_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(15),
      I1 => p_0_in,
      O => pre_fifo_dout(15)
    );
\out_fifo_inst.out_fifo_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(14),
      I1 => p_0_in,
      O => pre_fifo_dout(14)
    );
\out_fifo_inst.out_fifo_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(13),
      I1 => p_0_in,
      O => pre_fifo_dout(13)
    );
\out_fifo_inst.out_fifo_i_13__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(12),
      I1 => p_0_in,
      O => pre_fifo_dout(12)
    );
\out_fifo_inst.out_fifo_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(3),
      I1 => p_0_in,
      I2 => mem_out(11),
      O => pre_fifo_dout(11)
    );
\out_fifo_inst.out_fifo_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(3),
      I1 => p_0_in,
      I2 => mem_out(10),
      O => pre_fifo_dout(10)
    );
\out_fifo_inst.out_fifo_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(2),
      I1 => p_0_in,
      I2 => mem_out(9),
      O => pre_fifo_dout(9)
    );
\out_fifo_inst.out_fifo_i_17__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(2),
      I1 => p_0_in,
      I2 => mem_out(8),
      O => pre_fifo_dout(8)
    );
\out_fifo_inst.out_fifo_i_18__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(23),
      I1 => p_0_in,
      O => pre_fifo_dout(23)
    );
\out_fifo_inst.out_fifo_i_19__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(22),
      I1 => p_0_in,
      O => pre_fifo_dout(22)
    );
\out_fifo_inst.out_fifo_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => of_cmd_wr_en_reg,
      I1 => po_coarse_enable_w_reg,
      I2 => p_0_in,
      O => of_wren
    );
\out_fifo_inst.out_fifo_i_20__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(21),
      I1 => p_0_in,
      O => pre_fifo_dout(21)
    );
\out_fifo_inst.out_fifo_i_21__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(20),
      I1 => p_0_in,
      O => pre_fifo_dout(20)
    );
\out_fifo_inst.out_fifo_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(5),
      I1 => p_0_in,
      I2 => mem_out(19),
      O => pre_fifo_dout(19)
    );
\out_fifo_inst.out_fifo_i_23__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(5),
      I1 => p_0_in,
      I2 => mem_out(18),
      O => pre_fifo_dout(18)
    );
\out_fifo_inst.out_fifo_i_24__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(4),
      I1 => p_0_in,
      I2 => mem_out(17),
      O => pre_fifo_dout(17)
    );
\out_fifo_inst.out_fifo_i_25__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(4),
      I1 => p_0_in,
      I2 => mem_out(16),
      O => pre_fifo_dout(16)
    );
\out_fifo_inst.out_fifo_i_26__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(31),
      I1 => p_0_in,
      O => pre_fifo_dout(31)
    );
\out_fifo_inst.out_fifo_i_27__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(30),
      I1 => p_0_in,
      O => pre_fifo_dout(30)
    );
\out_fifo_inst.out_fifo_i_28__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(29),
      I1 => p_0_in,
      O => pre_fifo_dout(29)
    );
\out_fifo_inst.out_fifo_i_29__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(28),
      I1 => p_0_in,
      O => pre_fifo_dout(28)
    );
\out_fifo_inst.out_fifo_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(7),
      I1 => p_0_in,
      O => pre_fifo_dout(7)
    );
\out_fifo_inst.out_fifo_i_30__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(7),
      I1 => p_0_in,
      I2 => mem_out(27),
      O => pre_fifo_dout(27)
    );
\out_fifo_inst.out_fifo_i_31__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(7),
      I1 => p_0_in,
      I2 => mem_out(26),
      O => pre_fifo_dout(26)
    );
\out_fifo_inst.out_fifo_i_32__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(6),
      I1 => p_0_in,
      I2 => mem_out(25),
      O => pre_fifo_dout(25)
    );
\out_fifo_inst.out_fifo_i_33__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(6),
      I1 => p_0_in,
      I2 => mem_out(24),
      O => pre_fifo_dout(24)
    );
\out_fifo_inst.out_fifo_i_34__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(39),
      I1 => p_0_in,
      O => pre_fifo_dout(39)
    );
\out_fifo_inst.out_fifo_i_35__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(38),
      I1 => p_0_in,
      O => pre_fifo_dout(38)
    );
\out_fifo_inst.out_fifo_i_36__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(37),
      I1 => p_0_in,
      O => pre_fifo_dout(37)
    );
\out_fifo_inst.out_fifo_i_37__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(36),
      I1 => p_0_in,
      O => pre_fifo_dout(36)
    );
\out_fifo_inst.out_fifo_i_38__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(9),
      I1 => p_0_in,
      I2 => mem_out(35),
      O => pre_fifo_dout(35)
    );
\out_fifo_inst.out_fifo_i_39__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(9),
      I1 => p_0_in,
      I2 => mem_out(34),
      O => pre_fifo_dout(34)
    );
\out_fifo_inst.out_fifo_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(6),
      I1 => p_0_in,
      O => pre_fifo_dout(6)
    );
\out_fifo_inst.out_fifo_i_40__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(8),
      I1 => p_0_in,
      I2 => mem_out(33),
      O => pre_fifo_dout(33)
    );
\out_fifo_inst.out_fifo_i_41__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(8),
      I1 => p_0_in,
      I2 => mem_out(32),
      O => pre_fifo_dout(32)
    );
\out_fifo_inst.out_fifo_i_42__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(13),
      I1 => p_0_in,
      I2 => mem_out(47),
      O => pre_fifo_dout(47)
    );
\out_fifo_inst.out_fifo_i_43__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(13),
      I1 => p_0_in,
      I2 => mem_out(46),
      O => pre_fifo_dout(46)
    );
\out_fifo_inst.out_fifo_i_44__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(12),
      I1 => p_0_in,
      I2 => mem_out(45),
      O => pre_fifo_dout(45)
    );
\out_fifo_inst.out_fifo_i_45__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(12),
      I1 => p_0_in,
      I2 => mem_out(44),
      O => pre_fifo_dout(44)
    );
\out_fifo_inst.out_fifo_i_46__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(11),
      I1 => p_0_in,
      I2 => mem_out(43),
      O => pre_fifo_dout(43)
    );
\out_fifo_inst.out_fifo_i_47__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(11),
      I1 => p_0_in,
      I2 => mem_out(42),
      O => pre_fifo_dout(42)
    );
\out_fifo_inst.out_fifo_i_48__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(10),
      I1 => p_0_in,
      I2 => mem_out(41),
      O => pre_fifo_dout(41)
    );
\out_fifo_inst.out_fifo_i_49__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(10),
      I1 => p_0_in,
      I2 => mem_out(40),
      O => pre_fifo_dout(40)
    );
\out_fifo_inst.out_fifo_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(5),
      I1 => p_0_in,
      O => pre_fifo_dout(5)
    );
\out_fifo_inst.out_fifo_i_50__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(15),
      I1 => p_0_in,
      I2 => mem_out(55),
      O => pre_fifo_dout(55)
    );
\out_fifo_inst.out_fifo_i_51__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(15),
      I1 => p_0_in,
      I2 => mem_out(54),
      O => pre_fifo_dout(54)
    );
\out_fifo_inst.out_fifo_i_52__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(14),
      I1 => p_0_in,
      I2 => mem_out(53),
      O => pre_fifo_dout(53)
    );
\out_fifo_inst.out_fifo_i_53__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(14),
      I1 => p_0_in,
      I2 => mem_out(52),
      O => pre_fifo_dout(52)
    );
\out_fifo_inst.out_fifo_i_54__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(17),
      I1 => p_0_in,
      I2 => mem_out(51),
      O => pre_fifo_dout(51)
    );
\out_fifo_inst.out_fifo_i_55__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(17),
      I1 => p_0_in,
      I2 => mem_out(50),
      O => pre_fifo_dout(50)
    );
\out_fifo_inst.out_fifo_i_56__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(16),
      I1 => p_0_in,
      I2 => mem_out(49),
      O => pre_fifo_dout(49)
    );
\out_fifo_inst.out_fifo_i_57__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(16),
      I1 => p_0_in,
      I2 => mem_out(48),
      O => pre_fifo_dout(48)
    );
\out_fifo_inst.out_fifo_i_58__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(63),
      I1 => p_0_in,
      O => pre_fifo_dout(63)
    );
\out_fifo_inst.out_fifo_i_59__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(62),
      I1 => p_0_in,
      O => pre_fifo_dout(62)
    );
\out_fifo_inst.out_fifo_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(4),
      I1 => p_0_in,
      O => pre_fifo_dout(4)
    );
\out_fifo_inst.out_fifo_i_60__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(61),
      I1 => p_0_in,
      O => pre_fifo_dout(61)
    );
\out_fifo_inst.out_fifo_i_61__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(60),
      I1 => p_0_in,
      O => pre_fifo_dout(60)
    );
\out_fifo_inst.out_fifo_i_62__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(19),
      I1 => p_0_in,
      I2 => mem_out(59),
      O => pre_fifo_dout(59)
    );
\out_fifo_inst.out_fifo_i_63__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(19),
      I1 => p_0_in,
      I2 => mem_out(58),
      O => pre_fifo_dout(58)
    );
\out_fifo_inst.out_fifo_i_64__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(18),
      I1 => p_0_in,
      I2 => mem_out(57),
      O => pre_fifo_dout(57)
    );
\out_fifo_inst.out_fifo_i_65__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(18),
      I1 => p_0_in,
      I2 => mem_out(56),
      O => pre_fifo_dout(56)
    );
\out_fifo_inst.out_fifo_i_66__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(71),
      I1 => p_0_in,
      O => pre_fifo_dout(71)
    );
\out_fifo_inst.out_fifo_i_67__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(70),
      I1 => p_0_in,
      O => pre_fifo_dout(70)
    );
\out_fifo_inst.out_fifo_i_68__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(69),
      I1 => p_0_in,
      O => pre_fifo_dout(69)
    );
\out_fifo_inst.out_fifo_i_69__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(68),
      I1 => p_0_in,
      O => pre_fifo_dout(68)
    );
\out_fifo_inst.out_fifo_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(1),
      I1 => p_0_in,
      I2 => mem_out(3),
      O => pre_fifo_dout(3)
    );
\out_fifo_inst.out_fifo_i_70__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(21),
      I1 => p_0_in,
      I2 => mem_out(67),
      O => pre_fifo_dout(67)
    );
\out_fifo_inst.out_fifo_i_71__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(21),
      I1 => p_0_in,
      I2 => mem_out(66),
      O => pre_fifo_dout(66)
    );
\out_fifo_inst.out_fifo_i_72__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(20),
      I1 => p_0_in,
      I2 => mem_out(65),
      O => pre_fifo_dout(65)
    );
\out_fifo_inst.out_fifo_i_73__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(20),
      I1 => p_0_in,
      I2 => mem_out(64),
      O => pre_fifo_dout(64)
    );
\out_fifo_inst.out_fifo_i_74__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(79),
      I1 => p_0_in,
      O => pre_fifo_dout(79)
    );
\out_fifo_inst.out_fifo_i_75__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(78),
      I1 => p_0_in,
      O => pre_fifo_dout(78)
    );
\out_fifo_inst.out_fifo_i_76__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(77),
      I1 => p_0_in,
      O => pre_fifo_dout(77)
    );
\out_fifo_inst.out_fifo_i_77__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(76),
      I1 => p_0_in,
      O => pre_fifo_dout(76)
    );
\out_fifo_inst.out_fifo_i_78__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(23),
      I1 => p_0_in,
      I2 => mem_out(75),
      O => pre_fifo_dout(75)
    );
\out_fifo_inst.out_fifo_i_79__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(23),
      I1 => p_0_in,
      I2 => mem_out(74),
      O => pre_fifo_dout(74)
    );
\out_fifo_inst.out_fifo_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(1),
      I1 => p_0_in,
      I2 => mem_out(2),
      O => pre_fifo_dout(2)
    );
\out_fifo_inst.out_fifo_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(22),
      I1 => p_0_in,
      I2 => mem_out(73),
      O => pre_fifo_dout(73)
    );
\out_fifo_inst.out_fifo_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(22),
      I1 => p_0_in,
      I2 => mem_out(72),
      O => pre_fifo_dout(72)
    );
\out_fifo_inst.out_fifo_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(0),
      I1 => p_0_in,
      I2 => mem_out(1),
      O => pre_fifo_dout(1)
    );
\out_fifo_inst.out_fifo_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iob_addr(0),
      I1 => p_0_in,
      I2 => mem_out(0),
      O => pre_fifo_dout(0)
    );
\rd_ptr[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => po_coarse_enable_w_reg,
      I1 => p_0_in,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1__7_n_0\
    );
\rd_ptr[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => p_0_in,
      I2 => po_coarse_enable_w_reg,
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1__7_n_0\
    );
\rd_ptr[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => p_0_in,
      I3 => po_coarse_enable_w_reg,
      I4 => rd_ptr(2),
      O => \rd_ptr[2]_i_1__3_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1__7_n_0\,
      Q => rd_ptr(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1__7_n_0\,
      Q => rd_ptr(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[2]_i_1__3_n_0\,
      Q => rd_ptr(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF4F10B0"
    )
        port map (
      I0 => po_coarse_enable_w_reg,
      I1 => p_0_in,
      I2 => of_cmd_wr_en_reg,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => wr_ptr(0),
      O => \wr_ptr[0]_i_1__8_n_0\
    );
\wr_ptr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF5F202000A0"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => \my_full_reg_n_0_[3]\,
      I2 => of_cmd_wr_en_reg,
      I3 => p_0_in,
      I4 => po_coarse_enable_w_reg,
      I5 => wr_ptr(1),
      O => \wr_ptr[1]_i_1__8_n_0\
    );
\wr_ptr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_en_1,
      I3 => wr_ptr(2),
      O => \wr_ptr[2]_i_1__4_n_0\
    );
\wr_ptr[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => of_cmd_wr_en_reg,
      I2 => p_0_in,
      I3 => po_coarse_enable_w_reg,
      O => wr_en_1
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__8_n_0\,
      Q => wr_ptr(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__8_n_0\,
      Q => wr_ptr(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[2]_i_1__4_n_0\,
      Q => wr_ptr(2),
      R => rstdiv0_sync_r1_reg_rep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_7 is
  port (
    of_wren : out STD_LOGIC;
    pre_fifo_dout : out STD_LOGIC_VECTOR ( 59 downto 0 );
    CLK : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    of_cmd_wr_en_reg : in STD_LOGIC;
    po_coarse_enable_w_reg : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_7 : entity is "mig_7series_v4_0_qdr_rld_of_pre_fifo";
end mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_7;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_7 is
  signal mem_out : STD_LOGIC_VECTOR ( 77 downto 2 );
  signal \mem_reg_0_7_6_11_i_1__0_n_0\ : STD_LOGIC;
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_ptr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal wr_en_1 : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_ptr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_66_71 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_72_77 : label is "";
  attribute syn_keep : string;
  attribute syn_keep of \my_empty_reg[1]\ : label is "true";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \my_empty_reg[1]\ : label is "3";
  attribute syn_keep of \my_full_reg[3]\ : label is "true";
  attribute syn_maxfan of \my_full_reg[3]\ : label is "3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__8\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__4\ : label is "soft_lutpair174";
  attribute syn_keep of \rd_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \rd_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__9\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2__3\ : label is "soft_lutpair173";
  attribute syn_keep of \wr_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \wr_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
begin
mem_reg_0_7_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => d_in(0),
      DIA(0) => d_in(0),
      DIB(1 downto 0) => B"11",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(25 downto 24),
      DOB(1 downto 0) => mem_out(27 downto 26),
      DOC(1 downto 0) => mem_out(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
mem_reg_0_7_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"11",
      DIC(1) => d_in(1),
      DIC(0) => d_in(1),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(31 downto 30),
      DOB(1 downto 0) => mem_out(33 downto 32),
      DOC(1 downto 0) => mem_out(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
mem_reg_0_7_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => d_in(2),
      DIC(0) => d_in(2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(37 downto 36),
      DOB(1 downto 0) => mem_out(39 downto 38),
      DOC(1 downto 0) => mem_out(41 downto 40),
      DOD(1 downto 0) => NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
mem_reg_0_7_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => d_in(3),
      DIA(0) => d_in(3),
      DIB(1) => d_in(4),
      DIB(0) => d_in(4),
      DIC(1) => d_in(5),
      DIC(0) => d_in(5),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(43 downto 42),
      DOB(1 downto 0) => mem_out(45 downto 44),
      DOC(1 downto 0) => mem_out(47 downto 46),
      DOD(1 downto 0) => NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
mem_reg_0_7_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => d_in(6),
      DIA(0) => d_in(6),
      DIB(1) => d_in(7),
      DIB(0) => d_in(7),
      DIC(1) => d_in(8),
      DIC(0) => d_in(8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(49 downto 48),
      DOB(1 downto 0) => mem_out(51 downto 50),
      DOC(1 downto 0) => mem_out(53 downto 52),
      DOD(1 downto 0) => NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
mem_reg_0_7_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => d_in(9),
      DIA(0) => d_in(9),
      DIB(1) => d_in(10),
      DIB(0) => d_in(10),
      DIC(1) => d_in(11),
      DIC(0) => d_in(11),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(55 downto 54),
      DOB(1 downto 0) => mem_out(57 downto 56),
      DOC(1 downto 0) => mem_out(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
mem_reg_0_7_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => d_in(12),
      DIC(0) => d_in(12),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(61 downto 60),
      DOB(1 downto 0) => mem_out(63 downto 62),
      DOC(1 downto 0) => mem_out(65 downto 64),
      DOD(1 downto 0) => NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
mem_reg_0_7_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => d_in(13),
      DIA(0) => d_in(13),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(67 downto 66),
      DOB(1 downto 0) => mem_out(69 downto 68),
      DOC(1 downto 0) => mem_out(71 downto 70),
      DOD(1 downto 0) => NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(7 downto 6),
      DOB(1 downto 0) => mem_out(3 downto 2),
      DOC(1 downto 0) => mem_out(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
\mem_reg_0_7_6_11_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => of_cmd_wr_en_reg,
      I1 => p_0_in,
      I2 => po_coarse_enable_w_reg,
      I3 => \my_full_reg_n_0_[3]\,
      O => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
mem_reg_0_7_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rd_ptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rd_ptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rd_ptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wr_ptr(2 downto 0),
      DIA(1) => d_in(14),
      DIA(0) => d_in(14),
      DIB(1) => d_in(15),
      DIB(0) => d_in(15),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(73 downto 72),
      DOB(1 downto 0) => mem_out(75 downto 74),
      DOC(1 downto 0) => mem_out(77 downto 76),
      DOD(1 downto 0) => NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => \mem_reg_0_7_6_11_i_1__0_n_0\
    );
\my_empty0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr(1),
      O => my_empty0
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300FF02"
    )
        port map (
      I0 => my_empty0,
      I1 => po_coarse_enable_w_reg,
      I2 => \my_full_reg_n_0_[3]\,
      I3 => p_0_in,
      I4 => of_cmd_wr_en_reg,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => p_0_in,
      S => rstdiv0_sync_r1_reg_rep
    );
\my_full0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(2),
      I2 => wr_ptr(2),
      I3 => wr_ptr(1),
      I4 => wr_ptr(0),
      I5 => rd_ptr(1),
      O => my_full0
    );
\my_full[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033203000"
    )
        port map (
      I0 => my_full0,
      I1 => \rstdiv0_sync_r1_reg_rep__4\,
      I2 => of_cmd_wr_en_reg,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => po_coarse_enable_w_reg,
      I5 => p_0_in,
      O => \my_full[3]_i_1__3_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1__3_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_inst.out_fifo_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(29),
      I1 => p_0_in,
      O => pre_fifo_dout(11)
    );
\out_fifo_inst.out_fifo_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(28),
      I1 => p_0_in,
      O => pre_fifo_dout(10)
    );
\out_fifo_inst.out_fifo_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => mem_out(27),
      O => pre_fifo_dout(9)
    );
\out_fifo_inst.out_fifo_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => mem_out(26),
      O => pre_fifo_dout(8)
    );
\out_fifo_inst.out_fifo_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(0),
      I1 => p_0_in,
      I2 => mem_out(25),
      O => pre_fifo_dout(7)
    );
\out_fifo_inst.out_fifo_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(0),
      I1 => p_0_in,
      I2 => mem_out(24),
      O => pre_fifo_dout(6)
    );
\out_fifo_inst.out_fifo_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(39),
      I1 => p_0_in,
      O => pre_fifo_dout(21)
    );
\out_fifo_inst.out_fifo_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(38),
      I1 => p_0_in,
      O => pre_fifo_dout(20)
    );
\out_fifo_inst.out_fifo_i_18__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(37),
      I1 => p_0_in,
      O => pre_fifo_dout(19)
    );
\out_fifo_inst.out_fifo_i_19__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(36),
      I1 => p_0_in,
      O => pre_fifo_dout(18)
    );
\out_fifo_inst.out_fifo_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => of_cmd_wr_en_reg,
      I1 => po_coarse_enable_w_reg,
      I2 => p_0_in,
      O => of_wren
    );
\out_fifo_inst.out_fifo_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(1),
      I1 => p_0_in,
      I2 => mem_out(35),
      O => pre_fifo_dout(17)
    );
\out_fifo_inst.out_fifo_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(1),
      I1 => p_0_in,
      I2 => mem_out(34),
      O => pre_fifo_dout(16)
    );
\out_fifo_inst.out_fifo_i_22__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => mem_out(33),
      O => pre_fifo_dout(15)
    );
\out_fifo_inst.out_fifo_i_23__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => mem_out(32),
      O => pre_fifo_dout(14)
    );
\out_fifo_inst.out_fifo_i_24__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(5),
      I1 => p_0_in,
      I2 => mem_out(47),
      O => pre_fifo_dout(29)
    );
\out_fifo_inst.out_fifo_i_25__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(5),
      I1 => p_0_in,
      I2 => mem_out(46),
      O => pre_fifo_dout(28)
    );
\out_fifo_inst.out_fifo_i_26__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(4),
      I1 => p_0_in,
      I2 => mem_out(45),
      O => pre_fifo_dout(27)
    );
\out_fifo_inst.out_fifo_i_27__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(4),
      I1 => p_0_in,
      I2 => mem_out(44),
      O => pre_fifo_dout(26)
    );
\out_fifo_inst.out_fifo_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(3),
      I1 => p_0_in,
      I2 => mem_out(43),
      O => pre_fifo_dout(25)
    );
\out_fifo_inst.out_fifo_i_29__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(3),
      I1 => p_0_in,
      I2 => mem_out(42),
      O => pre_fifo_dout(24)
    );
\out_fifo_inst.out_fifo_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(7),
      I1 => p_0_in,
      O => pre_fifo_dout(5)
    );
\out_fifo_inst.out_fifo_i_30__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(2),
      I1 => p_0_in,
      I2 => mem_out(41),
      O => pre_fifo_dout(23)
    );
\out_fifo_inst.out_fifo_i_31__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(2),
      I1 => p_0_in,
      I2 => mem_out(40),
      O => pre_fifo_dout(22)
    );
\out_fifo_inst.out_fifo_i_32__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(9),
      I1 => p_0_in,
      I2 => mem_out(55),
      O => pre_fifo_dout(37)
    );
\out_fifo_inst.out_fifo_i_33__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(9),
      I1 => p_0_in,
      I2 => mem_out(54),
      O => pre_fifo_dout(36)
    );
\out_fifo_inst.out_fifo_i_34__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(8),
      I1 => p_0_in,
      I2 => mem_out(53),
      O => pre_fifo_dout(35)
    );
\out_fifo_inst.out_fifo_i_35__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(8),
      I1 => p_0_in,
      I2 => mem_out(52),
      O => pre_fifo_dout(34)
    );
\out_fifo_inst.out_fifo_i_36__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(7),
      I1 => p_0_in,
      I2 => mem_out(51),
      O => pre_fifo_dout(33)
    );
\out_fifo_inst.out_fifo_i_37__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(7),
      I1 => p_0_in,
      I2 => mem_out(50),
      O => pre_fifo_dout(32)
    );
\out_fifo_inst.out_fifo_i_38__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(6),
      I1 => p_0_in,
      I2 => mem_out(49),
      O => pre_fifo_dout(31)
    );
\out_fifo_inst.out_fifo_i_39__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(6),
      I1 => p_0_in,
      I2 => mem_out(48),
      O => pre_fifo_dout(30)
    );
\out_fifo_inst.out_fifo_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(6),
      I1 => p_0_in,
      O => pre_fifo_dout(4)
    );
\out_fifo_inst.out_fifo_i_40__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(63),
      I1 => p_0_in,
      O => pre_fifo_dout(45)
    );
\out_fifo_inst.out_fifo_i_41__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(62),
      I1 => p_0_in,
      O => pre_fifo_dout(44)
    );
\out_fifo_inst.out_fifo_i_42__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(61),
      I1 => p_0_in,
      O => pre_fifo_dout(43)
    );
\out_fifo_inst.out_fifo_i_43__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(60),
      I1 => p_0_in,
      O => pre_fifo_dout(42)
    );
\out_fifo_inst.out_fifo_i_44__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(11),
      I1 => p_0_in,
      I2 => mem_out(59),
      O => pre_fifo_dout(41)
    );
\out_fifo_inst.out_fifo_i_45__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(11),
      I1 => p_0_in,
      I2 => mem_out(58),
      O => pre_fifo_dout(40)
    );
\out_fifo_inst.out_fifo_i_46__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(10),
      I1 => p_0_in,
      I2 => mem_out(57),
      O => pre_fifo_dout(39)
    );
\out_fifo_inst.out_fifo_i_47__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(10),
      I1 => p_0_in,
      I2 => mem_out(56),
      O => pre_fifo_dout(38)
    );
\out_fifo_inst.out_fifo_i_48__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(71),
      I1 => p_0_in,
      O => pre_fifo_dout(53)
    );
\out_fifo_inst.out_fifo_i_49__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(70),
      I1 => p_0_in,
      O => pre_fifo_dout(52)
    );
\out_fifo_inst.out_fifo_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(5),
      I1 => p_0_in,
      O => pre_fifo_dout(3)
    );
\out_fifo_inst.out_fifo_i_50__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(69),
      I1 => p_0_in,
      O => pre_fifo_dout(51)
    );
\out_fifo_inst.out_fifo_i_51__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(68),
      I1 => p_0_in,
      O => pre_fifo_dout(50)
    );
\out_fifo_inst.out_fifo_i_52__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(13),
      I1 => p_0_in,
      I2 => mem_out(67),
      O => pre_fifo_dout(49)
    );
\out_fifo_inst.out_fifo_i_53__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(13),
      I1 => p_0_in,
      I2 => mem_out(66),
      O => pre_fifo_dout(48)
    );
\out_fifo_inst.out_fifo_i_54__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(12),
      I1 => p_0_in,
      I2 => mem_out(65),
      O => pre_fifo_dout(47)
    );
\out_fifo_inst.out_fifo_i_55__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(12),
      I1 => p_0_in,
      I2 => mem_out(64),
      O => pre_fifo_dout(46)
    );
\out_fifo_inst.out_fifo_i_56__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(77),
      I1 => p_0_in,
      O => pre_fifo_dout(59)
    );
\out_fifo_inst.out_fifo_i_57__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(76),
      I1 => p_0_in,
      O => pre_fifo_dout(58)
    );
\out_fifo_inst.out_fifo_i_58__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(15),
      I1 => p_0_in,
      I2 => mem_out(75),
      O => pre_fifo_dout(57)
    );
\out_fifo_inst.out_fifo_i_59__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(15),
      I1 => p_0_in,
      I2 => mem_out(74),
      O => pre_fifo_dout(56)
    );
\out_fifo_inst.out_fifo_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(4),
      I1 => p_0_in,
      O => pre_fifo_dout(2)
    );
\out_fifo_inst.out_fifo_i_60__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(14),
      I1 => p_0_in,
      I2 => mem_out(73),
      O => pre_fifo_dout(55)
    );
\out_fifo_inst.out_fifo_i_61__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_in(14),
      I1 => p_0_in,
      I2 => mem_out(72),
      O => pre_fifo_dout(54)
    );
\out_fifo_inst.out_fifo_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(3),
      I1 => p_0_in,
      O => pre_fifo_dout(1)
    );
\out_fifo_inst.out_fifo_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(2),
      I1 => p_0_in,
      O => pre_fifo_dout(0)
    );
\out_fifo_inst.out_fifo_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(31),
      I1 => p_0_in,
      O => pre_fifo_dout(13)
    );
\out_fifo_inst.out_fifo_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out(30),
      I1 => p_0_in,
      O => pre_fifo_dout(12)
    );
\rd_ptr[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => po_coarse_enable_w_reg,
      I1 => p_0_in,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1__8_n_0\
    );
\rd_ptr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => p_0_in,
      I2 => po_coarse_enable_w_reg,
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1__8_n_0\
    );
\rd_ptr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => p_0_in,
      I3 => po_coarse_enable_w_reg,
      I4 => rd_ptr(2),
      O => \rd_ptr[2]_i_1__4_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1__8_n_0\,
      Q => rd_ptr(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1__8_n_0\,
      Q => rd_ptr(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[2]_i_1__4_n_0\,
      Q => rd_ptr(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF4F10B0"
    )
        port map (
      I0 => po_coarse_enable_w_reg,
      I1 => p_0_in,
      I2 => of_cmd_wr_en_reg,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => wr_ptr(0),
      O => \wr_ptr[0]_i_1__9_n_0\
    );
\wr_ptr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF5F202000A0"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => \my_full_reg_n_0_[3]\,
      I2 => of_cmd_wr_en_reg,
      I3 => p_0_in,
      I4 => po_coarse_enable_w_reg,
      I5 => wr_ptr(1),
      O => \wr_ptr[1]_i_1__9_n_0\
    );
\wr_ptr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_en_1,
      I3 => wr_ptr(2),
      O => \wr_ptr[2]_i_1__5_n_0\
    );
\wr_ptr[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => of_cmd_wr_en_reg,
      I2 => p_0_in,
      I3 => po_coarse_enable_w_reg,
      O => wr_en_1
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__9_n_0\,
      Q => wr_ptr(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__9_n_0\,
      Q => wr_ptr(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[2]_i_1__5_n_0\,
      Q => wr_ptr(2),
      R => rstdiv0_sync_r1_reg_rep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr is
  port (
    cmplx_rd_data_valid_r_reg : out STD_LOGIC;
    cmplx_rd_data_valid_r_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \init_wr_data0_r_reg[28]\ : out STD_LOGIC;
    \init_wr_data1_r_reg[71]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \init_wr_data0_r_reg[30]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[32]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[34]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[64]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[66]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[68]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[70]\ : out STD_LOGIC;
    pause_r_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    cmplx_wr_done : in STD_LOGIC;
    \phy_init_r_reg[4]\ : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \valid_latency_reg[2]\ : in STD_LOGIC;
    \valid_latency_reg[1]\ : in STD_LOGIC;
    \valid_latency_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \valid_latency_reg[3]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \phy_init_r_reg[10]\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr : entity is "mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr is
  signal \addr_shftr_r_reg[32][0]_mux_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][0]_srl32__0_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][0]_srl32_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][0]_srl32_n_1\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][1]_mux_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][1]_srl32__0_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][1]_srl32_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][1]_srl32_n_1\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][2]_mux_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][2]_srl32__0_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][2]_srl32_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][2]_srl32_n_1\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][3]_mux_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][3]_srl32__0_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][3]_srl32_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][3]_srl32_n_1\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][4]_mux_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][4]_srl32__0_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][4]_srl32_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][4]_srl32_n_1\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][5]_mux_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][5]_srl32__0_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][5]_srl32_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][5]_srl32_n_1\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][6]_mux_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][6]_srl32__0_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][6]_srl32_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][6]_srl32_n_1\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][7]_mux_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][7]_srl32__0_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][7]_srl32_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][7]_srl32_n_1\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][8]_mux_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][8]_srl32__0_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][8]_srl32_n_0\ : STD_LOGIC;
  signal \addr_shftr_r_reg[32][8]_srl32_n_1\ : STD_LOGIC;
  signal cmplx_burst_bytes_ns : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \cmplx_burst_bytes_r[27]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[28]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[29]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[29]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[30]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[30]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[30]_i_4_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[31]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[32]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[32]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[33]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[33]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_10_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_11_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_12_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_13_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_14_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_15_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_16_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_17_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_18_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_19_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_20_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_21_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_22_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_23_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_24_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_25_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_26_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_27_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_4_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_5_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_8_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[34]_i_9_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_10_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_22_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_23_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_25_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_26_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_39_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_40_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_43_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_44_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_45_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_46_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_47_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_48_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_49_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_50_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_51_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_52_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_53_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_54_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_55_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_56_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_5_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_8_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r_reg[35]_i_4_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal cmplx_rd_data_valid_r_i_10_n_0 : STD_LOGIC;
  signal cmplx_rd_data_valid_r_i_11_n_0 : STD_LOGIC;
  signal cmplx_rd_data_valid_r_i_12_n_0 : STD_LOGIC;
  signal cmplx_rd_data_valid_r_i_13_n_0 : STD_LOGIC;
  signal cmplx_rd_data_valid_r_i_4_n_0 : STD_LOGIC;
  signal cmplx_rd_data_valid_r_i_5_n_0 : STD_LOGIC;
  signal cmplx_rd_data_valid_r_i_8_n_0 : STD_LOGIC;
  signal cmplx_rd_data_valid_r_i_9_n_0 : STD_LOGIC;
  signal \data_valid_shftr_r_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \data_valid_shftr_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_valid_shftr_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \^init_wr_data1_r_reg[71]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \rd_addr_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_addr_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_addr_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_addr_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_addr_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_addr_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_addr_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_addr_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_addr_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \victim_shftr_r__127\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[10]_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[11]_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[12]_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[13]_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[14]_15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[15]_16\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[16]_17\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[17]_18\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[18]_19\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[19]_20\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[1]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[20]_21\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[21]_22\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[22]_23\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[23]_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[24]_25\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[25]_26\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[26]_27\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[27]_28\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[28]_29\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[29]_30\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[2]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[30]_31\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[31]_32\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[32]_33\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[3]_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[4]_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[5]_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[6]_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[7]_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[8]_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \victim_shftr_r_reg[9]_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wr_done_shftr_r_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \NLW_addr_shftr_r_reg[32][0]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_addr_shftr_r_reg[32][1]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_addr_shftr_r_reg[32][2]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_addr_shftr_r_reg[32][3]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_addr_shftr_r_reg[32][4]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_addr_shftr_r_reg[32][5]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_addr_shftr_r_reg[32][6]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_addr_shftr_r_reg[32][7]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_addr_shftr_r_reg[32][8]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \addr_shftr_r_reg[32][0]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name : string;
  attribute srl_name of \addr_shftr_r_reg[32][0]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][0]_srl32 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][0]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][0]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][0]_srl32__0 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][1]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][1]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][1]_srl32 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][1]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][1]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][1]_srl32__0 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][2]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][2]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][2]_srl32 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][2]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][2]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][2]_srl32__0 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][3]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][3]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][3]_srl32 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][3]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][3]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][3]_srl32__0 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][4]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][4]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][4]_srl32 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][4]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][4]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][4]_srl32__0 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][5]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][5]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][5]_srl32 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][5]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][5]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][5]_srl32__0 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][6]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][6]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][6]_srl32 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][6]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][6]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][6]_srl32__0 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][7]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][7]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][7]_srl32 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][7]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][7]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][7]_srl32__0 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][8]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][8]_srl32\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][8]_srl32 ";
  attribute srl_bus_name of \addr_shftr_r_reg[32][8]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] ";
  attribute srl_name of \addr_shftr_r_reg[32][8]_srl32__0\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][8]_srl32__0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmplx_burst_bytes_r[29]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cmplx_burst_bytes_r[32]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cmplx_burst_bytes_r[33]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cmplx_burst_bytes_r[34]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cmplx_burst_bytes_r[34]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cmplx_burst_bytes_r[35]_i_8\ : label is "soft_lutpair7";
  attribute srl_bus_name of \data_valid_shftr_r_reg[1]_srl2\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/data_valid_shftr_r_reg ";
  attribute srl_name of \data_valid_shftr_r_reg[1]_srl2\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/data_valid_shftr_r_reg[1]_srl2 ";
  attribute srl_bus_name of \wr_done_shftr_r_reg[2]_srl2\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/wr_done_shftr_r_reg ";
  attribute srl_name of \wr_done_shftr_r_reg[2]_srl2\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/wr_done_shftr_r_reg[2]_srl2 ";
begin
  \init_wr_data1_r_reg[71]\(35 downto 0) <= \^init_wr_data1_r_reg[71]\(35 downto 0);
\addr_shftr_r_reg[32][0]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_shftr_r_reg[32][0]_srl32_n_0\,
      I1 => \addr_shftr_r_reg[32][0]_srl32__0_n_0\,
      O => \addr_shftr_r_reg[32][0]_mux_n_0\,
      S => addr(4)
    );
\addr_shftr_r_reg[32][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => Q(0),
      Q => \addr_shftr_r_reg[32][0]_srl32_n_0\,
      Q31 => \addr_shftr_r_reg[32][0]_srl32_n_1\
    );
\addr_shftr_r_reg[32][0]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => \addr_shftr_r_reg[32][0]_srl32_n_1\,
      Q => \addr_shftr_r_reg[32][0]_srl32__0_n_0\,
      Q31 => \NLW_addr_shftr_r_reg[32][0]_srl32__0_Q31_UNCONNECTED\
    );
\addr_shftr_r_reg[32][1]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_shftr_r_reg[32][1]_srl32_n_0\,
      I1 => \addr_shftr_r_reg[32][1]_srl32__0_n_0\,
      O => \addr_shftr_r_reg[32][1]_mux_n_0\,
      S => addr(4)
    );
\addr_shftr_r_reg[32][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => Q(1),
      Q => \addr_shftr_r_reg[32][1]_srl32_n_0\,
      Q31 => \addr_shftr_r_reg[32][1]_srl32_n_1\
    );
\addr_shftr_r_reg[32][1]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => \addr_shftr_r_reg[32][1]_srl32_n_1\,
      Q => \addr_shftr_r_reg[32][1]_srl32__0_n_0\,
      Q31 => \NLW_addr_shftr_r_reg[32][1]_srl32__0_Q31_UNCONNECTED\
    );
\addr_shftr_r_reg[32][2]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_shftr_r_reg[32][2]_srl32_n_0\,
      I1 => \addr_shftr_r_reg[32][2]_srl32__0_n_0\,
      O => \addr_shftr_r_reg[32][2]_mux_n_0\,
      S => addr(4)
    );
\addr_shftr_r_reg[32][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => Q(2),
      Q => \addr_shftr_r_reg[32][2]_srl32_n_0\,
      Q31 => \addr_shftr_r_reg[32][2]_srl32_n_1\
    );
\addr_shftr_r_reg[32][2]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => \addr_shftr_r_reg[32][2]_srl32_n_1\,
      Q => \addr_shftr_r_reg[32][2]_srl32__0_n_0\,
      Q31 => \NLW_addr_shftr_r_reg[32][2]_srl32__0_Q31_UNCONNECTED\
    );
\addr_shftr_r_reg[32][3]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_shftr_r_reg[32][3]_srl32_n_0\,
      I1 => \addr_shftr_r_reg[32][3]_srl32__0_n_0\,
      O => \addr_shftr_r_reg[32][3]_mux_n_0\,
      S => addr(4)
    );
\addr_shftr_r_reg[32][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => Q(3),
      Q => \addr_shftr_r_reg[32][3]_srl32_n_0\,
      Q31 => \addr_shftr_r_reg[32][3]_srl32_n_1\
    );
\addr_shftr_r_reg[32][3]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => \addr_shftr_r_reg[32][3]_srl32_n_1\,
      Q => \addr_shftr_r_reg[32][3]_srl32__0_n_0\,
      Q31 => \NLW_addr_shftr_r_reg[32][3]_srl32__0_Q31_UNCONNECTED\
    );
\addr_shftr_r_reg[32][4]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_shftr_r_reg[32][4]_srl32_n_0\,
      I1 => \addr_shftr_r_reg[32][4]_srl32__0_n_0\,
      O => \addr_shftr_r_reg[32][4]_mux_n_0\,
      S => addr(4)
    );
\addr_shftr_r_reg[32][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => Q(4),
      Q => \addr_shftr_r_reg[32][4]_srl32_n_0\,
      Q31 => \addr_shftr_r_reg[32][4]_srl32_n_1\
    );
\addr_shftr_r_reg[32][4]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => \addr_shftr_r_reg[32][4]_srl32_n_1\,
      Q => \addr_shftr_r_reg[32][4]_srl32__0_n_0\,
      Q31 => \NLW_addr_shftr_r_reg[32][4]_srl32__0_Q31_UNCONNECTED\
    );
\addr_shftr_r_reg[32][5]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_shftr_r_reg[32][5]_srl32_n_0\,
      I1 => \addr_shftr_r_reg[32][5]_srl32__0_n_0\,
      O => \addr_shftr_r_reg[32][5]_mux_n_0\,
      S => addr(4)
    );
\addr_shftr_r_reg[32][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => Q(5),
      Q => \addr_shftr_r_reg[32][5]_srl32_n_0\,
      Q31 => \addr_shftr_r_reg[32][5]_srl32_n_1\
    );
\addr_shftr_r_reg[32][5]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => \addr_shftr_r_reg[32][5]_srl32_n_1\,
      Q => \addr_shftr_r_reg[32][5]_srl32__0_n_0\,
      Q31 => \NLW_addr_shftr_r_reg[32][5]_srl32__0_Q31_UNCONNECTED\
    );
\addr_shftr_r_reg[32][6]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_shftr_r_reg[32][6]_srl32_n_0\,
      I1 => \addr_shftr_r_reg[32][6]_srl32__0_n_0\,
      O => \addr_shftr_r_reg[32][6]_mux_n_0\,
      S => addr(4)
    );
\addr_shftr_r_reg[32][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => Q(6),
      Q => \addr_shftr_r_reg[32][6]_srl32_n_0\,
      Q31 => \addr_shftr_r_reg[32][6]_srl32_n_1\
    );
\addr_shftr_r_reg[32][6]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => \addr_shftr_r_reg[32][6]_srl32_n_1\,
      Q => \addr_shftr_r_reg[32][6]_srl32__0_n_0\,
      Q31 => \NLW_addr_shftr_r_reg[32][6]_srl32__0_Q31_UNCONNECTED\
    );
\addr_shftr_r_reg[32][7]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_shftr_r_reg[32][7]_srl32_n_0\,
      I1 => \addr_shftr_r_reg[32][7]_srl32__0_n_0\,
      O => \addr_shftr_r_reg[32][7]_mux_n_0\,
      S => addr(4)
    );
\addr_shftr_r_reg[32][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => Q(7),
      Q => \addr_shftr_r_reg[32][7]_srl32_n_0\,
      Q31 => \addr_shftr_r_reg[32][7]_srl32_n_1\
    );
\addr_shftr_r_reg[32][7]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => \addr_shftr_r_reg[32][7]_srl32_n_1\,
      Q => \addr_shftr_r_reg[32][7]_srl32__0_n_0\,
      Q31 => \NLW_addr_shftr_r_reg[32][7]_srl32__0_Q31_UNCONNECTED\
    );
\addr_shftr_r_reg[32][8]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_shftr_r_reg[32][8]_srl32_n_0\,
      I1 => \addr_shftr_r_reg[32][8]_srl32__0_n_0\,
      O => \addr_shftr_r_reg[32][8]_mux_n_0\,
      S => addr(4)
    );
\addr_shftr_r_reg[32][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => Q(8),
      Q => \addr_shftr_r_reg[32][8]_srl32_n_0\,
      Q31 => \addr_shftr_r_reg[32][8]_srl32_n_1\
    );
\addr_shftr_r_reg[32][8]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 1) => addr(3 downto 0),
      A(0) => \valid_latency_reg[4]\(0),
      CE => '1',
      CLK => CLK,
      D => \addr_shftr_r_reg[32][8]_srl32_n_1\,
      Q => \addr_shftr_r_reg[32][8]_srl32__0_n_0\,
      Q31 => \NLW_addr_shftr_r_reg[32][8]_srl32__0_Q31_UNCONNECTED\
    );
\cmplx_burst_bytes_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[8]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[27]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[8]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(0)
    );
\cmplx_burst_bytes_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[17]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[28]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[17]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(10)
    );
\cmplx_burst_bytes_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[17]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[29]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[17]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(11)
    );
\cmplx_burst_bytes_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[17]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[30]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[17]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(12)
    );
\cmplx_burst_bytes_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[17]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[31]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[17]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(13)
    );
\cmplx_burst_bytes_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[17]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[32]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[17]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(14)
    );
\cmplx_burst_bytes_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[17]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[33]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[17]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(15)
    );
\cmplx_burst_bytes_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[17]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[17]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(16)
    );
\cmplx_burst_bytes_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[17]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[35]_i_3_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[17]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(17)
    );
\cmplx_burst_bytes_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[26]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[27]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[26]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(18)
    );
\cmplx_burst_bytes_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[26]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[28]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[26]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(19)
    );
\cmplx_burst_bytes_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[8]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[28]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[8]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(1)
    );
\cmplx_burst_bytes_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[26]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[29]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[26]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(20)
    );
\cmplx_burst_bytes_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[26]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[30]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[26]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(21)
    );
\cmplx_burst_bytes_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[26]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[31]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[26]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(22)
    );
\cmplx_burst_bytes_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[26]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[32]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[26]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(23)
    );
\cmplx_burst_bytes_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[26]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[33]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[26]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(24)
    );
\cmplx_burst_bytes_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[26]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[26]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(25)
    );
\cmplx_burst_bytes_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[26]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[35]_i_3_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[26]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(26)
    );
\cmplx_burst_bytes_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[35]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[27]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[35]_i_4_n_0\,
      O => cmplx_burst_bytes_ns(27)
    );
\cmplx_burst_bytes_r[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002FF0200"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[30]_i_3_n_0\,
      I1 => \victim_shftr_r_reg[2]_3\(0),
      I2 => \victim_shftr_r_reg[2]_3\(1),
      I3 => \phy_init_r_reg[4]\,
      I4 => \cmplx_burst_bytes_r[30]_i_4_n_0\,
      I5 => \cmplx_burst_bytes_r[35]_i_10_n_0\,
      O => \cmplx_burst_bytes_r[27]_i_2_n_0\
    );
\cmplx_burst_bytes_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[35]_i_4_n_0\,
      I1 => \cmplx_burst_bytes_r[28]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[35]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(28)
    );
\cmplx_burst_bytes_r[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F707F7F7F7F7F7F"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[32]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[30]_i_3_n_0\,
      I2 => \phy_init_r_reg[4]\,
      I3 => \victim_shftr_r__127\(1),
      I4 => \cmplx_burst_bytes_r[30]_i_4_n_0\,
      I5 => \victim_shftr_r__127\(0),
      O => \cmplx_burst_bytes_r[28]_i_2_n_0\
    );
\cmplx_burst_bytes_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[35]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[29]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[35]_i_4_n_0\,
      O => cmplx_burst_bytes_ns(29)
    );
\cmplx_burst_bytes_r[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[29]_i_3_n_0\,
      I1 => \phy_init_r_reg[4]\,
      I2 => \cmplx_burst_bytes_r[30]_i_4_n_0\,
      I3 => \victim_shftr_r__127\(1),
      I4 => \victim_shftr_r__127\(0),
      O => \cmplx_burst_bytes_r[29]_i_2_n_0\
    );
\cmplx_burst_bytes_r[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \victim_shftr_r_reg[2]_3\(2),
      I1 => \victim_shftr_r_reg[2]_3\(3),
      I2 => \victim_shftr_r_reg[2]_3\(1),
      I3 => \victim_shftr_r_reg[2]_3\(0),
      O => \cmplx_burst_bytes_r[29]_i_3_n_0\
    );
\cmplx_burst_bytes_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[8]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[29]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[8]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(2)
    );
\cmplx_burst_bytes_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[35]_i_4_n_0\,
      I1 => \cmplx_burst_bytes_r[30]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[35]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(30)
    );
\cmplx_burst_bytes_r[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F7F7F7F7F"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[34]_i_4_n_0\,
      I1 => \cmplx_burst_bytes_r[30]_i_3_n_0\,
      I2 => \phy_init_r_reg[4]\,
      I3 => \cmplx_burst_bytes_r[30]_i_4_n_0\,
      I4 => \victim_shftr_r__127\(0),
      I5 => \victim_shftr_r__127\(1),
      O => \cmplx_burst_bytes_r[30]_i_2_n_0\
    );
\cmplx_burst_bytes_r[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \victim_shftr_r_reg[2]_3\(3),
      I1 => \victim_shftr_r_reg[2]_3\(2),
      O => \cmplx_burst_bytes_r[30]_i_3_n_0\
    );
\cmplx_burst_bytes_r[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \victim_shftr_r__127\(3),
      I1 => \victim_shftr_r__127\(2),
      O => \cmplx_burst_bytes_r[30]_i_4_n_0\
    );
\cmplx_burst_bytes_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[35]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[31]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[35]_i_4_n_0\,
      O => cmplx_burst_bytes_ns(31)
    );
\cmplx_burst_bytes_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000100010001FF"
    )
        port map (
      I0 => \victim_shftr_r_reg[2]_3\(0),
      I1 => \victim_shftr_r_reg[2]_3\(1),
      I2 => \cmplx_burst_bytes_r[34]_i_3_n_0\,
      I3 => \phy_init_r_reg[4]\,
      I4 => \cmplx_burst_bytes_r[35]_i_10_n_0\,
      I5 => \cmplx_burst_bytes_r[34]_i_5_n_0\,
      O => \cmplx_burst_bytes_r[31]_i_2_n_0\
    );
\cmplx_burst_bytes_r[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[35]_i_4_n_0\,
      I1 => \cmplx_burst_bytes_r[32]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[35]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(32)
    );
\cmplx_burst_bytes_r[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BFBFBFBF"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[34]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[32]_i_3_n_0\,
      I2 => \phy_init_r_reg[4]\,
      I3 => \victim_shftr_r__127\(1),
      I4 => \cmplx_burst_bytes_r[34]_i_5_n_0\,
      I5 => \victim_shftr_r__127\(0),
      O => \cmplx_burst_bytes_r[32]_i_2_n_0\
    );
\cmplx_burst_bytes_r[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \victim_shftr_r_reg[2]_3\(0),
      I1 => \victim_shftr_r_reg[2]_3\(1),
      O => \cmplx_burst_bytes_r[32]_i_3_n_0\
    );
\cmplx_burst_bytes_r[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[35]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[33]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[35]_i_4_n_0\,
      O => cmplx_burst_bytes_ns(33)
    );
\cmplx_burst_bytes_r[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[33]_i_3_n_0\,
      I1 => \phy_init_r_reg[4]\,
      I2 => \victim_shftr_r__127\(1),
      I3 => \cmplx_burst_bytes_r[34]_i_5_n_0\,
      I4 => \victim_shftr_r__127\(0),
      O => \cmplx_burst_bytes_r[33]_i_2_n_0\
    );
\cmplx_burst_bytes_r[33]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \victim_shftr_r_reg[2]_3\(1),
      I1 => \victim_shftr_r_reg[2]_3\(3),
      I2 => \victim_shftr_r_reg[2]_3\(2),
      I3 => \victim_shftr_r_reg[2]_3\(0),
      O => \cmplx_burst_bytes_r[33]_i_3_n_0\
    );
\cmplx_burst_bytes_r[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[35]_i_4_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[35]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(34)
    );
\cmplx_burst_bytes_r[34]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[34]_i_20_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_21_n_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \cmplx_burst_bytes_r[34]_i_22_n_0\,
      I5 => \cmplx_burst_bytes_r[34]_i_23_n_0\,
      O => \cmplx_burst_bytes_r[34]_i_10_n_0\
    );
\cmplx_burst_bytes_r[34]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[34]_i_24_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_25_n_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \cmplx_burst_bytes_r[34]_i_26_n_0\,
      I5 => \cmplx_burst_bytes_r[34]_i_27_n_0\,
      O => \cmplx_burst_bytes_r[34]_i_11_n_0\
    );
\cmplx_burst_bytes_r[34]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[4]_5\(0),
      I1 => \victim_shftr_r_reg[6]_7\(0),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[5]_6\(0),
      I5 => \victim_shftr_r_reg[7]_8\(0),
      O => \cmplx_burst_bytes_r[34]_i_12_n_0\
    );
\cmplx_burst_bytes_r[34]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[12]_13\(0),
      I1 => \victim_shftr_r_reg[14]_15\(0),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[13]_14\(0),
      I5 => \victim_shftr_r_reg[15]_16\(0),
      O => \cmplx_burst_bytes_r[34]_i_13_n_0\
    );
\cmplx_burst_bytes_r[34]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => D(0),
      I1 => \victim_shftr_r_reg[2]_3\(0),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[1]_2\(0),
      I5 => \victim_shftr_r_reg[3]_4\(0),
      O => \cmplx_burst_bytes_r[34]_i_14_n_0\
    );
\cmplx_burst_bytes_r[34]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[8]_9\(0),
      I1 => \victim_shftr_r_reg[10]_11\(0),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[9]_10\(0),
      I5 => \victim_shftr_r_reg[11]_12\(0),
      O => \cmplx_burst_bytes_r[34]_i_15_n_0\
    );
\cmplx_burst_bytes_r[34]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[20]_21\(0),
      I1 => \victim_shftr_r_reg[22]_23\(0),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[21]_22\(0),
      I5 => \victim_shftr_r_reg[23]_24\(0),
      O => \cmplx_burst_bytes_r[34]_i_16_n_0\
    );
\cmplx_burst_bytes_r[34]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[28]_29\(0),
      I1 => \victim_shftr_r_reg[30]_31\(0),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[29]_30\(0),
      I5 => \victim_shftr_r_reg[31]_32\(0),
      O => \cmplx_burst_bytes_r[34]_i_17_n_0\
    );
\cmplx_burst_bytes_r[34]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[16]_17\(0),
      I1 => \victim_shftr_r_reg[18]_19\(0),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[17]_18\(0),
      I5 => \victim_shftr_r_reg[19]_20\(0),
      O => \cmplx_burst_bytes_r[34]_i_18_n_0\
    );
\cmplx_burst_bytes_r[34]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[24]_25\(0),
      I1 => \victim_shftr_r_reg[26]_27\(0),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[25]_26\(0),
      I5 => \victim_shftr_r_reg[27]_28\(0),
      O => \cmplx_burst_bytes_r[34]_i_19_n_0\
    );
\cmplx_burst_bytes_r[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFBFBFBF"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[34]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_4_n_0\,
      I2 => \phy_init_r_reg[4]\,
      I3 => \cmplx_burst_bytes_r[34]_i_5_n_0\,
      I4 => \victim_shftr_r__127\(0),
      I5 => \victim_shftr_r__127\(1),
      O => \cmplx_burst_bytes_r[34]_i_2_n_0\
    );
\cmplx_burst_bytes_r[34]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[4]_5\(1),
      I1 => \victim_shftr_r_reg[6]_7\(1),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[5]_6\(1),
      I5 => \victim_shftr_r_reg[7]_8\(1),
      O => \cmplx_burst_bytes_r[34]_i_20_n_0\
    );
\cmplx_burst_bytes_r[34]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[12]_13\(1),
      I1 => \victim_shftr_r_reg[14]_15\(1),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[13]_14\(1),
      I5 => \victim_shftr_r_reg[15]_16\(1),
      O => \cmplx_burst_bytes_r[34]_i_21_n_0\
    );
\cmplx_burst_bytes_r[34]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => D(1),
      I1 => \victim_shftr_r_reg[2]_3\(1),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[1]_2\(1),
      I5 => \victim_shftr_r_reg[3]_4\(1),
      O => \cmplx_burst_bytes_r[34]_i_22_n_0\
    );
\cmplx_burst_bytes_r[34]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[8]_9\(1),
      I1 => \victim_shftr_r_reg[10]_11\(1),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[9]_10\(1),
      I5 => \victim_shftr_r_reg[11]_12\(1),
      O => \cmplx_burst_bytes_r[34]_i_23_n_0\
    );
\cmplx_burst_bytes_r[34]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[20]_21\(1),
      I1 => \victim_shftr_r_reg[22]_23\(1),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[21]_22\(1),
      I5 => \victim_shftr_r_reg[23]_24\(1),
      O => \cmplx_burst_bytes_r[34]_i_24_n_0\
    );
\cmplx_burst_bytes_r[34]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[28]_29\(1),
      I1 => \victim_shftr_r_reg[30]_31\(1),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[29]_30\(1),
      I5 => \victim_shftr_r_reg[31]_32\(1),
      O => \cmplx_burst_bytes_r[34]_i_25_n_0\
    );
\cmplx_burst_bytes_r[34]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[16]_17\(1),
      I1 => \victim_shftr_r_reg[18]_19\(1),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[17]_18\(1),
      I5 => \victim_shftr_r_reg[19]_20\(1),
      O => \cmplx_burst_bytes_r[34]_i_26_n_0\
    );
\cmplx_burst_bytes_r[34]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[24]_25\(1),
      I1 => \victim_shftr_r_reg[26]_27\(1),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[25]_26\(1),
      I5 => \victim_shftr_r_reg[27]_28\(1),
      O => \cmplx_burst_bytes_r[34]_i_27_n_0\
    );
\cmplx_burst_bytes_r[34]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \victim_shftr_r_reg[2]_3\(3),
      I1 => \victim_shftr_r_reg[2]_3\(2),
      O => \cmplx_burst_bytes_r[34]_i_3_n_0\
    );
\cmplx_burst_bytes_r[34]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \victim_shftr_r_reg[2]_3\(0),
      I1 => \victim_shftr_r_reg[2]_3\(1),
      O => \cmplx_burst_bytes_r[34]_i_4_n_0\
    );
\cmplx_burst_bytes_r[34]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \victim_shftr_r__127\(3),
      I1 => \victim_shftr_r__127\(2),
      O => \cmplx_burst_bytes_r[34]_i_5_n_0\
    );
\cmplx_burst_bytes_r[34]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCA0CCA"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[34]_i_8_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_9_n_0\,
      I2 => \valid_latency_reg[4]\(2),
      I3 => \valid_latency_reg[3]\,
      I4 => \victim_shftr_r_reg[32]_33\(0),
      O => \victim_shftr_r__127\(0)
    );
\cmplx_burst_bytes_r[34]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCA0CCA"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[34]_i_10_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_11_n_0\,
      I2 => \valid_latency_reg[4]\(2),
      I3 => \valid_latency_reg[3]\,
      I4 => \victim_shftr_r_reg[32]_33\(1),
      O => \victim_shftr_r__127\(1)
    );
\cmplx_burst_bytes_r[34]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[34]_i_12_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_13_n_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \cmplx_burst_bytes_r[34]_i_14_n_0\,
      I5 => \cmplx_burst_bytes_r[34]_i_15_n_0\,
      O => \cmplx_burst_bytes_r[34]_i_8_n_0\
    );
\cmplx_burst_bytes_r[34]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[34]_i_16_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_17_n_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \cmplx_burst_bytes_r[34]_i_18_n_0\,
      I5 => \cmplx_burst_bytes_r[34]_i_19_n_0\,
      O => \cmplx_burst_bytes_r[34]_i_9_n_0\
    );
\cmplx_burst_bytes_r[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[35]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[35]_i_3_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[35]_i_4_n_0\,
      O => cmplx_burst_bytes_ns(35)
    );
\cmplx_burst_bytes_r[35]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \victim_shftr_r__127\(1),
      I1 => \victim_shftr_r__127\(0),
      O => \cmplx_burst_bytes_r[35]_i_10_n_0\
    );
\cmplx_burst_bytes_r[35]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCA0CCA"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_25_n_0\,
      I1 => \cmplx_burst_bytes_r[35]_i_26_n_0\,
      I2 => \valid_latency_reg[4]\(2),
      I3 => \valid_latency_reg[3]\,
      I4 => \victim_shftr_r_reg[32]_33\(2),
      O => \victim_shftr_r__127\(2)
    );
\cmplx_burst_bytes_r[35]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_addr_r_reg_n_0_[8]\,
      I1 => p_0_in(0),
      I2 => Q(8),
      O => sel(7)
    );
\cmplx_burst_bytes_r[35]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_addr_r_reg_n_0_[7]\,
      I1 => p_0_in(0),
      I2 => Q(7),
      O => sel(6)
    );
\cmplx_burst_bytes_r[35]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_39_n_0\,
      I1 => \cmplx_burst_bytes_r[35]_i_40_n_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \cmplx_burst_bytes_r[35]_i_43_n_0\,
      I5 => \cmplx_burst_bytes_r[35]_i_44_n_0\,
      O => \cmplx_burst_bytes_r[35]_i_22_n_0\
    );
\cmplx_burst_bytes_r[35]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_45_n_0\,
      I1 => \cmplx_burst_bytes_r[35]_i_46_n_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \cmplx_burst_bytes_r[35]_i_47_n_0\,
      I5 => \cmplx_burst_bytes_r[35]_i_48_n_0\,
      O => \cmplx_burst_bytes_r[35]_i_23_n_0\
    );
\cmplx_burst_bytes_r[35]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_49_n_0\,
      I1 => \cmplx_burst_bytes_r[35]_i_50_n_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \cmplx_burst_bytes_r[35]_i_51_n_0\,
      I5 => \cmplx_burst_bytes_r[35]_i_52_n_0\,
      O => \cmplx_burst_bytes_r[35]_i_25_n_0\
    );
\cmplx_burst_bytes_r[35]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_53_n_0\,
      I1 => \cmplx_burst_bytes_r[35]_i_54_n_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \cmplx_burst_bytes_r[35]_i_55_n_0\,
      I5 => \cmplx_burst_bytes_r[35]_i_56_n_0\,
      O => \cmplx_burst_bytes_r[35]_i_26_n_0\
    );
\cmplx_burst_bytes_r[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_8_n_0\,
      I1 => \phy_init_r_reg[4]\,
      I2 => \victim_shftr_r__127\(3),
      I3 => \cmplx_burst_bytes_r[35]_i_10_n_0\,
      I4 => \victim_shftr_r__127\(2),
      O => \cmplx_burst_bytes_r[35]_i_3_n_0\
    );
\cmplx_burst_bytes_r[35]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_addr_r_reg_n_0_[1]\,
      I1 => p_0_in(0),
      I2 => Q(1),
      O => sel(0)
    );
\cmplx_burst_bytes_r[35]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_addr_r_reg_n_0_[3]\,
      I1 => p_0_in(0),
      I2 => Q(3),
      O => sel(2)
    );
\cmplx_burst_bytes_r[35]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_addr_r_reg_n_0_[2]\,
      I1 => p_0_in(0),
      I2 => Q(2),
      O => sel(1)
    );
\cmplx_burst_bytes_r[35]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_addr_r_reg_n_0_[4]\,
      I1 => p_0_in(0),
      I2 => Q(4),
      O => sel(3)
    );
\cmplx_burst_bytes_r[35]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_addr_r_reg_n_0_[5]\,
      I1 => p_0_in(0),
      I2 => Q(5),
      O => sel(4)
    );
\cmplx_burst_bytes_r[35]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_addr_r_reg_n_0_[6]\,
      I1 => p_0_in(0),
      I2 => Q(6),
      O => sel(5)
    );
\cmplx_burst_bytes_r[35]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[4]_5\(3),
      I1 => \victim_shftr_r_reg[6]_7\(3),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[5]_6\(3),
      I5 => \victim_shftr_r_reg[7]_8\(3),
      O => \cmplx_burst_bytes_r[35]_i_39_n_0\
    );
\cmplx_burst_bytes_r[35]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[12]_13\(3),
      I1 => \victim_shftr_r_reg[14]_15\(3),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[13]_14\(3),
      I5 => \victim_shftr_r_reg[15]_16\(3),
      O => \cmplx_burst_bytes_r[35]_i_40_n_0\
    );
\cmplx_burst_bytes_r[35]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => D(3),
      I1 => \victim_shftr_r_reg[2]_3\(3),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[1]_2\(3),
      I5 => \victim_shftr_r_reg[3]_4\(3),
      O => \cmplx_burst_bytes_r[35]_i_43_n_0\
    );
\cmplx_burst_bytes_r[35]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[8]_9\(3),
      I1 => \victim_shftr_r_reg[10]_11\(3),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[9]_10\(3),
      I5 => \victim_shftr_r_reg[11]_12\(3),
      O => \cmplx_burst_bytes_r[35]_i_44_n_0\
    );
\cmplx_burst_bytes_r[35]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[20]_21\(3),
      I1 => \victim_shftr_r_reg[22]_23\(3),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[21]_22\(3),
      I5 => \victim_shftr_r_reg[23]_24\(3),
      O => \cmplx_burst_bytes_r[35]_i_45_n_0\
    );
\cmplx_burst_bytes_r[35]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[28]_29\(3),
      I1 => \victim_shftr_r_reg[30]_31\(3),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[29]_30\(3),
      I5 => \victim_shftr_r_reg[31]_32\(3),
      O => \cmplx_burst_bytes_r[35]_i_46_n_0\
    );
\cmplx_burst_bytes_r[35]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[16]_17\(3),
      I1 => \victim_shftr_r_reg[18]_19\(3),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[17]_18\(3),
      I5 => \victim_shftr_r_reg[19]_20\(3),
      O => \cmplx_burst_bytes_r[35]_i_47_n_0\
    );
\cmplx_burst_bytes_r[35]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[24]_25\(3),
      I1 => \victim_shftr_r_reg[26]_27\(3),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[25]_26\(3),
      I5 => \victim_shftr_r_reg[27]_28\(3),
      O => \cmplx_burst_bytes_r[35]_i_48_n_0\
    );
\cmplx_burst_bytes_r[35]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[4]_5\(2),
      I1 => \victim_shftr_r_reg[6]_7\(2),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[5]_6\(2),
      I5 => \victim_shftr_r_reg[7]_8\(2),
      O => \cmplx_burst_bytes_r[35]_i_49_n_0\
    );
\cmplx_burst_bytes_r[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \rd_addr_r_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => Q(0),
      O => \cmplx_burst_bytes_r[35]_i_5_n_0\
    );
\cmplx_burst_bytes_r[35]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[12]_13\(2),
      I1 => \victim_shftr_r_reg[14]_15\(2),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[13]_14\(2),
      I5 => \victim_shftr_r_reg[15]_16\(2),
      O => \cmplx_burst_bytes_r[35]_i_50_n_0\
    );
\cmplx_burst_bytes_r[35]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => D(2),
      I1 => \victim_shftr_r_reg[2]_3\(2),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[1]_2\(2),
      I5 => \victim_shftr_r_reg[3]_4\(2),
      O => \cmplx_burst_bytes_r[35]_i_51_n_0\
    );
\cmplx_burst_bytes_r[35]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[8]_9\(2),
      I1 => \victim_shftr_r_reg[10]_11\(2),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[9]_10\(2),
      I5 => \victim_shftr_r_reg[11]_12\(2),
      O => \cmplx_burst_bytes_r[35]_i_52_n_0\
    );
\cmplx_burst_bytes_r[35]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[20]_21\(2),
      I1 => \victim_shftr_r_reg[22]_23\(2),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[21]_22\(2),
      I5 => \victim_shftr_r_reg[23]_24\(2),
      O => \cmplx_burst_bytes_r[35]_i_53_n_0\
    );
\cmplx_burst_bytes_r[35]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[28]_29\(2),
      I1 => \victim_shftr_r_reg[30]_31\(2),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[29]_30\(2),
      I5 => \victim_shftr_r_reg[31]_32\(2),
      O => \cmplx_burst_bytes_r[35]_i_54_n_0\
    );
\cmplx_burst_bytes_r[35]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[16]_17\(2),
      I1 => \victim_shftr_r_reg[18]_19\(2),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[17]_18\(2),
      I5 => \victim_shftr_r_reg[19]_20\(2),
      O => \cmplx_burst_bytes_r[35]_i_55_n_0\
    );
\cmplx_burst_bytes_r[35]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \victim_shftr_r_reg[24]_25\(2),
      I1 => \victim_shftr_r_reg[26]_27\(2),
      I2 => \valid_latency_reg[4]\(0),
      I3 => \valid_latency_reg[4]\(1),
      I4 => \victim_shftr_r_reg[25]_26\(2),
      I5 => \victim_shftr_r_reg[27]_28\(2),
      O => \cmplx_burst_bytes_r[35]_i_56_n_0\
    );
\cmplx_burst_bytes_r[35]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \victim_shftr_r_reg[2]_3\(3),
      I1 => \victim_shftr_r_reg[2]_3\(1),
      I2 => \victim_shftr_r_reg[2]_3\(0),
      I3 => \victim_shftr_r_reg[2]_3\(2),
      O => \cmplx_burst_bytes_r[35]_i_8_n_0\
    );
\cmplx_burst_bytes_r[35]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCA0CCA"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_22_n_0\,
      I1 => \cmplx_burst_bytes_r[35]_i_23_n_0\,
      I2 => \valid_latency_reg[4]\(2),
      I3 => \valid_latency_reg[3]\,
      I4 => \victim_shftr_r_reg[32]_33\(3),
      O => \victim_shftr_r__127\(3)
    );
\cmplx_burst_bytes_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[8]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[30]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[8]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(3)
    );
\cmplx_burst_bytes_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[8]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[31]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[8]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(4)
    );
\cmplx_burst_bytes_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[8]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[32]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[8]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(5)
    );
\cmplx_burst_bytes_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[8]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[33]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[8]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(6)
    );
\cmplx_burst_bytes_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[8]_i_3_n_0\,
      I1 => \cmplx_burst_bytes_r[34]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[8]_i_2_n_0\,
      O => cmplx_burst_bytes_ns(7)
    );
\cmplx_burst_bytes_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[8]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[35]_i_3_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[8]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(8)
    );
\cmplx_burst_bytes_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmplx_burst_bytes_r_reg[17]_i_2_n_0\,
      I1 => \cmplx_burst_bytes_r[27]_i_2_n_0\,
      I2 => \cmplx_burst_bytes_r_reg[17]_i_3_n_0\,
      O => cmplx_burst_bytes_ns(9)
    );
\cmplx_burst_bytes_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(0),
      Q => \^init_wr_data1_r_reg[71]\(0),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(10),
      Q => \^init_wr_data1_r_reg[71]\(10),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(11),
      Q => \^init_wr_data1_r_reg[71]\(11),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(12),
      Q => \^init_wr_data1_r_reg[71]\(12),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(13),
      Q => \^init_wr_data1_r_reg[71]\(13),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(14),
      Q => \^init_wr_data1_r_reg[71]\(14),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(15),
      Q => \^init_wr_data1_r_reg[71]\(15),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(16),
      Q => \^init_wr_data1_r_reg[71]\(16),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(17),
      Q => \^init_wr_data1_r_reg[71]\(17),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_out(2),
      I1 => mem_out(6),
      O => \cmplx_burst_bytes_r_reg[17]_i_2_n_0\,
      S => \cmplx_burst_bytes_r[35]_i_5_n_0\
    );
\cmplx_burst_bytes_r_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_out(10),
      I1 => mem_out(14),
      O => \cmplx_burst_bytes_r_reg[17]_i_3_n_0\,
      S => \cmplx_burst_bytes_r[35]_i_5_n_0\
    );
\cmplx_burst_bytes_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(18),
      Q => \^init_wr_data1_r_reg[71]\(18),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(19),
      Q => \^init_wr_data1_r_reg[71]\(19),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(1),
      Q => \^init_wr_data1_r_reg[71]\(1),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(20),
      Q => \^init_wr_data1_r_reg[71]\(20),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(21),
      Q => \^init_wr_data1_r_reg[71]\(21),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(22),
      Q => \^init_wr_data1_r_reg[71]\(22),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(23),
      Q => \^init_wr_data1_r_reg[71]\(23),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(24),
      Q => \^init_wr_data1_r_reg[71]\(24),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(25),
      Q => \^init_wr_data1_r_reg[71]\(25),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(26),
      Q => \^init_wr_data1_r_reg[71]\(26),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_out(1),
      I1 => mem_out(5),
      O => \cmplx_burst_bytes_r_reg[26]_i_2_n_0\,
      S => \cmplx_burst_bytes_r[35]_i_5_n_0\
    );
\cmplx_burst_bytes_r_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_out(9),
      I1 => mem_out(13),
      O => \cmplx_burst_bytes_r_reg[26]_i_3_n_0\,
      S => \cmplx_burst_bytes_r[35]_i_5_n_0\
    );
\cmplx_burst_bytes_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(27),
      Q => \^init_wr_data1_r_reg[71]\(27),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(28),
      Q => \^init_wr_data1_r_reg[71]\(28),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(29),
      Q => \^init_wr_data1_r_reg[71]\(29),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(2),
      Q => \^init_wr_data1_r_reg[71]\(2),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(30),
      Q => \^init_wr_data1_r_reg[71]\(30),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(31),
      Q => \^init_wr_data1_r_reg[71]\(31),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(32),
      Q => \^init_wr_data1_r_reg[71]\(32),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(33),
      Q => \^init_wr_data1_r_reg[71]\(33),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(34),
      Q => \^init_wr_data1_r_reg[71]\(34),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(35),
      Q => \^init_wr_data1_r_reg[71]\(35),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[35]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_out(0),
      I1 => mem_out(4),
      O => \cmplx_burst_bytes_r_reg[35]_i_2_n_0\,
      S => \cmplx_burst_bytes_r[35]_i_5_n_0\
    );
\cmplx_burst_bytes_r_reg[35]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_out(8),
      I1 => mem_out(12),
      O => \cmplx_burst_bytes_r_reg[35]_i_4_n_0\,
      S => \cmplx_burst_bytes_r[35]_i_5_n_0\
    );
\cmplx_burst_bytes_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(3),
      Q => \^init_wr_data1_r_reg[71]\(3),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(4),
      Q => \^init_wr_data1_r_reg[71]\(4),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(5),
      Q => \^init_wr_data1_r_reg[71]\(5),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(6),
      Q => \^init_wr_data1_r_reg[71]\(6),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(7),
      Q => \^init_wr_data1_r_reg[71]\(7),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(8),
      Q => \^init_wr_data1_r_reg[71]\(8),
      R => '0'
    );
\cmplx_burst_bytes_r_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_out(3),
      I1 => mem_out(7),
      O => \cmplx_burst_bytes_r_reg[8]_i_2_n_0\,
      S => \cmplx_burst_bytes_r[35]_i_5_n_0\
    );
\cmplx_burst_bytes_r_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_out(11),
      I1 => mem_out(15),
      O => \cmplx_burst_bytes_r_reg[8]_i_3_n_0\,
      S => \cmplx_burst_bytes_r[35]_i_5_n_0\
    );
\cmplx_burst_bytes_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_burst_bytes_ns(9),
      Q => \^init_wr_data1_r_reg[71]\(9),
      R => '0'
    );
cmplx_rd_data_valid_r_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => p_3_in,
      I1 => p_5_in,
      I2 => p_4_in,
      I3 => \valid_latency_reg[4]\(1),
      I4 => \valid_latency_reg[4]\(0),
      I5 => p_6_in,
      O => cmplx_rd_data_valid_r_i_10_n_0
    );
cmplx_rd_data_valid_r_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => p_11_in,
      I1 => p_13_in,
      I2 => p_12_in,
      I3 => \valid_latency_reg[4]\(1),
      I4 => \valid_latency_reg[4]\(0),
      I5 => p_14_in,
      O => cmplx_rd_data_valid_r_i_11_n_0
    );
cmplx_rd_data_valid_r_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \data_valid_shftr_r_reg_n_0_[33]\,
      I1 => \data_valid_shftr_r_reg_n_0_[31]\,
      I2 => \p_0_in__0\,
      I3 => \valid_latency_reg[4]\(1),
      I4 => \valid_latency_reg[4]\(0),
      I5 => p_2_in,
      O => cmplx_rd_data_valid_r_i_12_n_0
    );
cmplx_rd_data_valid_r_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => p_7_in,
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => \valid_latency_reg[4]\(1),
      I4 => \valid_latency_reg[4]\(0),
      I5 => p_10_in,
      O => cmplx_rd_data_valid_r_i_13_n_0
    );
cmplx_rd_data_valid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => cmplx_rd_data_valid_r_i_4_n_0,
      I1 => cmplx_rd_data_valid_r_i_5_n_0,
      I2 => \valid_latency_reg[2]\,
      I3 => \valid_latency_reg[1]\,
      I4 => cmplx_rd_data_valid_r_i_8_n_0,
      I5 => cmplx_rd_data_valid_r_i_9_n_0,
      O => cmplx_rd_data_valid_r_reg
    );
cmplx_rd_data_valid_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => cmplx_rd_data_valid_r_i_10_n_0,
      I1 => cmplx_rd_data_valid_r_i_11_n_0,
      I2 => \valid_latency_reg[2]\,
      I3 => \valid_latency_reg[1]\,
      I4 => cmplx_rd_data_valid_r_i_12_n_0,
      I5 => cmplx_rd_data_valid_r_i_13_n_0,
      O => cmplx_rd_data_valid_r_reg_0
    );
cmplx_rd_data_valid_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => p_19_in,
      I1 => p_21_in,
      I2 => p_20_in,
      I3 => \valid_latency_reg[4]\(1),
      I4 => \valid_latency_reg[4]\(0),
      I5 => p_22_in,
      O => cmplx_rd_data_valid_r_i_4_n_0
    );
cmplx_rd_data_valid_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => p_27_in,
      I1 => p_29_in,
      I2 => p_28_in,
      I3 => \valid_latency_reg[4]\(1),
      I4 => \valid_latency_reg[4]\(0),
      I5 => p_30_in,
      O => cmplx_rd_data_valid_r_i_5_n_0
    );
cmplx_rd_data_valid_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => p_15_in,
      I1 => p_17_in,
      I2 => p_16_in,
      I3 => \valid_latency_reg[4]\(1),
      I4 => \valid_latency_reg[4]\(0),
      I5 => p_18_in,
      O => cmplx_rd_data_valid_r_i_8_n_0
    );
cmplx_rd_data_valid_r_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => p_23_in,
      I1 => p_25_in,
      I2 => p_24_in,
      I3 => \valid_latency_reg[4]\(1),
      I4 => \valid_latency_reg[4]\(0),
      I5 => p_26_in,
      O => cmplx_rd_data_valid_r_i_9_n_0
    );
\data_valid_shftr_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_23_in,
      Q => p_22_in,
      R => '0'
    );
\data_valid_shftr_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_22_in,
      Q => p_21_in,
      R => '0'
    );
\data_valid_shftr_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_21_in,
      Q => p_20_in,
      R => '0'
    );
\data_valid_shftr_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_20_in,
      Q => p_19_in,
      R => '0'
    );
\data_valid_shftr_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_19_in,
      Q => p_18_in,
      R => '0'
    );
\data_valid_shftr_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_18_in,
      Q => p_17_in,
      R => '0'
    );
\data_valid_shftr_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_17_in,
      Q => p_16_in,
      R => '0'
    );
\data_valid_shftr_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_16_in,
      Q => p_15_in,
      R => '0'
    );
\data_valid_shftr_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_15_in,
      Q => p_14_in,
      R => '0'
    );
\data_valid_shftr_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_14_in,
      Q => p_13_in,
      R => '0'
    );
\data_valid_shftr_r_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => pause_r_reg,
      Q => \data_valid_shftr_r_reg[1]_srl2_n_0\
    );
\data_valid_shftr_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_13_in,
      Q => p_12_in,
      R => '0'
    );
\data_valid_shftr_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_12_in,
      Q => p_11_in,
      R => '0'
    );
\data_valid_shftr_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_11_in,
      Q => p_10_in,
      R => '0'
    );
\data_valid_shftr_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_10_in,
      Q => p_9_in,
      R => '0'
    );
\data_valid_shftr_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_9_in,
      Q => p_8_in,
      R => '0'
    );
\data_valid_shftr_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_8_in,
      Q => p_7_in,
      R => '0'
    );
\data_valid_shftr_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_7_in,
      Q => p_6_in,
      R => '0'
    );
\data_valid_shftr_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_6_in,
      Q => p_5_in,
      R => '0'
    );
\data_valid_shftr_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_5_in,
      Q => p_4_in,
      R => '0'
    );
\data_valid_shftr_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_4_in,
      Q => p_3_in,
      R => '0'
    );
\data_valid_shftr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_valid_shftr_r_reg[1]_srl2_n_0\,
      Q => p_30_in,
      R => '0'
    );
\data_valid_shftr_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_3_in,
      Q => p_2_in,
      R => '0'
    );
\data_valid_shftr_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_2_in,
      Q => \data_valid_shftr_r_reg_n_0_[31]\,
      R => '0'
    );
\data_valid_shftr_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_valid_shftr_r_reg_n_0_[31]\,
      Q => \p_0_in__0\,
      R => '0'
    );
\data_valid_shftr_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\,
      Q => \data_valid_shftr_r_reg_n_0_[33]\,
      R => '0'
    );
\data_valid_shftr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_30_in,
      Q => p_29_in,
      R => '0'
    );
\data_valid_shftr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_29_in,
      Q => p_28_in,
      R => '0'
    );
\data_valid_shftr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_28_in,
      Q => p_27_in,
      R => '0'
    );
\data_valid_shftr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_27_in,
      Q => p_26_in,
      R => '0'
    );
\data_valid_shftr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_26_in,
      Q => p_25_in,
      R => '0'
    );
\data_valid_shftr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_25_in,
      Q => p_24_in,
      R => '0'
    );
\data_valid_shftr_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_24_in,
      Q => p_23_in,
      R => '0'
    );
\init_wr_data0_r[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_wr_data1_r_reg[71]\(1),
      I1 => \phy_init_r_reg[10]\,
      O => \init_wr_data0_r_reg[28]\
    );
\init_wr_data0_r[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_wr_data1_r_reg[71]\(3),
      I1 => \phy_init_r_reg[10]\,
      O => \init_wr_data0_r_reg[30]\
    );
\init_wr_data0_r[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_wr_data1_r_reg[71]\(5),
      I1 => \phy_init_r_reg[10]\,
      O => \init_wr_data0_r_reg[32]\
    );
\init_wr_data0_r[34]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_wr_data1_r_reg[71]\(7),
      I1 => \phy_init_r_reg[10]\,
      O => \init_wr_data0_r_reg[34]\
    );
\init_wr_data0_r[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_wr_data1_r_reg[71]\(10),
      I1 => \phy_init_r_reg[10]\,
      O => \init_wr_data0_r_reg[64]\
    );
\init_wr_data0_r[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_wr_data1_r_reg[71]\(12),
      I1 => \phy_init_r_reg[10]\,
      O => \init_wr_data0_r_reg[66]\
    );
\init_wr_data0_r[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_wr_data1_r_reg[71]\(14),
      I1 => \phy_init_r_reg[10]\,
      O => \init_wr_data0_r_reg[68]\
    );
\init_wr_data0_r[70]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_wr_data1_r_reg[71]\(16),
      I1 => \phy_init_r_reg[10]\,
      O => \init_wr_data0_r_reg[70]\
    );
\rd_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_shftr_r_reg[32][0]_mux_n_0\,
      Q => \rd_addr_r_reg_n_0_[0]\,
      R => '0'
    );
\rd_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_shftr_r_reg[32][1]_mux_n_0\,
      Q => \rd_addr_r_reg_n_0_[1]\,
      R => '0'
    );
\rd_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_shftr_r_reg[32][2]_mux_n_0\,
      Q => \rd_addr_r_reg_n_0_[2]\,
      R => '0'
    );
\rd_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_shftr_r_reg[32][3]_mux_n_0\,
      Q => \rd_addr_r_reg_n_0_[3]\,
      R => '0'
    );
\rd_addr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_shftr_r_reg[32][4]_mux_n_0\,
      Q => \rd_addr_r_reg_n_0_[4]\,
      R => '0'
    );
\rd_addr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_shftr_r_reg[32][5]_mux_n_0\,
      Q => \rd_addr_r_reg_n_0_[5]\,
      R => '0'
    );
\rd_addr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_shftr_r_reg[32][6]_mux_n_0\,
      Q => \rd_addr_r_reg_n_0_[6]\,
      R => '0'
    );
\rd_addr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_shftr_r_reg[32][7]_mux_n_0\,
      Q => \rd_addr_r_reg_n_0_[7]\,
      R => '0'
    );
\rd_addr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_shftr_r_reg[32][8]_mux_n_0\,
      Q => \rd_addr_r_reg_n_0_[8]\,
      R => '0'
    );
\victim_shftr_r_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[9]_10\(0),
      Q => \victim_shftr_r_reg[10]_11\(0),
      R => '0'
    );
\victim_shftr_r_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[9]_10\(1),
      Q => \victim_shftr_r_reg[10]_11\(1),
      R => '0'
    );
\victim_shftr_r_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[9]_10\(2),
      Q => \victim_shftr_r_reg[10]_11\(2),
      R => '0'
    );
\victim_shftr_r_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[9]_10\(3),
      Q => \victim_shftr_r_reg[10]_11\(3),
      R => '0'
    );
\victim_shftr_r_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[10]_11\(0),
      Q => \victim_shftr_r_reg[11]_12\(0),
      R => '0'
    );
\victim_shftr_r_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[10]_11\(1),
      Q => \victim_shftr_r_reg[11]_12\(1),
      R => '0'
    );
\victim_shftr_r_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[10]_11\(2),
      Q => \victim_shftr_r_reg[11]_12\(2),
      R => '0'
    );
\victim_shftr_r_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[10]_11\(3),
      Q => \victim_shftr_r_reg[11]_12\(3),
      R => '0'
    );
\victim_shftr_r_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[11]_12\(0),
      Q => \victim_shftr_r_reg[12]_13\(0),
      R => '0'
    );
\victim_shftr_r_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[11]_12\(1),
      Q => \victim_shftr_r_reg[12]_13\(1),
      R => '0'
    );
\victim_shftr_r_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[11]_12\(2),
      Q => \victim_shftr_r_reg[12]_13\(2),
      R => '0'
    );
\victim_shftr_r_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[11]_12\(3),
      Q => \victim_shftr_r_reg[12]_13\(3),
      R => '0'
    );
\victim_shftr_r_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[12]_13\(0),
      Q => \victim_shftr_r_reg[13]_14\(0),
      R => '0'
    );
\victim_shftr_r_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[12]_13\(1),
      Q => \victim_shftr_r_reg[13]_14\(1),
      R => '0'
    );
\victim_shftr_r_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[12]_13\(2),
      Q => \victim_shftr_r_reg[13]_14\(2),
      R => '0'
    );
\victim_shftr_r_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[12]_13\(3),
      Q => \victim_shftr_r_reg[13]_14\(3),
      R => '0'
    );
\victim_shftr_r_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[13]_14\(0),
      Q => \victim_shftr_r_reg[14]_15\(0),
      R => '0'
    );
\victim_shftr_r_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[13]_14\(1),
      Q => \victim_shftr_r_reg[14]_15\(1),
      R => '0'
    );
\victim_shftr_r_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[13]_14\(2),
      Q => \victim_shftr_r_reg[14]_15\(2),
      R => '0'
    );
\victim_shftr_r_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[13]_14\(3),
      Q => \victim_shftr_r_reg[14]_15\(3),
      R => '0'
    );
\victim_shftr_r_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[14]_15\(0),
      Q => \victim_shftr_r_reg[15]_16\(0),
      R => '0'
    );
\victim_shftr_r_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[14]_15\(1),
      Q => \victim_shftr_r_reg[15]_16\(1),
      R => '0'
    );
\victim_shftr_r_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[14]_15\(2),
      Q => \victim_shftr_r_reg[15]_16\(2),
      R => '0'
    );
\victim_shftr_r_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[14]_15\(3),
      Q => \victim_shftr_r_reg[15]_16\(3),
      R => '0'
    );
\victim_shftr_r_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[15]_16\(0),
      Q => \victim_shftr_r_reg[16]_17\(0),
      R => '0'
    );
\victim_shftr_r_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[15]_16\(1),
      Q => \victim_shftr_r_reg[16]_17\(1),
      R => '0'
    );
\victim_shftr_r_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[15]_16\(2),
      Q => \victim_shftr_r_reg[16]_17\(2),
      R => '0'
    );
\victim_shftr_r_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[15]_16\(3),
      Q => \victim_shftr_r_reg[16]_17\(3),
      R => '0'
    );
\victim_shftr_r_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[16]_17\(0),
      Q => \victim_shftr_r_reg[17]_18\(0),
      R => '0'
    );
\victim_shftr_r_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[16]_17\(1),
      Q => \victim_shftr_r_reg[17]_18\(1),
      R => '0'
    );
\victim_shftr_r_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[16]_17\(2),
      Q => \victim_shftr_r_reg[17]_18\(2),
      R => '0'
    );
\victim_shftr_r_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[16]_17\(3),
      Q => \victim_shftr_r_reg[17]_18\(3),
      R => '0'
    );
\victim_shftr_r_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[17]_18\(0),
      Q => \victim_shftr_r_reg[18]_19\(0),
      R => '0'
    );
\victim_shftr_r_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[17]_18\(1),
      Q => \victim_shftr_r_reg[18]_19\(1),
      R => '0'
    );
\victim_shftr_r_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[17]_18\(2),
      Q => \victim_shftr_r_reg[18]_19\(2),
      R => '0'
    );
\victim_shftr_r_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[17]_18\(3),
      Q => \victim_shftr_r_reg[18]_19\(3),
      R => '0'
    );
\victim_shftr_r_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[18]_19\(0),
      Q => \victim_shftr_r_reg[19]_20\(0),
      R => '0'
    );
\victim_shftr_r_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[18]_19\(1),
      Q => \victim_shftr_r_reg[19]_20\(1),
      R => '0'
    );
\victim_shftr_r_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[18]_19\(2),
      Q => \victim_shftr_r_reg[19]_20\(2),
      R => '0'
    );
\victim_shftr_r_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[18]_19\(3),
      Q => \victim_shftr_r_reg[19]_20\(3),
      R => '0'
    );
\victim_shftr_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \victim_shftr_r_reg[1]_2\(0),
      R => '0'
    );
\victim_shftr_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => \victim_shftr_r_reg[1]_2\(1),
      R => '0'
    );
\victim_shftr_r_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => \victim_shftr_r_reg[1]_2\(2),
      R => '0'
    );
\victim_shftr_r_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => \victim_shftr_r_reg[1]_2\(3),
      R => '0'
    );
\victim_shftr_r_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[19]_20\(0),
      Q => \victim_shftr_r_reg[20]_21\(0),
      R => '0'
    );
\victim_shftr_r_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[19]_20\(1),
      Q => \victim_shftr_r_reg[20]_21\(1),
      R => '0'
    );
\victim_shftr_r_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[19]_20\(2),
      Q => \victim_shftr_r_reg[20]_21\(2),
      R => '0'
    );
\victim_shftr_r_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[19]_20\(3),
      Q => \victim_shftr_r_reg[20]_21\(3),
      R => '0'
    );
\victim_shftr_r_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[20]_21\(0),
      Q => \victim_shftr_r_reg[21]_22\(0),
      R => '0'
    );
\victim_shftr_r_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[20]_21\(1),
      Q => \victim_shftr_r_reg[21]_22\(1),
      R => '0'
    );
\victim_shftr_r_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[20]_21\(2),
      Q => \victim_shftr_r_reg[21]_22\(2),
      R => '0'
    );
\victim_shftr_r_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[20]_21\(3),
      Q => \victim_shftr_r_reg[21]_22\(3),
      R => '0'
    );
\victim_shftr_r_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[21]_22\(0),
      Q => \victim_shftr_r_reg[22]_23\(0),
      R => '0'
    );
\victim_shftr_r_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[21]_22\(1),
      Q => \victim_shftr_r_reg[22]_23\(1),
      R => '0'
    );
\victim_shftr_r_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[21]_22\(2),
      Q => \victim_shftr_r_reg[22]_23\(2),
      R => '0'
    );
\victim_shftr_r_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[21]_22\(3),
      Q => \victim_shftr_r_reg[22]_23\(3),
      R => '0'
    );
\victim_shftr_r_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[22]_23\(0),
      Q => \victim_shftr_r_reg[23]_24\(0),
      R => '0'
    );
\victim_shftr_r_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[22]_23\(1),
      Q => \victim_shftr_r_reg[23]_24\(1),
      R => '0'
    );
\victim_shftr_r_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[22]_23\(2),
      Q => \victim_shftr_r_reg[23]_24\(2),
      R => '0'
    );
\victim_shftr_r_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[22]_23\(3),
      Q => \victim_shftr_r_reg[23]_24\(3),
      R => '0'
    );
\victim_shftr_r_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[23]_24\(0),
      Q => \victim_shftr_r_reg[24]_25\(0),
      R => '0'
    );
\victim_shftr_r_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[23]_24\(1),
      Q => \victim_shftr_r_reg[24]_25\(1),
      R => '0'
    );
\victim_shftr_r_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[23]_24\(2),
      Q => \victim_shftr_r_reg[24]_25\(2),
      R => '0'
    );
\victim_shftr_r_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[23]_24\(3),
      Q => \victim_shftr_r_reg[24]_25\(3),
      R => '0'
    );
\victim_shftr_r_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[24]_25\(0),
      Q => \victim_shftr_r_reg[25]_26\(0),
      R => '0'
    );
\victim_shftr_r_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[24]_25\(1),
      Q => \victim_shftr_r_reg[25]_26\(1),
      R => '0'
    );
\victim_shftr_r_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[24]_25\(2),
      Q => \victim_shftr_r_reg[25]_26\(2),
      R => '0'
    );
\victim_shftr_r_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[24]_25\(3),
      Q => \victim_shftr_r_reg[25]_26\(3),
      R => '0'
    );
\victim_shftr_r_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[25]_26\(0),
      Q => \victim_shftr_r_reg[26]_27\(0),
      R => '0'
    );
\victim_shftr_r_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[25]_26\(1),
      Q => \victim_shftr_r_reg[26]_27\(1),
      R => '0'
    );
\victim_shftr_r_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[25]_26\(2),
      Q => \victim_shftr_r_reg[26]_27\(2),
      R => '0'
    );
\victim_shftr_r_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[25]_26\(3),
      Q => \victim_shftr_r_reg[26]_27\(3),
      R => '0'
    );
\victim_shftr_r_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[26]_27\(0),
      Q => \victim_shftr_r_reg[27]_28\(0),
      R => '0'
    );
\victim_shftr_r_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[26]_27\(1),
      Q => \victim_shftr_r_reg[27]_28\(1),
      R => '0'
    );
\victim_shftr_r_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[26]_27\(2),
      Q => \victim_shftr_r_reg[27]_28\(2),
      R => '0'
    );
\victim_shftr_r_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[26]_27\(3),
      Q => \victim_shftr_r_reg[27]_28\(3),
      R => '0'
    );
\victim_shftr_r_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[27]_28\(0),
      Q => \victim_shftr_r_reg[28]_29\(0),
      R => '0'
    );
\victim_shftr_r_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[27]_28\(1),
      Q => \victim_shftr_r_reg[28]_29\(1),
      R => '0'
    );
\victim_shftr_r_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[27]_28\(2),
      Q => \victim_shftr_r_reg[28]_29\(2),
      R => '0'
    );
\victim_shftr_r_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[27]_28\(3),
      Q => \victim_shftr_r_reg[28]_29\(3),
      R => '0'
    );
\victim_shftr_r_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[28]_29\(0),
      Q => \victim_shftr_r_reg[29]_30\(0),
      R => '0'
    );
\victim_shftr_r_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[28]_29\(1),
      Q => \victim_shftr_r_reg[29]_30\(1),
      R => '0'
    );
\victim_shftr_r_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[28]_29\(2),
      Q => \victim_shftr_r_reg[29]_30\(2),
      R => '0'
    );
\victim_shftr_r_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[28]_29\(3),
      Q => \victim_shftr_r_reg[29]_30\(3),
      R => '0'
    );
\victim_shftr_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[1]_2\(0),
      Q => \victim_shftr_r_reg[2]_3\(0),
      R => '0'
    );
\victim_shftr_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[1]_2\(1),
      Q => \victim_shftr_r_reg[2]_3\(1),
      R => '0'
    );
\victim_shftr_r_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[1]_2\(2),
      Q => \victim_shftr_r_reg[2]_3\(2),
      R => '0'
    );
\victim_shftr_r_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[1]_2\(3),
      Q => \victim_shftr_r_reg[2]_3\(3),
      R => '0'
    );
\victim_shftr_r_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[29]_30\(0),
      Q => \victim_shftr_r_reg[30]_31\(0),
      R => '0'
    );
\victim_shftr_r_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[29]_30\(1),
      Q => \victim_shftr_r_reg[30]_31\(1),
      R => '0'
    );
\victim_shftr_r_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[29]_30\(2),
      Q => \victim_shftr_r_reg[30]_31\(2),
      R => '0'
    );
\victim_shftr_r_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[29]_30\(3),
      Q => \victim_shftr_r_reg[30]_31\(3),
      R => '0'
    );
\victim_shftr_r_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[30]_31\(0),
      Q => \victim_shftr_r_reg[31]_32\(0),
      R => '0'
    );
\victim_shftr_r_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[30]_31\(1),
      Q => \victim_shftr_r_reg[31]_32\(1),
      R => '0'
    );
\victim_shftr_r_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[30]_31\(2),
      Q => \victim_shftr_r_reg[31]_32\(2),
      R => '0'
    );
\victim_shftr_r_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[30]_31\(3),
      Q => \victim_shftr_r_reg[31]_32\(3),
      R => '0'
    );
\victim_shftr_r_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[31]_32\(0),
      Q => \victim_shftr_r_reg[32]_33\(0),
      R => '0'
    );
\victim_shftr_r_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[31]_32\(1),
      Q => \victim_shftr_r_reg[32]_33\(1),
      R => '0'
    );
\victim_shftr_r_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[31]_32\(2),
      Q => \victim_shftr_r_reg[32]_33\(2),
      R => '0'
    );
\victim_shftr_r_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[31]_32\(3),
      Q => \victim_shftr_r_reg[32]_33\(3),
      R => '0'
    );
\victim_shftr_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[2]_3\(0),
      Q => \victim_shftr_r_reg[3]_4\(0),
      R => '0'
    );
\victim_shftr_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[2]_3\(1),
      Q => \victim_shftr_r_reg[3]_4\(1),
      R => '0'
    );
\victim_shftr_r_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[2]_3\(2),
      Q => \victim_shftr_r_reg[3]_4\(2),
      R => '0'
    );
\victim_shftr_r_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[2]_3\(3),
      Q => \victim_shftr_r_reg[3]_4\(3),
      R => '0'
    );
\victim_shftr_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[3]_4\(0),
      Q => \victim_shftr_r_reg[4]_5\(0),
      R => '0'
    );
\victim_shftr_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[3]_4\(1),
      Q => \victim_shftr_r_reg[4]_5\(1),
      R => '0'
    );
\victim_shftr_r_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[3]_4\(2),
      Q => \victim_shftr_r_reg[4]_5\(2),
      R => '0'
    );
\victim_shftr_r_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[3]_4\(3),
      Q => \victim_shftr_r_reg[4]_5\(3),
      R => '0'
    );
\victim_shftr_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[4]_5\(0),
      Q => \victim_shftr_r_reg[5]_6\(0),
      R => '0'
    );
\victim_shftr_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[4]_5\(1),
      Q => \victim_shftr_r_reg[5]_6\(1),
      R => '0'
    );
\victim_shftr_r_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[4]_5\(2),
      Q => \victim_shftr_r_reg[5]_6\(2),
      R => '0'
    );
\victim_shftr_r_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[4]_5\(3),
      Q => \victim_shftr_r_reg[5]_6\(3),
      R => '0'
    );
\victim_shftr_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[5]_6\(0),
      Q => \victim_shftr_r_reg[6]_7\(0),
      R => '0'
    );
\victim_shftr_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[5]_6\(1),
      Q => \victim_shftr_r_reg[6]_7\(1),
      R => '0'
    );
\victim_shftr_r_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[5]_6\(2),
      Q => \victim_shftr_r_reg[6]_7\(2),
      R => '0'
    );
\victim_shftr_r_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[5]_6\(3),
      Q => \victim_shftr_r_reg[6]_7\(3),
      R => '0'
    );
\victim_shftr_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[6]_7\(0),
      Q => \victim_shftr_r_reg[7]_8\(0),
      R => '0'
    );
\victim_shftr_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[6]_7\(1),
      Q => \victim_shftr_r_reg[7]_8\(1),
      R => '0'
    );
\victim_shftr_r_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[6]_7\(2),
      Q => \victim_shftr_r_reg[7]_8\(2),
      R => '0'
    );
\victim_shftr_r_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[6]_7\(3),
      Q => \victim_shftr_r_reg[7]_8\(3),
      R => '0'
    );
\victim_shftr_r_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[7]_8\(0),
      Q => \victim_shftr_r_reg[8]_9\(0),
      R => '0'
    );
\victim_shftr_r_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[7]_8\(1),
      Q => \victim_shftr_r_reg[8]_9\(1),
      R => '0'
    );
\victim_shftr_r_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[7]_8\(2),
      Q => \victim_shftr_r_reg[8]_9\(2),
      R => '0'
    );
\victim_shftr_r_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[7]_8\(3),
      Q => \victim_shftr_r_reg[8]_9\(3),
      R => '0'
    );
\victim_shftr_r_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[8]_9\(0),
      Q => \victim_shftr_r_reg[9]_10\(0),
      R => '0'
    );
\victim_shftr_r_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[8]_9\(1),
      Q => \victim_shftr_r_reg[9]_10\(1),
      R => '0'
    );
\victim_shftr_r_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[8]_9\(2),
      Q => \victim_shftr_r_reg[9]_10\(2),
      R => '0'
    );
\victim_shftr_r_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \victim_shftr_r_reg[8]_9\(3),
      Q => \victim_shftr_r_reg[9]_10\(3),
      R => '0'
    );
\wr_done_shftr_r_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => cmplx_wr_done,
      Q => \wr_done_shftr_r_reg[2]_srl2_n_0\
    );
\wr_done_shftr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_done_shftr_r_reg[2]_srl2_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom is
  port (
    mem_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom : entity is "mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom is
  signal \cmplx_burst_bytes_r[17]_i_10_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[17]_i_11_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[17]_i_12_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[17]_i_13_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[17]_i_14_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[17]_i_15_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[17]_i_16_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[17]_i_17_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[17]_i_18_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[17]_i_8_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[17]_i_9_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_10_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_11_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_12_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_13_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_14_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_15_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_16_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_17_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_18_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_19_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_8_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[26]_i_9_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_14_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_16_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_18_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_19_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_20_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_21_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_27_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_28_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_29_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_30_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_31_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[35]_i_32_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_10_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_11_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_12_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_13_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_14_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_15_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_16_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_17_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_18_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_19_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_8_n_0\ : STD_LOGIC;
  signal \cmplx_burst_bytes_r[8]_i_9_n_0\ : STD_LOGIC;
begin
\cmplx_burst_bytes_r[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE044D21F2E16C7C"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[17]_i_10_n_0\
    );
\cmplx_burst_bytes_r[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005410E817"
    )
        port map (
      I0 => sel(3),
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[17]_i_11_n_0\
    );
\cmplx_burst_bytes_r[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9892595924C3A6AE"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[17]_i_12_n_0\
    );
\cmplx_burst_bytes_r[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"389A1E1C25F317F2"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(3),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[17]_i_13_n_0\
    );
\cmplx_burst_bytes_r[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003C03F15D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[17]_i_14_n_0\
    );
\cmplx_burst_bytes_r[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"106A834334CB2256"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[17]_i_15_n_0\
    );
\cmplx_burst_bytes_r[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006700069D"
    )
        port map (
      I0 => sel(3),
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[17]_i_16_n_0\
    );
\cmplx_burst_bytes_r[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900220006025411C"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[17]_i_17_n_0\
    );
\cmplx_burst_bytes_r[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4D4707E431535D0"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(3),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[17]_i_18_n_0\
    );
\cmplx_burst_bytes_r[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[17]_i_8_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[17]_i_9_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[17]_i_10_n_0\,
      O => mem_out(2)
    );
\cmplx_burst_bytes_r[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[17]_i_11_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[17]_i_12_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[17]_i_13_n_0\,
      O => mem_out(6)
    );
\cmplx_burst_bytes_r[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[17]_i_14_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[35]_i_31_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[17]_i_15_n_0\,
      O => mem_out(10)
    );
\cmplx_burst_bytes_r[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[17]_i_16_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[17]_i_17_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[17]_i_18_n_0\,
      O => mem_out(14)
    );
\cmplx_burst_bytes_r[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550163C7"
    )
        port map (
      I0 => sel(3),
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[17]_i_8_n_0\
    );
\cmplx_burst_bytes_r[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1CB82EF34241892"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(0),
      O => \cmplx_burst_bytes_r[17]_i_9_n_0\
    );
\cmplx_burst_bytes_r[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D4DFAE0E06B7885"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[26]_i_10_n_0\
    );
\cmplx_burst_bytes_r[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000330038C9"
    )
        port map (
      I0 => sel(3),
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[26]_i_11_n_0\
    );
\cmplx_burst_bytes_r[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5924108AE7DBE759"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      I5 => sel(0),
      O => \cmplx_burst_bytes_r[26]_i_12_n_0\
    );
\cmplx_burst_bytes_r[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"185B30F0B7129BE9"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[26]_i_13_n_0\
    );
\cmplx_burst_bytes_r[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011014F61"
    )
        port map (
      I0 => sel(2),
      I1 => sel(3),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[26]_i_14_n_0\
    );
\cmplx_burst_bytes_r[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FDC3DA0A75FA41"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(3),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[26]_i_15_n_0\
    );
\cmplx_burst_bytes_r[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B291C0E8E01DA2F"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[26]_i_16_n_0\
    );
\cmplx_burst_bytes_r[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000010D247"
    )
        port map (
      I0 => sel(3),
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[26]_i_17_n_0\
    );
\cmplx_burst_bytes_r[26]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C396BF4D36B7BC9"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[26]_i_18_n_0\
    );
\cmplx_burst_bytes_r[26]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EBDDE92F1B8F54B"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[26]_i_19_n_0\
    );
\cmplx_burst_bytes_r[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[26]_i_8_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[26]_i_9_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[26]_i_10_n_0\,
      O => mem_out(1)
    );
\cmplx_burst_bytes_r[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[26]_i_11_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[26]_i_12_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[26]_i_13_n_0\,
      O => mem_out(5)
    );
\cmplx_burst_bytes_r[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[26]_i_14_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[26]_i_15_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[26]_i_16_n_0\,
      O => mem_out(9)
    );
\cmplx_burst_bytes_r[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[26]_i_17_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[26]_i_18_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[26]_i_19_n_0\,
      O => mem_out(13)
    );
\cmplx_burst_bytes_r[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002210848D"
    )
        port map (
      I0 => sel(3),
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[26]_i_8_n_0\
    );
\cmplx_burst_bytes_r[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF9A654565E79AA2"
    )
        port map (
      I0 => sel(5),
      I1 => sel(1),
      I2 => sel(4),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[26]_i_9_n_0\
    );
\cmplx_burst_bytes_r[35]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_27_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[35]_i_28_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[35]_i_29_n_0\,
      O => mem_out(8)
    );
\cmplx_burst_bytes_r[35]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_30_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[35]_i_31_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[35]_i_32_n_0\,
      O => mem_out(12)
    );
\cmplx_burst_bytes_r[35]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8E2ADED"
    )
        port map (
      I0 => sel(0),
      I1 => sel(2),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[35]_i_14_n_0\
    );
\cmplx_burst_bytes_r[35]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1C3BEB682CB7DD3"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[35]_i_16_n_0\
    );
\cmplx_burst_bytes_r[35]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66DD6E4AE668F00E"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[35]_i_18_n_0\
    );
\cmplx_burst_bytes_r[35]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000330176C4"
    )
        port map (
      I0 => sel(2),
      I1 => sel(3),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[35]_i_19_n_0\
    );
\cmplx_burst_bytes_r[35]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED59BEA675D318CB"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[35]_i_20_n_0\
    );
\cmplx_burst_bytes_r[35]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10285F789FB7AAE0"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(3),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[35]_i_21_n_0\
    );
\cmplx_burst_bytes_r[35]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB813A59"
    )
        port map (
      I0 => sel(2),
      I1 => sel(0),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[35]_i_27_n_0\
    );
\cmplx_burst_bytes_r[35]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B02000204251250D"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(0),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[35]_i_28_n_0\
    );
\cmplx_burst_bytes_r[35]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"089100A00006D2A4"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[35]_i_29_n_0\
    );
\cmplx_burst_bytes_r[35]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A04E062"
    )
        port map (
      I0 => sel(3),
      I1 => sel(0),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[35]_i_30_n_0\
    );
\cmplx_burst_bytes_r[35]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00220206225410C"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[35]_i_31_n_0\
    );
\cmplx_burst_bytes_r[35]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54C6311A717100C2"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(3),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[35]_i_32_n_0\
    );
\cmplx_burst_bytes_r[35]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_14_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[35]_i_16_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[35]_i_18_n_0\,
      O => mem_out(0)
    );
\cmplx_burst_bytes_r[35]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[35]_i_19_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[35]_i_20_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[35]_i_21_n_0\,
      O => mem_out(4)
    );
\cmplx_burst_bytes_r[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C45FA94812969F5"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[8]_i_10_n_0\
    );
\cmplx_burst_bytes_r[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A40598A"
    )
        port map (
      I0 => sel(0),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[8]_i_11_n_0\
    );
\cmplx_burst_bytes_r[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F7DFF3C08182424"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(0),
      O => \cmplx_burst_bytes_r[8]_i_12_n_0\
    );
\cmplx_burst_bytes_r[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"939289539A1D9F53"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[8]_i_13_n_0\
    );
\cmplx_burst_bytes_r[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001101DA81"
    )
        port map (
      I0 => sel(2),
      I1 => sel(3),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[8]_i_14_n_0\
    );
\cmplx_burst_bytes_r[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"743D0AF5D3CA7A41"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[8]_i_15_n_0\
    );
\cmplx_burst_bytes_r[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7829945AEFC3CB57"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[8]_i_16_n_0\
    );
\cmplx_burst_bytes_r[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000115C37E"
    )
        port map (
      I0 => sel(3),
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[8]_i_17_n_0\
    );
\cmplx_burst_bytes_r[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C3977A4DB6B5BE9"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[8]_i_18_n_0\
    );
\cmplx_burst_bytes_r[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FF6EFB57CF7BD79"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(3),
      O => \cmplx_burst_bytes_r[8]_i_19_n_0\
    );
\cmplx_burst_bytes_r[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[8]_i_8_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[8]_i_9_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[8]_i_10_n_0\,
      O => mem_out(3)
    );
\cmplx_burst_bytes_r[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[8]_i_11_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[8]_i_12_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[8]_i_13_n_0\,
      O => mem_out(7)
    );
\cmplx_burst_bytes_r[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[8]_i_14_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[8]_i_15_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[8]_i_16_n_0\,
      O => mem_out(11)
    );
\cmplx_burst_bytes_r[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cmplx_burst_bytes_r[8]_i_17_n_0\,
      I1 => sel(7),
      I2 => \cmplx_burst_bytes_r[8]_i_18_n_0\,
      I3 => sel(6),
      I4 => \cmplx_burst_bytes_r[8]_i_19_n_0\,
      O => mem_out(15)
    );
\cmplx_burst_bytes_r[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022100629"
    )
        port map (
      I0 => sel(3),
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(4),
      I5 => sel(5),
      O => \cmplx_burst_bytes_r[8]_i_8_n_0\
    );
\cmplx_burst_bytes_r[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77244951599AA608"
    )
        port map (
      I0 => sel(5),
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(2),
      O => \cmplx_burst_bytes_r[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq is
  port (
    cmplx_pause : out STD_LOGIC;
    \seg_num_r_reg[0]_0\ : out STD_LOGIC;
    \seq_addr_ns0__4\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    CLK : in STD_LOGIC;
    cmplx_seq_rst : in STD_LOGIC;
    \phy_init_r_reg[4]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq : entity is "mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^cmplx_pause\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal pause_cnt_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pause_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pause_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \pause_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \pause_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal pause_ns : STD_LOGIC;
  signal seg_length : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal seg_num_ns : STD_LOGIC;
  signal \seg_num_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \seg_num_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \^seg_num_r_reg[0]_0\ : STD_LOGIC;
  signal \seg_num_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \seg_run_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \^seq_addr_ns0__4\ : STD_LOGIC;
  signal \seq_addr_r[8]_i_2_n_0\ : STD_LOGIC;
  signal victim_rot_done_r_i_13_n_0 : STD_LOGIC;
  signal victim_rot_done_r_i_6_n_0 : STD_LOGIC;
  signal victim_rot_done_r_i_7_n_0 : STD_LOGIC;
  signal victim_rot_done_r_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \seg_num_r[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \seg_num_r[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \seg_num_r[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \seg_num_r[4]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \seg_run_r[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \seg_run_r[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \seg_run_r[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \seg_run_r[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \seq_addr_r[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \seq_addr_r[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \seq_addr_r[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \seq_addr_r[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \seq_addr_r[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \seq_addr_r[8]_i_1\ : label is "soft_lutpair13";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  cmplx_pause <= \^cmplx_pause\;
  \seg_num_r_reg[0]_0\ <= \^seg_num_r_reg[0]_0\;
  \seq_addr_ns0__4\ <= \^seq_addr_ns0__4\;
\pause_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111DDDDDDD1"
    )
        port map (
      I0 => \phy_init_r_reg[4]\,
      I1 => \^seg_num_r_reg[0]_0\,
      I2 => pause_cnt_r(1),
      I3 => pause_cnt_r(3),
      I4 => pause_cnt_r(2),
      I5 => pause_cnt_r(0),
      O => \pause_cnt_r[0]_i_1_n_0\
    );
\pause_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D1D1D11D1D1D11"
    )
        port map (
      I0 => \phy_init_r_reg[4]\,
      I1 => \^seg_num_r_reg[0]_0\,
      I2 => pause_cnt_r(0),
      I3 => pause_cnt_r(2),
      I4 => pause_cnt_r(3),
      I5 => pause_cnt_r(1),
      O => \pause_cnt_r[1]_i_1_n_0\
    );
\pause_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD1111D1D11D11"
    )
        port map (
      I0 => \phy_init_r_reg[4]\,
      I1 => \^seg_num_r_reg[0]_0\,
      I2 => pause_cnt_r(1),
      I3 => pause_cnt_r(3),
      I4 => pause_cnt_r(2),
      I5 => pause_cnt_r(0),
      O => \pause_cnt_r[2]_i_1_n_0\
    );
\pause_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD1111DDD11111"
    )
        port map (
      I0 => \phy_init_r_reg[4]\,
      I1 => \^seg_num_r_reg[0]_0\,
      I2 => pause_cnt_r(2),
      I3 => pause_cnt_r(0),
      I4 => pause_cnt_r(3),
      I5 => pause_cnt_r(1),
      O => \pause_cnt_r[3]_i_2_n_0\
    );
\pause_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pause_cnt_r[0]_i_1_n_0\,
      Q => pause_cnt_r(0),
      R => cmplx_seq_rst
    );
\pause_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pause_cnt_r[1]_i_1_n_0\,
      Q => pause_cnt_r(1),
      R => cmplx_seq_rst
    );
\pause_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pause_cnt_r[2]_i_1_n_0\,
      Q => pause_cnt_r(2),
      R => cmplx_seq_rst
    );
\pause_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pause_cnt_r[3]_i_2_n_0\,
      Q => pause_cnt_r(3),
      R => cmplx_seq_rst
    );
pause_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \pause_cnt_r[2]_i_1_n_0\,
      I1 => \pause_cnt_r[3]_i_2_n_0\,
      I2 => \pause_cnt_r[0]_i_1_n_0\,
      I3 => cmplx_seq_rst,
      I4 => \pause_cnt_r[1]_i_1_n_0\,
      O => pause_ns
    );
pause_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pause_ns,
      Q => \^cmplx_pause\,
      R => '0'
    );
\seg_num_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seg_num_r_reg__0\(0),
      O => \seg_num_r[0]_i_1_n_0\
    );
\seg_num_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seg_num_r_reg__0\(0),
      I1 => \seg_num_r_reg__0\(1),
      O => p_0_in(1)
    );
\seg_num_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \seg_num_r_reg__0\(0),
      I1 => \seg_num_r_reg__0\(1),
      I2 => \seg_num_r_reg__0\(2),
      O => p_0_in(2)
    );
\seg_num_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \seg_num_r_reg__0\(1),
      I1 => \seg_num_r_reg__0\(0),
      I2 => \seg_num_r_reg__0\(2),
      I3 => \seg_num_r_reg__0\(3),
      O => p_0_in(3)
    );
\seg_num_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^seg_num_r_reg[0]_0\,
      I1 => \^seq_addr_ns0__4\,
      I2 => cmplx_seq_rst,
      O => seg_num_ns
    );
\seg_num_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^seg_num_r_reg[0]_0\,
      O => \seg_num_r[4]_i_2_n_0\
    );
\seg_num_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \seg_num_r_reg__0\(2),
      I1 => \seg_num_r_reg__0\(0),
      I2 => \seg_num_r_reg__0\(1),
      I3 => \seg_num_r_reg__0\(3),
      I4 => \seg_num_r_reg__0\(4),
      O => p_0_in(4)
    );
\seg_num_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seg_num_r[4]_i_2_n_0\,
      D => \seg_num_r[0]_i_1_n_0\,
      Q => \seg_num_r_reg__0\(0),
      R => seg_num_ns
    );
\seg_num_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seg_num_r[4]_i_2_n_0\,
      D => p_0_in(1),
      Q => \seg_num_r_reg__0\(1),
      R => seg_num_ns
    );
\seg_num_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seg_num_r[4]_i_2_n_0\,
      D => p_0_in(2),
      Q => \seg_num_r_reg__0\(2),
      R => seg_num_ns
    );
\seg_num_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seg_num_r[4]_i_2_n_0\,
      D => p_0_in(3),
      Q => \seg_num_r_reg__0\(3),
      R => seg_num_ns
    );
\seg_num_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seg_num_r[4]_i_2_n_0\,
      D => p_0_in(4),
      Q => \seg_num_r_reg__0\(4),
      R => seg_num_ns
    );
\seg_run_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seg_run_r_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\seg_run_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seg_run_r_reg_n_0_[0]\,
      I1 => p_0_in_0(0),
      O => \p_0_in__0\(1)
    );
\seg_run_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \seg_run_r_reg_n_0_[0]\,
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(1),
      O => \p_0_in__0\(2)
    );
\seg_run_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \seg_run_r_reg_n_0_[0]\,
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      O => \p_0_in__0\(3)
    );
\seg_run_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \seg_run_r_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(3),
      O => \p_0_in__0\(4)
    );
\seg_run_r[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmplx_pause\,
      O => p_2_in
    );
\seg_run_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(0),
      I2 => \seg_run_r_reg_n_0_[0]\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => p_0_in_0(4),
      O => \p_0_in__0\(5)
    );
\seg_run_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__0\(0),
      Q => \seg_run_r_reg_n_0_[0]\,
      R => SR(0)
    );
\seg_run_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__0\(1),
      Q => p_0_in_0(0),
      R => SR(0)
    );
\seg_run_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__0\(2),
      Q => p_0_in_0(1),
      R => SR(0)
    );
\seg_run_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__0\(3),
      Q => p_0_in_0(2),
      R => SR(0)
    );
\seg_run_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__0\(4),
      Q => p_0_in_0(3),
      R => SR(0)
    );
\seg_run_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__0\(5),
      Q => p_0_in_0(4),
      R => SR(0)
    );
\seq_addr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__1\(0)
    );
\seq_addr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__1\(1)
    );
\seq_addr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__1\(2)
    );
\seq_addr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__1\(3)
    );
\seq_addr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__1\(4)
    );
\seq_addr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \p_0_in__1\(5)
    );
\seq_addr_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seq_addr_r[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \p_0_in__1\(6)
    );
\seq_addr_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \seq_addr_r[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \p_0_in__1\(7)
    );
\seq_addr_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \seq_addr_r[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \p_0_in__1\(8)
    );
\seq_addr_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \seq_addr_r[8]_i_2_n_0\
    );
\seq_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__1\(0),
      Q => \^q\(0),
      R => seg_num_ns
    );
\seq_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__1\(1),
      Q => \^q\(1),
      R => seg_num_ns
    );
\seq_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__1\(2),
      Q => \^q\(2),
      R => seg_num_ns
    );
\seq_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__1\(3),
      Q => \^q\(3),
      R => seg_num_ns
    );
\seq_addr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__1\(4),
      Q => \^q\(4),
      R => seg_num_ns
    );
\seq_addr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__1\(5),
      Q => \^q\(5),
      R => seg_num_ns
    );
\seq_addr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__1\(6),
      Q => \^q\(6),
      R => seg_num_ns
    );
\seq_addr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__1\(7),
      Q => \^q\(7),
      R => seg_num_ns
    );
\seq_addr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_2_in,
      D => \p_0_in__1\(8),
      Q => \^q\(8),
      R => seg_num_ns
    );
victim_rot_done_r_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009964A6"
    )
        port map (
      I0 => \seg_num_r_reg__0\(0),
      I1 => \seg_num_r_reg__0\(1),
      I2 => \seg_num_r_reg__0\(2),
      I3 => \seg_num_r_reg__0\(4),
      I4 => \seg_num_r_reg__0\(3),
      O => seg_length(1)
    );
victim_rot_done_r_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00128F0F"
    )
        port map (
      I0 => \seg_num_r_reg__0\(2),
      I1 => \seg_num_r_reg__0\(1),
      I2 => \seg_num_r_reg__0\(0),
      I3 => \seg_num_r_reg__0\(3),
      I4 => \seg_num_r_reg__0\(4),
      O => seg_length(0)
    );
victim_rot_done_r_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CD0C000F32F3"
    )
        port map (
      I0 => \seg_num_r_reg__0\(0),
      I1 => \seg_num_r_reg__0\(2),
      I2 => \seg_num_r_reg__0\(1),
      I3 => \seg_num_r_reg__0\(4),
      I4 => \seg_num_r_reg__0\(3),
      I5 => p_0_in_0(2),
      O => victim_rot_done_r_i_13_n_0
    );
victim_rot_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^cmplx_pause\,
      I1 => victim_rot_done_r_i_6_n_0,
      I2 => victim_rot_done_r_i_7_n_0,
      I3 => victim_rot_done_r_i_8_n_0,
      O => \^seg_num_r_reg[0]_0\
    );
victim_rot_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \seg_num_r_reg__0\(4),
      I1 => \^q\(0),
      I2 => \seg_num_r_reg__0\(0),
      I3 => \seg_num_r_reg__0\(3),
      I4 => \seg_num_r_reg__0\(2),
      I5 => \seg_num_r_reg__0\(1),
      O => \^seq_addr_ns0__4\
    );
victim_rot_done_r_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8885777"
    )
        port map (
      I0 => \seg_num_r_reg__0\(4),
      I1 => \seg_num_r_reg__0\(3),
      I2 => \seg_num_r_reg__0\(2),
      I3 => \seg_num_r_reg__0\(1),
      I4 => p_0_in_0(4),
      O => victim_rot_done_r_i_6_n_0
    );
victim_rot_done_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1284000000000000"
    )
        port map (
      I0 => seg_length(1),
      I1 => seg_length(0),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(0),
      I4 => \^q\(0),
      I5 => victim_rot_done_r_i_13_n_0,
      O => victim_rot_done_r_i_7_n_0
    );
victim_rot_done_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00000001FFFF"
    )
        port map (
      I0 => \seg_num_r_reg__0\(0),
      I1 => \seg_num_r_reg__0\(1),
      I2 => \seg_num_r_reg__0\(2),
      I3 => \seg_num_r_reg__0\(3),
      I4 => \seg_num_r_reg__0\(4),
      I5 => p_0_in_0(3),
      O => victim_rot_done_r_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cntrl_init is
  port (
    \out\ : out STD_LOGIC;
    PHYCTLWD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    of_cmd_wr_en_reg_0 : out STD_LOGIC;
    \pc_seq_reg[0]_0\ : out STD_LOGIC;
    \io_fifo_rden_cal_done_r_reg[0]\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pc_cmd_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cq_stable_r_reg : in STD_LOGIC;
    \FSM_sequential_pc_ctl_ns_reg[0]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    pc_cntr_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_pc_ctl_ns_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_pc_ctl_ns_reg[0]_2\ : in STD_LOGIC;
    \_phy_ctl_a_full_p\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_phy_ctl_a_full_p__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_coarse_enable_w_reg : in STD_LOGIC;
    phy_ctl_ready : in STD_LOGIC;
    cq_stable_r_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cntrl_init : entity is "mig_7series_v4_0_qdr_rld_phy_cntrl_init";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cntrl_init;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cntrl_init is
  signal \FSM_sequential_pc_ctl_ns[1]_i_1_n_0\ : STD_LOGIC;
  signal \^phyctlwd\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of in0 : signal is "yes";
  signal io_fifo_rden_cal_done_r_i_1_n_0 : STD_LOGIC;
  signal \^io_fifo_rden_cal_done_r_reg[0]\ : STD_LOGIC;
  signal of_cmd_wr_en_i_1_n_0 : STD_LOGIC;
  signal \^of_cmd_wr_en_reg_0\ : STD_LOGIC;
  attribute RTL_KEEP of of_cmd_wr_en_reg_0 : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of of_cmd_wr_en_reg_0 : signal is "true";
  signal of_data_wr_en_i_1_n_0 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute RTL_KEEP of \out\ : signal is "true";
  attribute syn_keep of \out\ : signal is "true";
  signal pc_cmd : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^pc_cmd_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute RTL_KEEP of \pc_cmd_reg[0]_0\ : signal is "yes";
  signal pc_command_offset : STD_LOGIC_VECTOR ( 4 to 4 );
  signal pc_data_offset : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \pc_data_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \pc_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \pc_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \^pc_seq_reg[0]_0\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_pc_ctl_ns_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_pc_ctl_ns_reg[1]\ : label is "yes";
  attribute KEEP of of_cmd_wr_en_reg : label is "yes";
  attribute syn_keep of of_cmd_wr_en_reg : label is "true";
  attribute KEEP of of_data_wr_en_reg : label is "yes";
  attribute syn_keep of of_data_wr_en_reg : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pc_seq[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \pc_seq[1]_i_1\ : label is "soft_lutpair133";
begin
  PHYCTLWD(7 downto 0) <= \^phyctlwd\(7 downto 0);
  in0(0) <= \^in0\(0);
  \io_fifo_rden_cal_done_r_reg[0]\ <= \^io_fifo_rden_cal_done_r_reg[0]\;
  of_cmd_wr_en_reg_0 <= \^of_cmd_wr_en_reg_0\;
  \out\ <= \^out\;
  \pc_cmd_reg[0]_0\(1) <= \^pc_cmd_reg[0]_0\(1);
  \pc_cmd_reg[0]_0\(0) <= \^in0\(0);
  \pc_seq_reg[0]_0\ <= \^pc_seq_reg[0]_0\;
\FSM_sequential_pc_ctl_ns[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCE444E"
    )
        port map (
      I0 => \^in0\(0),
      I1 => \^pc_cmd_reg[0]_0\(1),
      I2 => \_phy_ctl_a_full_p\(0),
      I3 => \_phy_ctl_a_full_p__0\(0),
      I4 => \^pc_cmd_reg[0]_0\(1),
      O => \FSM_sequential_pc_ctl_ns[1]_i_1_n_0\
    );
\FSM_sequential_pc_ctl_ns_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_pc_ctl_ns_reg[0]_2\,
      Q => \^in0\(0),
      R => cq_stable_r_reg
    );
\FSM_sequential_pc_ctl_ns_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_pc_ctl_ns[1]_i_1_n_0\,
      Q => \^pc_cmd_reg[0]_0\(1),
      R => cq_stable_r_reg
    );
io_fifo_rden_cal_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => \^in0\(0),
      I1 => \_phy_ctl_a_full_p\(0),
      I2 => \_phy_ctl_a_full_p__0\(0),
      I3 => \^pc_cmd_reg[0]_0\(1),
      I4 => \^io_fifo_rden_cal_done_r_reg[0]\,
      O => io_fifo_rden_cal_done_r_i_1_n_0
    );
io_fifo_rden_cal_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => io_fifo_rden_cal_done_r_i_1_n_0,
      Q => \^io_fifo_rden_cal_done_r_reg[0]\,
      R => cq_stable_r_reg
    );
of_cmd_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8000000000000"
    )
        port map (
      I0 => \^io_fifo_rden_cal_done_r_reg[0]\,
      I1 => po_coarse_enable_w_reg,
      I2 => \^of_cmd_wr_en_reg_0\,
      I3 => \^pc_seq_reg[0]_0\,
      I4 => phy_ctl_ready,
      I5 => cq_stable_r_reg_0,
      O => of_cmd_wr_en_i_1_n_0
    );
of_cmd_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => of_cmd_wr_en_i_1_n_0,
      Q => \^of_cmd_wr_en_reg_0\,
      R => '0'
    );
of_data_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8000000000000"
    )
        port map (
      I0 => \^io_fifo_rden_cal_done_r_reg[0]\,
      I1 => po_coarse_enable_w_reg,
      I2 => \^out\,
      I3 => \^pc_seq_reg[0]_0\,
      I4 => phy_ctl_ready,
      I5 => cq_stable_r_reg_0,
      O => of_data_wr_en_i_1_n_0
    );
of_data_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => of_data_wr_en_i_1_n_0,
      Q => \^out\,
      R => '0'
    );
\pc_cmd[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pc_cmd_reg[0]_0\(1),
      O => pc_cmd(2)
    );
\pc_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_pc_ctl_ns_reg[0]_0\,
      D => \^pc_cmd_reg[0]_0\(1),
      Q => \^phyctlwd\(0),
      R => cq_stable_r_reg
    );
\pc_cmd_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \FSM_sequential_pc_ctl_ns_reg[0]_0\,
      D => pc_cmd(2),
      Q => \^phyctlwd\(1),
      S => cq_stable_r_reg
    );
\pc_cntr_cmd_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \FSM_sequential_pc_ctl_ns_reg[0]_0\,
      D => pc_cntr_cmd(0),
      Q => \^phyctlwd\(7),
      S => cq_stable_r_reg
    );
\pc_command_offset[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \^in0\(0),
      I1 => \^pc_cmd_reg[0]_0\(1),
      I2 => \_phy_ctl_a_full_p__0\(0),
      I3 => \_phy_ctl_a_full_p\(0),
      O => pc_command_offset(4)
    );
\pc_command_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_pc_ctl_ns_reg[0]_0\,
      D => pc_command_offset(4),
      Q => \^phyctlwd\(2),
      R => cq_stable_r_reg
    );
\pc_data_offset[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^in0\(0),
      I1 => \^pc_cmd_reg[0]_0\(1),
      O => \pc_data_offset[0]_i_1_n_0\
    );
\pc_data_offset[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^pc_cmd_reg[0]_0\(1),
      I1 => \_phy_ctl_a_full_p__0\(0),
      I2 => \_phy_ctl_a_full_p\(0),
      I3 => \^in0\(0),
      O => pc_data_offset(5)
    );
\pc_data_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_pc_ctl_ns_reg[0]_0\,
      D => \pc_data_offset[0]_i_1_n_0\,
      Q => \^phyctlwd\(3),
      R => cq_stable_r_reg
    );
\pc_data_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_pc_ctl_ns_reg[0]_0\,
      D => pc_data_offset(5),
      Q => \^phyctlwd\(4),
      R => cq_stable_r_reg
    );
\pc_seq[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pc_seq_reg[0]_0\,
      I1 => \^phyctlwd\(5),
      O => \pc_seq[0]_i_1_n_0\
    );
\pc_seq[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^phyctlwd\(5),
      I1 => \^pc_seq_reg[0]_0\,
      I2 => \^phyctlwd\(6),
      O => \pc_seq[1]_i_1_n_0\
    );
\pc_seq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pc_seq[0]_i_1_n_0\,
      Q => \^phyctlwd\(5),
      R => cq_stable_r_reg
    );
\pc_seq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pc_seq[1]_i_1_n_0\,
      Q => \^phyctlwd\(6),
      R => cq_stable_r_reg
    );
phy_ctl_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_pc_ctl_ns_reg[0]_0\,
      D => \FSM_sequential_pc_ctl_ns_reg[0]_1\,
      Q => \^pc_seq_reg[0]_0\,
      R => cq_stable_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_pi_comp_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \left_slew_r_reg[3]\ : out STD_LOGIC;
    \left_slew_r_reg[5]\ : out STD_LOGIC;
    \left_slew_r_reg[3]_0\ : out STD_LOGIC;
    \left_slew_r_reg[3]_1\ : out STD_LOGIC;
    \left_slew_r_reg[3]_2\ : out STD_LOGIC;
    \right_r_reg[5]\ : in STD_LOGIC;
    \left_r_reg[5]\ : in STD_LOGIC;
    \right_r_reg[4]\ : in STD_LOGIC;
    \left_r_reg[3]\ : in STD_LOGIC;
    \right_r_reg[3]\ : in STD_LOGIC;
    \left_r_reg[4]\ : in STD_LOGIC;
    \left_r_reg[2]\ : in STD_LOGIC;
    \right_r_reg[2]\ : in STD_LOGIC;
    \right_r_reg[1]\ : in STD_LOGIC;
    \right_r_reg[0]\ : in STD_LOGIC;
    \left_r_reg[1]\ : in STD_LOGIC;
    \left_r_reg[0]\ : in STD_LOGIC;
    \right_r_reg[3]_0\ : in STD_LOGIC;
    \right_r_reg[3]_1\ : in STD_LOGIC;
    \right_r_reg[3]_2\ : in STD_LOGIC;
    \left_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_pi_comp_rom : entity is "mig_7series_v4_0_qdr_rld_phy_pi_comp_rom";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_pi_comp_rom;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_pi_comp_rom is
  signal \left_slew_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_15_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_16_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_17_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_21_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_22_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_23_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_24_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_25_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_26_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_27_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_30_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_31_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_33_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_34_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_35_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_36_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_37_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_38_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_39_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_40_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_41_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_42_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_43_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_46_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_47_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_48_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_49_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_11_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_15_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_17_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_18_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_20_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_21_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_22_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_25_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_26_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_27_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_28_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_29_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_30_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_33_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_34_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_35_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_36_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_37_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_38_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_39_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_40_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \left_slew_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_16_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_17_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_18_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_19_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_20_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_21_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_22_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_23_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_24_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_25_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_26_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_27_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_28_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_29_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_30_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_31_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_32_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_33_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_34_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_35_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_36_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_37_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_38_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \left_slew_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_16_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_17_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_18_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_19_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_21_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_23_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_24_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_25_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_26_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_27_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_28_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_12_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_13_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_14_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_15_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_16_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_17_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \left_slew_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \left_slew_r[5]_i_10_n_0\ : STD_LOGIC;
  signal \left_slew_r[5]_i_11_n_0\ : STD_LOGIC;
  signal \left_slew_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \left_slew_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \left_slew_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \left_slew_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \left_slew_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \left_slew_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \left_slew_r[5]_i_9_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \left_slew_r_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \^left_slew_r_reg[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \left_slew_r[1]_i_4\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \left_slew_r[2]_i_11\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \left_slew_r[2]_i_24\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \left_slew_r[2]_i_36\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \left_slew_r[2]_i_9\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \left_slew_r[3]_i_21\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \left_slew_r[3]_i_26\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \left_slew_r[4]_i_13\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \left_slew_r[4]_i_8\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \left_slew_r[5]_i_10\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \left_slew_r[5]_i_11\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \left_slew_r[5]_i_8\ : label is "soft_lutpair239";
begin
  \left_slew_r_reg[5]\ <= \^left_slew_r_reg[5]\;
\left_slew_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => \left_slew_r[0]_i_2_n_0\,
      I1 => \left_slew_r[0]_i_3_n_0\,
      I2 => \right_r_reg[5]\,
      I3 => \left_slew_r_reg[0]_i_4_n_0\,
      I4 => \left_r_reg[5]\,
      O => D(0)
    );
\left_slew_r[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[0]_i_25_n_0\,
      I1 => \left_slew_r[0]_i_26_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[0]_i_27_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[0]_i_24_n_0\,
      O => \left_slew_r[0]_i_10_n_0\
    );
\left_slew_r[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => \right_r_reg[3]\,
      I1 => \left_slew_r[0]_i_30_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[0]_i_7_n_0\,
      I4 => \left_r_reg[4]\,
      O => \left_slew_r[0]_i_12_n_0\
    );
\left_slew_r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \left_slew_r[0]_i_7_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[0]_i_31_n_0\,
      I3 => \right_r_reg[3]\,
      I4 => \left_r_reg[4]\,
      I5 => \left_slew_r_reg[0]_i_32_n_0\,
      O => \left_slew_r[0]_i_13_n_0\
    );
\left_slew_r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF3FB36E36E36E33"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_14_n_0\
    );
\left_slew_r[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[0]_i_33_n_0\,
      I1 => \left_slew_r[0]_i_26_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[0]_i_34_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[0]_i_35_n_0\,
      O => \left_slew_r[0]_i_15_n_0\
    );
\left_slew_r[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \right_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \left_r_reg[1]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[2]\,
      O => \left_slew_r[0]_i_16_n_0\
    );
\left_slew_r[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB3FB3EE3EA3CE33"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_17_n_0\
    );
\left_slew_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \left_slew_r[0]_i_5_n_0\,
      I1 => \right_r_reg[4]\,
      I2 => \left_slew_r_reg[0]_i_6_n_0\,
      I3 => \left_r_reg[3]\,
      I4 => \left_slew_r[0]_i_7_n_0\,
      I5 => \left_r_reg[4]\,
      O => \left_slew_r[0]_i_2_n_0\
    );
\left_slew_r[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696666669999B97"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[1]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[0]_i_21_n_0\
    );
\left_slew_r[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B774880788457F7"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[0]_i_22_n_0\
    );
\left_slew_r[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78792C842D8673F1"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[0]_i_23_n_0\
    );
\left_slew_r[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91A7177078E88F89"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[0]_i_24_n_0\
    );
\left_slew_r[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1666666899999796"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \left_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[0]_i_25_n_0\
    );
\left_slew_r[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77BF4A226AA37F7F"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[0]_i_26_n_0\
    );
\left_slew_r[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C7728802882F7FD"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[0]_i_27_n_0\
    );
\left_slew_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r_reg[0]_i_8_n_0\,
      I1 => \left_slew_r[0]_i_9_n_0\,
      I2 => \right_r_reg[4]\,
      I3 => \left_slew_r[0]_i_10_n_0\,
      I4 => \left_r_reg[4]\,
      I5 => \left_slew_r_reg[0]_i_11_n_0\,
      O => \left_slew_r[0]_i_3_n_0\
    );
\left_slew_r[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB3FB3EE36E34E33"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_30_n_0\
    );
\left_slew_r[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB3FB3EE3EE34E33"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_31_n_0\
    );
\left_slew_r[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"875A5A58E5A5A51F"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[0]_i_33_n_0\
    );
\left_slew_r[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78792C802C8273F7"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[0]_i_34_n_0\
    );
\left_slew_r[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1A7177038E88F89"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[0]_i_35_n_0\
    );
\left_slew_r[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AF00F78CF0EE18F"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_36_n_0\
    );
\left_slew_r[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDF334CC334CC333"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \right_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_37_n_0\
    );
\left_slew_r[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA572A5555AABA55"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \right_r_reg[1]\,
      I4 => \right_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_38_n_0\
    );
\left_slew_r[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1919E66C939669C9"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_39_n_0\
    );
\left_slew_r[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AF00F1AC10FF0CE"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_40_n_0\
    );
\left_slew_r[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB333CCC34CC8333"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \right_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_41_n_0\
    );
\left_slew_r[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F708F8F70F00F"
    )
        port map (
      I0 => \left_r_reg[0]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[2]\,
      I3 => \right_r_reg[1]\,
      I4 => \right_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_42_n_0\
    );
\left_slew_r[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1919E66897966989"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[0]_i_43_n_0\
    );
\left_slew_r[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9AF977038680F89"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[0]_i_46_n_0\
    );
\left_slew_r[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DF730806880F77F"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_r_reg[1]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[2]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[0]_i_47_n_0\
    );
\left_slew_r[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77BF4A626AA3FF7F"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[0]_i_48_n_0\
    );
\left_slew_r[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96666668999997D6"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \left_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[0]_i_49_n_0\
    );
\left_slew_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \left_slew_r[0]_i_7_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[0]_i_14_n_0\,
      I3 => \right_r_reg[3]\,
      I4 => \left_r_reg[4]\,
      I5 => \left_slew_r[0]_i_15_n_0\,
      O => \left_slew_r[0]_i_5_n_0\
    );
\left_slew_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[1]\,
      I2 => \left_r_reg[0]_0\,
      I3 => \right_r_reg[0]\,
      I4 => \right_r_reg[2]\,
      I5 => \right_r_reg[3]\,
      O => \left_slew_r[0]_i_7_n_0\
    );
\left_slew_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[0]_i_21_n_0\,
      I1 => \left_slew_r[0]_i_22_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[0]_i_23_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[0]_i_24_n_0\,
      O => \left_slew_r[0]_i_9_n_0\
    );
\left_slew_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71E1E1E778707871"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \left_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[1]_i_10_n_0\
    );
\left_slew_r[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2570AFA7100FF0F0"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[1]_i_11_n_0\
    );
\left_slew_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAED1AFA125A855A"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[1]_i_12_n_0\
    );
\left_slew_r[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62B7AB6676BB6A77"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[1]_i_13_n_0\
    );
\left_slew_r[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[1]_i_20_n_0\,
      I1 => \left_slew_r[2]_i_20_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[1]_i_21_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[1]_i_22_n_0\,
      O => \left_slew_r[1]_i_14_n_0\
    );
\left_slew_r[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62F7A96676BB2A77"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[1]_i_15_n_0\
    );
\left_slew_r[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[1]_i_25_n_0\,
      I1 => \left_slew_r[1]_i_26_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[1]_i_27_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[1]_i_28_n_0\,
      O => \left_slew_r[1]_i_17_n_0\
    );
\left_slew_r[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[1]_i_29_n_0\,
      I1 => \left_slew_r[2]_i_20_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[1]_i_30_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[1]_i_28_n_0\,
      O => \left_slew_r[1]_i_18_n_0\
    );
\left_slew_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDE8E"
    )
        port map (
      I0 => \left_r_reg[4]\,
      I1 => \left_slew_r[1]_i_4_n_0\,
      I2 => \right_r_reg[4]\,
      I3 => \left_slew_r[1]_i_5_n_0\,
      I4 => \left_r_reg[5]\,
      O => \left_slew_r[1]_i_2_n_0\
    );
\left_slew_r[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFA05071F5FA000"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[1]_i_20_n_0\
    );
\left_slew_r[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25609FAF700DF0F0"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[1]_i_21_n_0\
    );
\left_slew_r[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAED3AFA125A055A"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[1]_i_22_n_0\
    );
\left_slew_r[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFA0505175FA080"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[1]_i_25_n_0\
    );
\left_slew_r[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19DD1AAE2AAA22AA"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[1]_i_26_n_0\
    );
\left_slew_r[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1949B7BB4C35C8CC"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[1]_i_27_n_0\
    );
\left_slew_r[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAED7AFA125A055A"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[1]_i_28_n_0\
    );
\left_slew_r[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1E1E1E778707871"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \left_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[1]_i_29_n_0\
    );
\left_slew_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \left_slew_r[1]_i_6_n_0\,
      I1 => \right_r_reg[4]\,
      I2 => \left_slew_r[1]_i_7_n_0\,
      I3 => \left_r_reg[5]\,
      I4 => \left_slew_r[1]_i_8_n_0\,
      O => \left_slew_r[1]_i_3_n_0\
    );
\left_slew_r[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43708FCF300BF0F0"
    )
        port map (
      I0 => \right_r_reg[0]\,
      I1 => \left_r_reg[2]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[1]_i_30_n_0\
    );
\left_slew_r[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7696661699999799"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[0]\,
      I5 => \right_r_reg[1]\,
      O => \left_slew_r[1]_i_33_n_0\
    );
\left_slew_r[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6695AA6656996A55"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[1]_i_34_n_0\
    );
\left_slew_r[1]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66C63363"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[1]\,
      O => \left_slew_r[1]_i_35_n_0\
    );
\left_slew_r[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"868E8E8C71F773E7"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \left_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \right_r_reg[1]\,
      O => \left_slew_r[1]_i_36_n_0\
    );
\left_slew_r[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7999667967996668"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[1]_i_37_n_0\
    );
\left_slew_r[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6255A96656992A55"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[1]_i_38_n_0\
    );
\left_slew_r[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C703C0F8F3C0F"
    )
        port map (
      I0 => \left_r_reg[0]\,
      I1 => \left_r_reg[2]\,
      I2 => \right_r_reg[2]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[1]\,
      O => \left_slew_r[1]_i_39_n_0\
    );
\left_slew_r[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \left_slew_r[0]_i_7_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[1]_i_9_n_0\,
      I3 => \right_r_reg[3]\,
      O => \left_slew_r[1]_i_4_n_0\
    );
\left_slew_r[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"868E8E8871F777E7"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \left_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \right_r_reg[1]\,
      O => \left_slew_r[1]_i_40_n_0\
    );
\left_slew_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[1]_i_10_n_0\,
      I1 => \left_slew_r[2]_i_20_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[1]_i_11_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[1]_i_12_n_0\,
      O => \left_slew_r[1]_i_5_n_0\
    );
\left_slew_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \left_slew_r[0]_i_7_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[1]_i_13_n_0\,
      I3 => \right_r_reg[3]\,
      I4 => \left_r_reg[4]\,
      I5 => \left_slew_r[1]_i_14_n_0\,
      O => \left_slew_r[1]_i_6_n_0\
    );
\left_slew_r[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => \right_r_reg[3]\,
      I1 => \left_slew_r[1]_i_15_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[0]_i_7_n_0\,
      I4 => \left_r_reg[4]\,
      O => \left_slew_r[1]_i_7_n_0\
    );
\left_slew_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r_reg[1]_i_16_n_0\,
      I1 => \left_slew_r[1]_i_17_n_0\,
      I2 => \right_r_reg[4]\,
      I3 => \left_slew_r[1]_i_18_n_0\,
      I4 => \left_r_reg[4]\,
      I5 => \left_slew_r_reg[1]_i_19_n_0\,
      O => \left_slew_r[1]_i_8_n_0\
    );
\left_slew_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62F7A96676BB6A77"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[1]_i_9_n_0\
    );
\left_slew_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => \left_slew_r_reg[2]_i_2_n_0\,
      I1 => \left_slew_r_reg[2]_i_3_n_0\,
      I2 => \right_r_reg[5]\,
      I3 => \left_slew_r[2]_i_4_n_0\,
      I4 => \left_r_reg[5]\,
      O => D(2)
    );
\left_slew_r[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \left_slew_r[0]_i_7_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[2]_i_23_n_0\,
      I3 => \right_r_reg[3]\,
      O => \left_slew_r[2]_i_11_n_0\
    );
\left_slew_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26B3642232BB6633"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[2]_i_12_n_0\
    );
\left_slew_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26B3662232BB2633"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[2]_i_13_n_0\
    );
\left_slew_r[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[2]_i_24_n_0\,
      I1 => \left_slew_r[2]_i_20_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[2]_i_25_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[2]_i_26_n_0\,
      O => \left_slew_r[2]_i_14_n_0\
    );
\left_slew_r[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[2]_i_27_n_0\,
      I1 => \left_slew_r[3]_i_27_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[2]_i_28_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[2]_i_29_n_0\,
      O => \left_slew_r[2]_i_15_n_0\
    );
\left_slew_r[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \left_slew_r[2]_i_9_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[2]_i_30_n_0\,
      I3 => \right_r_reg[3]\,
      I4 => \left_slew_r[2]_i_31_n_0\,
      O => \left_slew_r[2]_i_16_n_0\
    );
\left_slew_r[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[2]_i_32_n_0\,
      I1 => \left_slew_r[2]_i_33_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[2]_i_34_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[2]_i_31_n_0\,
      O => \left_slew_r[2]_i_17_n_0\
    );
\left_slew_r[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r[2]_i_35_n_0\,
      I1 => \left_slew_r[2]_i_36_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[2]_i_37_n_0\,
      I4 => \right_r_reg[3]\,
      I5 => \left_slew_r[2]_i_38_n_0\,
      O => \left_slew_r[2]_i_18_n_0\
    );
\left_slew_r[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDFF04440000"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[1]\,
      I2 => \left_r_reg[0]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[0]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[2]_i_19_n_0\
    );
\left_slew_r[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F2ABFAB2A2A2A2A"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[2]_i_20_n_0\
    );
\left_slew_r[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55B5BDAF5055F5F5"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[1]\,
      O => \left_slew_r[2]_i_21_n_0\
    );
\left_slew_r[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2AA5AD4A5AAAAA"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[2]_i_22_n_0\
    );
\left_slew_r[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26B3642232BB2633"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[2]_i_23_n_0\
    );
\left_slew_r[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0040"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[1]\,
      I2 => \right_r_reg[0]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[2]\,
      O => \left_slew_r[2]_i_24_n_0\
    );
\left_slew_r[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2AB5A52A5AAAAA"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[2]_i_25_n_0\
    );
\left_slew_r[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5595BDAF5055F5F5"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[1]\,
      O => \left_slew_r[2]_i_26_n_0\
    );
\left_slew_r[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBDBDBBCCCCCCDC"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \left_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[1]\,
      O => \left_slew_r[2]_i_27_n_0\
    );
\left_slew_r[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2633642232BB6633"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[2]_i_28_n_0\
    );
\left_slew_r[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF777F5515011101"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_r_reg[1]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \right_r_reg[0]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[2]_i_29_n_0\
    );
\left_slew_r[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4CC3C30C3CCCCC"
    )
        port map (
      I0 => \right_r_reg[0]\,
      I1 => \left_r_reg[2]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[2]_i_30_n_0\
    );
\left_slew_r[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5BDAF5055F5F5"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[1]\,
      O => \left_slew_r[2]_i_31_n_0\
    );
\left_slew_r[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFF700003000"
    )
        port map (
      I0 => \left_r_reg[0]\,
      I1 => \left_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[2]_i_32_n_0\
    );
\left_slew_r[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BFF3AAE2AAA22AA"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[2]_i_33_n_0\
    );
\left_slew_r[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32BB99D926A2AAAA"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[2]_i_34_n_0\
    );
\left_slew_r[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBDBDBFCCCCCCDC"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \left_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[1]\,
      O => \left_slew_r[2]_i_35_n_0\
    );
\left_slew_r[2]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B2BB"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[1]\,
      I2 => \left_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \right_r_reg[2]\,
      O => \left_slew_r[2]_i_36_n_0\
    );
\left_slew_r[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B3662232BB2633"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[0]\,
      O => \left_slew_r[2]_i_37_n_0\
    );
\left_slew_r[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5DDFDD04004444"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[1]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[2]_i_38_n_0\
    );
\left_slew_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFB8FFB800"
    )
        port map (
      I0 => \left_slew_r[2]_i_9_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r_reg[2]_i_10_n_0\,
      I3 => \right_r_reg[4]\,
      I4 => \left_slew_r[2]_i_11_n_0\,
      I5 => \left_r_reg[4]\,
      O => \left_slew_r[2]_i_4_n_0\
    );
\left_slew_r[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => \right_r_reg[3]\,
      I1 => \left_slew_r[2]_i_12_n_0\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[0]_i_7_n_0\,
      I4 => \left_r_reg[4]\,
      O => \left_slew_r[2]_i_5_n_0\
    );
\left_slew_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \left_slew_r[0]_i_7_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[2]_i_13_n_0\,
      I3 => \right_r_reg[3]\,
      I4 => \left_r_reg[4]\,
      I5 => \left_slew_r[2]_i_14_n_0\,
      O => \left_slew_r[2]_i_6_n_0\
    );
\left_slew_r[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \left_slew_r[2]_i_19_n_0\,
      I1 => \right_r_reg[3]\,
      I2 => \left_slew_r[2]_i_20_n_0\,
      O => \left_slew_r[2]_i_9_n_0\
    );
\left_slew_r[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_slew_r[3]_i_21_n_0\,
      I2 => \right_r_reg[2]\,
      I3 => \right_r_reg[3]\,
      O => \left_slew_r[3]_i_10_n_0\
    );
\left_slew_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FF7DFBDBBEA"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_r_reg[1]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[3]_i_11_n_0\
    );
\left_slew_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E26BF776D7F7D7D7"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[0]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r_reg[3]\
    );
\left_slew_r[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40CC40CCFCFCCCFC"
    )
        port map (
      I0 => \right_r_reg[0]\,
      I1 => \left_r_reg[2]\,
      I2 => \left_r_reg[1]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r_reg[3]_1\
    );
\left_slew_r[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5FDFFFF"
    )
        port map (
      I0 => \right_r_reg[2]\,
      I1 => \left_r_reg[0]\,
      I2 => \left_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[2]\,
      O => \left_slew_r_reg[3]_0\
    );
\left_slew_r[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \left_slew_r[3]_i_10_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[3]_i_23_n_0\,
      I3 => \right_r_reg[3]\,
      I4 => \^left_slew_r_reg[5]\,
      O => \left_slew_r[3]_i_16_n_0\
    );
\left_slew_r[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \left_slew_r[3]_i_24_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[3]_i_25_n_0\,
      I3 => \right_r_reg[3]\,
      O => \left_slew_r[3]_i_17_n_0\
    );
\left_slew_r[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C400D555C551DD55"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[1]\,
      I5 => \left_r_reg[0]\,
      O => \left_slew_r[3]_i_18_n_0\
    );
\left_slew_r[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22FF2200F000F000"
    )
        port map (
      I0 => \left_slew_r[3]_i_26_n_0\,
      I1 => \left_r_reg[2]\,
      I2 => \left_slew_r[3]_i_27_n_0\,
      I3 => \left_r_reg[3]\,
      I4 => \left_slew_r[3]_i_28_n_0\,
      I5 => \right_r_reg[3]\,
      O => \left_slew_r[3]_i_19_n_0\
    );
\left_slew_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDE8E"
    )
        port map (
      I0 => \left_r_reg[4]\,
      I1 => \left_slew_r[3]_i_4_n_0\,
      I2 => \right_r_reg[4]\,
      I3 => \right_r_reg[3]_0\,
      I4 => \left_r_reg[5]\,
      O => \left_slew_r[3]_i_2_n_0\
    );
\left_slew_r[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DEFF"
    )
        port map (
      I0 => \left_r_reg[0]\,
      I1 => \left_r_reg[1]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      O => \left_slew_r[3]_i_21_n_0\
    );
\left_slew_r[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2ABFAF2A0AAAAA"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r_reg[3]_2\
    );
\left_slew_r[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FF7DDBDBBEA"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_r_reg[1]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[3]_i_23_n_0\
    );
\left_slew_r[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020000045044545"
    )
        port map (
      I0 => \right_r_reg[3]\,
      I1 => \left_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[0]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[3]_i_24_n_0\
    );
\left_slew_r[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FFF751105510"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_r_reg[1]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[3]_i_25_n_0\
    );
\left_slew_r[3]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA020000"
    )
        port map (
      I0 => \right_r_reg[1]\,
      I1 => \left_r_reg[1]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[0]\,
      I4 => \right_r_reg[2]\,
      O => \left_slew_r[3]_i_26_n_0\
    );
\left_slew_r[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800CF0CCFCF"
    )
        port map (
      I0 => \left_r_reg[0]\,
      I1 => \left_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \left_r_reg[1]\,
      I4 => \right_r_reg[0]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[3]_i_27_n_0\
    );
\left_slew_r[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF751107510"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_r_reg[1]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[3]_i_28_n_0\
    );
\left_slew_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \left_slew_r_reg[3]_i_6_n_0\,
      I1 => \left_slew_r[3]_i_7_n_0\,
      I2 => \left_r_reg[5]\,
      I3 => \left_slew_r[3]_i_8_n_0\,
      I4 => \right_r_reg[4]\,
      I5 => \left_slew_r_reg[3]_i_9_n_0\,
      O => \left_slew_r[3]_i_3_n_0\
    );
\left_slew_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \left_slew_r[3]_i_10_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[3]_i_11_n_0\,
      I3 => \right_r_reg[3]\,
      I4 => \^left_slew_r_reg[5]\,
      O => \left_slew_r[3]_i_4_n_0\
    );
\left_slew_r[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \left_slew_r[3]_i_4_n_0\,
      I1 => \left_r_reg[4]\,
      O => \left_slew_r[3]_i_7_n_0\
    );
\left_slew_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \left_slew_r[3]_i_17_n_0\,
      I1 => \left_r_reg[4]\,
      I2 => \left_slew_r[3]_i_18_n_0\,
      I3 => \right_r_reg[3]\,
      I4 => \left_r_reg[3]\,
      I5 => \left_slew_r[4]_i_8_n_0\,
      O => \left_slew_r[3]_i_8_n_0\
    );
\left_slew_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => \left_slew_r[4]_i_2_n_0\,
      I1 => \left_slew_r[4]_i_3_n_0\,
      I2 => \right_r_reg[5]\,
      I3 => \left_slew_r[4]_i_4_n_0\,
      I4 => \left_r_reg[5]\,
      O => D(4)
    );
\left_slew_r[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \left_slew_r[4]_i_17_n_0\,
      I1 => \right_r_reg[3]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_slew_r[4]_i_12_n_0\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[2]\,
      O => \left_slew_r[4]_i_10_n_0\
    );
\left_slew_r[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D54050D5F55555"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[0]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[4]_i_11_n_0\
    );
\left_slew_r[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \right_r_reg[0]\,
      I1 => \left_r_reg[0]\,
      I2 => \left_r_reg[1]\,
      O => \left_slew_r[4]_i_12_n_0\
    );
\left_slew_r[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \right_r_reg[0]\,
      I1 => \left_r_reg[0]\,
      I2 => \left_r_reg[1]\,
      I3 => \right_r_reg[1]\,
      O => \left_slew_r[4]_i_13_n_0\
    );
\left_slew_r[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32BBBBFB22A2AAAA"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[4]_i_14_n_0\
    );
\left_slew_r[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \left_slew_r[4]_i_17_n_0\,
      I1 => \right_r_reg[3]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_slew_r[5]_i_8_n_0\,
      I4 => \left_r_reg[2]\,
      O => \left_slew_r[4]_i_15_n_0\
    );
\left_slew_r[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF3030F330"
    )
        port map (
      I0 => \left_r_reg[0]\,
      I1 => \left_r_reg[2]\,
      I2 => \right_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \left_r_reg[1]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[4]_i_16_n_0\
    );
\left_slew_r[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF33BF3303033303"
    )
        port map (
      I0 => \right_r_reg[0]\,
      I1 => \left_r_reg[2]\,
      I2 => \left_r_reg[1]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[0]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[4]_i_17_n_0\
    );
\left_slew_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFB8FFB800"
    )
        port map (
      I0 => \left_slew_r[5]_i_5_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[4]_i_5_n_0\,
      I3 => \right_r_reg[4]\,
      I4 => \left_slew_r[4]_i_6_n_0\,
      I5 => \left_r_reg[4]\,
      O => \left_slew_r[4]_i_2_n_0\
    );
\left_slew_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFCFFFFBBFC0000"
    )
        port map (
      I0 => \left_slew_r[4]_i_7_n_0\,
      I1 => \left_r_reg[4]\,
      I2 => \left_slew_r[4]_i_8_n_0\,
      I3 => \left_r_reg[3]\,
      I4 => \right_r_reg[4]\,
      I5 => \left_slew_r[4]_i_9_n_0\,
      O => \left_slew_r[4]_i_3_n_0\
    );
\left_slew_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFB8FFB800"
    )
        port map (
      I0 => \left_slew_r[5]_i_5_n_0\,
      I1 => \left_r_reg[3]\,
      I2 => \left_slew_r[4]_i_10_n_0\,
      I3 => \right_r_reg[4]\,
      I4 => \left_slew_r[4]_i_6_n_0\,
      I5 => \left_r_reg[4]\,
      O => \left_slew_r[4]_i_4_n_0\
    );
\left_slew_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \left_slew_r[4]_i_11_n_0\,
      I1 => \right_r_reg[3]\,
      I2 => \right_r_reg[2]\,
      I3 => \left_slew_r[4]_i_12_n_0\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[2]\,
      O => \left_slew_r[4]_i_5_n_0\
    );
\left_slew_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFAFAFEF0AEF"
    )
        port map (
      I0 => \left_r_reg[3]\,
      I1 => \left_slew_r[4]_i_13_n_0\,
      I2 => \right_r_reg[3]\,
      I3 => \right_r_reg[2]\,
      I4 => \left_slew_r[5]_i_11_n_0\,
      I5 => \left_r_reg[2]\,
      O => \left_slew_r[4]_i_6_n_0\
    );
\left_slew_r[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAFFBA"
    )
        port map (
      I0 => \right_r_reg[2]\,
      I1 => \left_r_reg[1]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      I4 => \left_r_reg[2]\,
      I5 => \right_r_reg[3]\,
      O => \left_slew_r[4]_i_7_n_0\
    );
\left_slew_r[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \left_slew_r[4]_i_14_n_0\,
      I1 => \right_r_reg[3]\,
      I2 => \^left_slew_r_reg[5]\,
      O => \left_slew_r[4]_i_8_n_0\
    );
\left_slew_r[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA0CFCFCFCF"
    )
        port map (
      I0 => \left_slew_r[5]_i_5_n_0\,
      I1 => \left_slew_r[4]_i_15_n_0\,
      I2 => \left_r_reg[4]\,
      I3 => \right_r_reg[3]\,
      I4 => \left_slew_r[4]_i_16_n_0\,
      I5 => \left_r_reg[3]\,
      O => \left_slew_r[4]_i_9_n_0\
    );
\left_slew_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3B8"
    )
        port map (
      I0 => \left_slew_r[5]_i_2_n_0\,
      I1 => \right_r_reg[5]\,
      I2 => \left_slew_r[5]_i_3_n_0\,
      I3 => \left_r_reg[5]\,
      O => D(5)
    );
\left_slew_r[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \left_r_reg[1]\,
      I1 => \left_r_reg[0]\,
      I2 => \right_r_reg[0]\,
      O => \left_slew_r[5]_i_10_n_0\
    );
\left_slew_r[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEFF"
    )
        port map (
      I0 => \left_r_reg[0]\,
      I1 => \left_r_reg[1]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      O => \left_slew_r[5]_i_11_n_0\
    );
\left_slew_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30008888"
    )
        port map (
      I0 => \left_slew_r[5]_i_4_n_0\,
      I1 => \right_r_reg[4]\,
      I2 => \left_r_reg[3]\,
      I3 => \left_slew_r[5]_i_5_n_0\,
      I4 => \left_r_reg[4]\,
      O => \left_slew_r[5]_i_2_n_0\
    );
\left_slew_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFD5D4F455404"
    )
        port map (
      I0 => \right_r_reg[4]\,
      I1 => \^left_slew_r_reg[5]\,
      I2 => \right_r_reg[3]\,
      I3 => \left_slew_r[5]_i_7_n_0\,
      I4 => \left_r_reg[3]\,
      I5 => \left_r_reg[4]\,
      O => \left_slew_r[5]_i_3_n_0\
    );
\left_slew_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF400040"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \left_slew_r[5]_i_8_n_0\,
      I2 => \right_r_reg[2]\,
      I3 => \right_r_reg[3]\,
      I4 => \left_slew_r[5]_i_9_n_0\,
      I5 => \left_r_reg[3]\,
      O => \left_slew_r[5]_i_4_n_0\
    );
\left_slew_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D040804"
    )
        port map (
      I0 => \right_r_reg[2]\,
      I1 => \left_slew_r[5]_i_10_n_0\,
      I2 => \right_r_reg[1]\,
      I3 => \left_r_reg[2]\,
      I4 => \left_slew_r[5]_i_11_n_0\,
      I5 => \right_r_reg[3]\,
      O => \left_slew_r[5]_i_5_n_0\
    );
\left_slew_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF5FDFFFF"
    )
        port map (
      I0 => \right_r_reg[2]\,
      I1 => \left_r_reg[0]\,
      I2 => \left_r_reg[1]\,
      I3 => \right_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[2]\,
      O => \^left_slew_r_reg[5]\
    );
\left_slew_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000A2A2BAA2"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[1]\,
      I2 => \left_r_reg[1]\,
      I3 => \left_r_reg[0]\,
      I4 => \right_r_reg[0]\,
      I5 => \right_r_reg[2]\,
      O => \left_slew_r[5]_i_7_n_0\
    );
\left_slew_r[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5100"
    )
        port map (
      I0 => \left_r_reg[1]\,
      I1 => \left_r_reg[0]\,
      I2 => \right_r_reg[0]\,
      I3 => \right_r_reg[1]\,
      O => \left_slew_r[5]_i_8_n_0\
    );
\left_slew_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD444404DD5D5555"
    )
        port map (
      I0 => \left_r_reg[2]\,
      I1 => \right_r_reg[2]\,
      I2 => \left_r_reg[0]\,
      I3 => \right_r_reg[0]\,
      I4 => \right_r_reg[1]\,
      I5 => \left_r_reg[1]\,
      O => \left_slew_r[5]_i_9_n_0\
    );
\left_slew_r_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \left_slew_r_reg[0]_i_28_n_0\,
      I1 => \left_slew_r_reg[0]_i_29_n_0\,
      O => \left_slew_r_reg[0]_i_11_n_0\,
      S => \left_r_reg[3]\
    );
\left_slew_r_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[0]_i_36_n_0\,
      I1 => \left_slew_r[0]_i_37_n_0\,
      O => \left_slew_r_reg[0]_i_19_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[0]_i_38_n_0\,
      I1 => \left_slew_r[0]_i_39_n_0\,
      O => \left_slew_r_reg[0]_i_20_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[0]_i_40_n_0\,
      I1 => \left_slew_r[0]_i_41_n_0\,
      O => \left_slew_r_reg[0]_i_28_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[0]_i_42_n_0\,
      I1 => \left_slew_r[0]_i_43_n_0\,
      O => \left_slew_r_reg[0]_i_29_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[0]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \left_slew_r_reg[0]_i_44_n_0\,
      I1 => \left_slew_r_reg[0]_i_45_n_0\,
      O => \left_slew_r_reg[0]_i_32_n_0\,
      S => \left_r_reg[3]\
    );
\left_slew_r_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[0]_i_12_n_0\,
      I1 => \left_slew_r[0]_i_13_n_0\,
      O => \left_slew_r_reg[0]_i_4_n_0\,
      S => \right_r_reg[4]\
    );
\left_slew_r_reg[0]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[0]_i_46_n_0\,
      I1 => \left_slew_r[0]_i_47_n_0\,
      O => \left_slew_r_reg[0]_i_44_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[0]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[0]_i_48_n_0\,
      I1 => \left_slew_r[0]_i_49_n_0\,
      O => \left_slew_r_reg[0]_i_45_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[0]_i_16_n_0\,
      I1 => \left_slew_r[0]_i_17_n_0\,
      O => \left_slew_r_reg[0]_i_6_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \left_slew_r_reg[0]_i_19_n_0\,
      I1 => \left_slew_r_reg[0]_i_20_n_0\,
      O => \left_slew_r_reg[0]_i_8_n_0\,
      S => \left_r_reg[3]\
    );
\left_slew_r_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[1]_i_2_n_0\,
      I1 => \left_slew_r[1]_i_3_n_0\,
      O => D(1),
      S => \right_r_reg[5]\
    );
\left_slew_r_reg[1]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \left_slew_r_reg[1]_i_23_n_0\,
      I1 => \left_slew_r_reg[1]_i_24_n_0\,
      O => \left_slew_r_reg[1]_i_16_n_0\,
      S => \left_r_reg[3]\
    );
\left_slew_r_reg[1]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \left_slew_r_reg[1]_i_31_n_0\,
      I1 => \left_slew_r_reg[1]_i_32_n_0\,
      O => \left_slew_r_reg[1]_i_19_n_0\,
      S => \left_r_reg[3]\
    );
\left_slew_r_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[1]_i_33_n_0\,
      I1 => \left_slew_r[1]_i_34_n_0\,
      O => \left_slew_r_reg[1]_i_23_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[1]_i_35_n_0\,
      I1 => \left_slew_r[1]_i_36_n_0\,
      O => \left_slew_r_reg[1]_i_24_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[1]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[1]_i_37_n_0\,
      I1 => \left_slew_r[1]_i_38_n_0\,
      O => \left_slew_r_reg[1]_i_31_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[1]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[1]_i_39_n_0\,
      I1 => \left_slew_r[1]_i_40_n_0\,
      O => \left_slew_r_reg[1]_i_32_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[2]_i_21_n_0\,
      I1 => \left_slew_r[2]_i_22_n_0\,
      O => \left_slew_r_reg[2]_i_10_n_0\,
      S => \right_r_reg[3]\
    );
\left_slew_r_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[2]_i_5_n_0\,
      I1 => \left_slew_r[2]_i_6_n_0\,
      O => \left_slew_r_reg[2]_i_2_n_0\,
      S => \right_r_reg[4]\
    );
\left_slew_r_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \left_slew_r_reg[2]_i_7_n_0\,
      I1 => \left_slew_r_reg[2]_i_8_n_0\,
      O => \left_slew_r_reg[2]_i_3_n_0\,
      S => \right_r_reg[4]\
    );
\left_slew_r_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[2]_i_15_n_0\,
      I1 => \left_slew_r[2]_i_16_n_0\,
      O => \left_slew_r_reg[2]_i_7_n_0\,
      S => \left_r_reg[4]\
    );
\left_slew_r_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[2]_i_17_n_0\,
      I1 => \left_slew_r[2]_i_18_n_0\,
      O => \left_slew_r_reg[2]_i_8_n_0\,
      S => \left_r_reg[4]\
    );
\left_slew_r_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[3]_i_2_n_0\,
      I1 => \left_slew_r[3]_i_3_n_0\,
      O => D(3),
      S => \right_r_reg[5]\
    );
\left_slew_r_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \right_r_reg[3]_2\,
      I1 => \left_slew_r[3]_i_16_n_0\,
      O => \left_slew_r_reg[3]_i_6_n_0\,
      S => \left_r_reg[4]\
    );
\left_slew_r_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[3]_i_19_n_0\,
      I1 => \right_r_reg[3]_1\,
      O => \left_slew_r_reg[3]_i_9_n_0\,
      S => \left_r_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_rdlvl is
  port (
    stg2_2_zero_r_reg_0 : out STD_LOGIC;
    samp_result_r : out STD_LOGIC;
    \dlyval_dq_r_reg[134]_0\ : out STD_LOGIC;
    stg2_2_zero_r_reg_1 : out STD_LOGIC;
    cmplx_loop_done_r : out STD_LOGIC;
    cmplx_loop_done_r_reg_0 : out STD_LOGIC;
    \next_lane_r_reg[2]_0\ : out STD_LOGIC;
    samp_result_r_reg_0 : out STD_LOGIC;
    hyst_warmup_r : out STD_LOGIC;
    stg2_2_zero_r : out STD_LOGIC;
    pi_fine_inc : out STD_LOGIC;
    cmplx_accum_r : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \match_out_r_reg[4]_0\ : out STD_LOGIC;
    \simp_min_eye_r_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rdlvl_pi_stg2_f_incdec_ns0 : out STD_LOGIC;
    init_calib_complete_r_reg_rep : out STD_LOGIC;
    \left_slew_r_reg[0]_0\ : out STD_LOGIC;
    \left_r_reg[0]_0\ : out STD_LOGIC;
    \left_r_reg[1]_0\ : out STD_LOGIC;
    \left_slew_r_reg[3]_0\ : out STD_LOGIC;
    \right_r_reg[3]_0\ : out STD_LOGIC;
    \left_r_reg[3]_0\ : out STD_LOGIC;
    \left_slew_r_reg[3]_1\ : out STD_LOGIC;
    \left_slew_r_reg[3]_2\ : out STD_LOGIC;
    A_pi_fine_enable_reg : out STD_LOGIC;
    A_pi_fine_inc_reg : out STD_LOGIC;
    B_pi_fine_enable_reg : out STD_LOGIC;
    B_pi_fine_inc_reg : out STD_LOGIC;
    C_pi_fine_enable_reg : out STD_LOGIC;
    C_pi_fine_inc_reg : out STD_LOGIC;
    D_pi_fine_enable_reg : out STD_LOGIC;
    D_pi_fine_inc_reg : out STD_LOGIC;
    idelay_ld : out STD_LOGIC;
    \byte_sel_cnt_reg[1]\ : out STD_LOGIC;
    \pi_lane_r_reg[1]_0\ : out STD_LOGIC;
    \byte_sel_cnt_reg[0]\ : out STD_LOGIC;
    \calib_sel_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_data_lane_r_reg[27]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hyst_warmup_r_reg_0 : out STD_LOGIC;
    cmplx_accum_r_reg_0 : out STD_LOGIC;
    \right_r_reg[5]_0\ : out STD_LOGIC;
    \right_r_reg[4]_0\ : out STD_LOGIC;
    \right_r_reg[2]_0\ : out STD_LOGIC;
    \right_r_reg[1]_0\ : out STD_LOGIC;
    \right_r_reg[0]_0\ : out STD_LOGIC;
    \left_r_reg[5]_0\ : out STD_LOGIC;
    \left_r_reg[4]_0\ : out STD_LOGIC;
    \left_r_reg[2]_0\ : out STD_LOGIC;
    my_empty_reg : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \cmplx_min_eye_r_reg[3]_0\ : out STD_LOGIC;
    \cmplx_min_eye_r_reg[2]_0\ : out STD_LOGIC;
    \cmplx_min_eye_r_reg[1]_0\ : out STD_LOGIC;
    \cmplx_min_eye_r_reg[0]_0\ : out STD_LOGIC;
    prev_match_r_reg_0 : out STD_LOGIC;
    rdlvl_pi_stg2_f_incdec_r_reg_0 : out STD_LOGIC;
    stg2_2_zero_r_reg_2 : out STD_LOGIC;
    rdlvl_stg1_start_r_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    cmplx_rd_data_valid : in STD_LOGIC;
    samp_result_r_reg_1 : in STD_LOGIC;
    \FSM_sequential_sm_r_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_r_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_sm_r_reg[1]_0\ : in STD_LOGIC;
    cmplx_accum_r_reg_1 : in STD_LOGIC;
    cmplx_rdcal_start : in STD_LOGIC;
    \cmplx_min_eye_r_reg[1]_1\ : in STD_LOGIC;
    \left_r_reg[2]_1\ : in STD_LOGIC;
    \left_r_reg[2]_2\ : in STD_LOGIC;
    \right_r_reg[2]_1\ : in STD_LOGIC;
    \right_r_reg[0]_1\ : in STD_LOGIC;
    \right_r_reg[2]_2\ : in STD_LOGIC;
    \calib_sel_reg[0]_0\ : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    A_calib_in_common : in STD_LOGIC;
    wrcal_en : in STD_LOGIC;
    \byte_cnt_reg[1]\ : in STD_LOGIC;
    \byte_sel_r_reg[0]\ : in STD_LOGIC;
    \byte_cnt_reg[0]\ : in STD_LOGIC;
    \byte_cnt_reg[2]\ : in STD_LOGIC;
    \mem_lat_inst[0].fd0_bslip_vld_reg[0]\ : in STD_LOGIC;
    \mem_lat_inst[1].rd1_bslip_vld_reg[1]\ : in STD_LOGIC;
    \mem_lat_inst[2].rd0_bslip_vld_reg[2]\ : in STD_LOGIC;
    \mem_lat_inst[3].rd1_bslip_vld_reg[3]\ : in STD_LOGIC;
    \rdlvl_stg1_cal_bytes_r_reg[2]\ : in STD_LOGIC;
    \rdlvl_stg1_cal_bytes_r_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_rd_data0 : in STD_LOGIC_VECTOR ( 135 downto 0 );
    \rd_r_ptr_reg_rep[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_r_ptr_reg_rep[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    rdlvl_stg1_start_r_reg_1 : in STD_LOGIC;
    \calib_sel_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_r_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmplx_burst_bytes_r_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    cmplx_rdcal_start_r_reg : in STD_LOGIC;
    rst_stg1_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_rdlvl : entity is "mig_7series_v4_0_qdr_rld_phy_rdlvl";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_rdlvl;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_rdlvl is
  signal \FSM_sequential_sm_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cmplx_accum_r\ : STD_LOGIC;
  signal cmplx_accum_r_i_3_n_0 : STD_LOGIC;
  signal cmplx_loop_cnt_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cmplx_loop_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[11]_i_4_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[11]_i_6_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[11]_i_7_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[11]_i_8_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[8]_i_6_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \cmplx_loop_cnt_r_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \^cmplx_loop_done_r\ : STD_LOGIC;
  signal cmplx_loop_done_r_i_1_n_0 : STD_LOGIC;
  signal cmplx_loop_done_r_i_2_n_0 : STD_LOGIC;
  signal cmplx_loop_done_r_i_3_n_0 : STD_LOGIC;
  signal \^cmplx_loop_done_r_reg_0\ : STD_LOGIC;
  signal \cmplx_min_eye_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_min_eye_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_min_eye_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_min_eye_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_min_eye_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_min_eye_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_min_eye_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cmplx_min_eye_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \cmplx_min_eye_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \^cmplx_min_eye_r_reg[0]_0\ : STD_LOGIC;
  signal \^cmplx_min_eye_r_reg[1]_0\ : STD_LOGIC;
  signal \^cmplx_min_eye_r_reg[2]_0\ : STD_LOGIC;
  signal \^cmplx_min_eye_r_reg[3]_0\ : STD_LOGIC;
  signal cmplx_rd_data_valid_r_reg_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dlyval_dq_r[134]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_dq_r[179]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_dq_r[44]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_dq_r[89]_i_1_n_0\ : STD_LOGIC;
  signal \^dlyval_dq_r_reg[134]_0\ : STD_LOGIC;
  signal dlyval_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dlyval_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \dlyval_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \dlyval_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \dlyval_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \dlyval_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \dlyval_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \dlyval_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \dlyval_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \dlyval_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \dlyval_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \dlyval_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \dlyval_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_7_n_0\ : STD_LOGIC;
  signal dlyval_r_zero_ns : STD_LOGIC;
  signal dlyval_r_zero_r : STD_LOGIC;
  signal eye_width_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \eye_width_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_6_n_0\ : STD_LOGIC;
  signal first_lane_r_i_1_n_0 : STD_LOGIC;
  signal \^hyst_warmup_r\ : STD_LOGIC;
  signal iserdes_comp_ns : STD_LOGIC;
  signal \iserdes_comp_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \iserdes_comp_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \iserdes_comp_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \iserdes_comp_r_reg_n_0_[3]\ : STD_LOGIC;
  signal left_ns : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \left_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \left_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \left_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \^left_r_reg[0]_0\ : STD_LOGIC;
  signal \^left_r_reg[1]_0\ : STD_LOGIC;
  signal \^left_r_reg[2]_0\ : STD_LOGIC;
  signal \^left_r_reg[3]_0\ : STD_LOGIC;
  signal \^left_r_reg[4]_0\ : STD_LOGIC;
  signal \^left_r_reg[5]_0\ : STD_LOGIC;
  signal left_slew_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \match_out_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \match_out_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \match_out_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \match_out_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \match_out_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \match_out_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \match_out_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \match_out_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \match_out_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \^match_out_r_reg[4]_0\ : STD_LOGIC;
  signal \match_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \match_out_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \match_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \match_out_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \match_out_r_reg_n_0_[4]\ : STD_LOGIC;
  signal min_eye_ns : STD_LOGIC;
  signal min_eye_r : STD_LOGIC;
  signal min_eye_r_i_2_n_0 : STD_LOGIC;
  signal next_lane : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal next_lane_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_lane_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \^next_lane_r_reg[2]_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal pi_counter_read_val_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pi_fine_enable : STD_LOGIC;
  signal \^pi_fine_inc\ : STD_LOGIC;
  signal \pi_lane_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_lane_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_lane_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \^pi_lane_r_reg[1]_0\ : STD_LOGIC;
  signal \pi_lane_r_reg_n_0_[0]\ : STD_LOGIC;
  signal pi_step_cnt_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \pi_step_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_8_n_0\ : STD_LOGIC;
  signal pi_step_ns : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pi_step_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \pi_step_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_r[5]_i_5_n_0\ : STD_LOGIC;
  signal pi_wait_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \pi_wait_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_wait_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \pi_wait_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \pi_wait_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_wait_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_wait_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \pi_wait_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \pi_wait_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \pi_wait_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \pi_wait_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \pi_wait_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \pi_wait_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \pi_wait_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \pi_wait_r_reg_n_0_[3]\ : STD_LOGIC;
  signal rd_data_bit_comp_r7 : STD_LOGIC;
  signal rd_data_bit_comp_r8 : STD_LOGIC;
  signal rd_data_bit_comp_r9 : STD_LOGIC;
  signal rd_data_bit_comp_r912_out : STD_LOGIC;
  signal \rd_data_comp_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_comp_r_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \rd_data_comp_r_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \rd_data_comp_r_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \rd_data_comp_r_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \rd_data_comp_r_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \rd_data_comp_r_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \rd_data_comp_r_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \rd_data_comp_r_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \rd_data_comp_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_comp_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_comp_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_comp_r_reg_n_0_[3]\ : STD_LOGIC;
  signal rd_data_lane_ns : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \rd_data_lane_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[17]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[18]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[20]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[22]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[24]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[25]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[26]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[27]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[28]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[29]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[30]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[32]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[33]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[34]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[35]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \^rd_data_lane_r_reg[27]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_data_lane_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_lane_r_reg_n_0_[9]\ : STD_LOGIC;
  signal rdlvl_pi_en_stg2_f_ns : STD_LOGIC;
  signal rdlvl_pi_en_stg2_f_r_i_3_n_0 : STD_LOGIC;
  signal rdlvl_pi_en_stg2_f_r_i_4_n_0 : STD_LOGIC;
  signal \^rdlvl_pi_stg2_f_incdec_ns0\ : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec_ns4_out : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec_r_i_3_n_0 : STD_LOGIC;
  signal rdlvl_stg1_done_ns : STD_LOGIC;
  signal rdlvl_work_lane_r : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rdlvl_work_lane_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_work_lane_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_work_lane_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdlvl_work_lane_r[2]_i_2_n_0\ : STD_LOGIC;
  signal right_ns : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \right_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \^right_r_reg[0]_0\ : STD_LOGIC;
  signal \^right_r_reg[1]_0\ : STD_LOGIC;
  signal \^right_r_reg[2]_0\ : STD_LOGIC;
  signal \^right_r_reg[3]_0\ : STD_LOGIC;
  signal \^right_r_reg[4]_0\ : STD_LOGIC;
  signal \^right_r_reg[5]_0\ : STD_LOGIC;
  signal samp_cnt_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \samp_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \samp_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \samp_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \samp_cnt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \samp_cnt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \samp_cnt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \samp_cnt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal samp_result_ns : STD_LOGIC;
  signal \^samp_result_r\ : STD_LOGIC;
  signal samp_result_r_i_2_n_0 : STD_LOGIC;
  signal \^samp_result_r_reg_0\ : STD_LOGIC;
  signal \samps_match_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \samps_match_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \samps_match_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \samps_match_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \samps_match_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \samps_match_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \samps_match_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \seq_sm_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \seq_sm_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \seq_sm_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \seq_sm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \seq_sm_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \simp_min_eye_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \^simp_min_eye_r_reg[0]_0\ : STD_LOGIC;
  signal \simp_min_eye_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \simp_min_eye_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \simp_min_eye_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \simp_min_eye_r_reg_n_0_[3]\ : STD_LOGIC;
  signal sm_r : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute RTL_KEEP of sm_r : signal is "yes";
  signal sm_wait_idle : STD_LOGIC;
  signal sm_wait_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sm_wait_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_wait_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \sm_wait_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \sm_wait_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \sm_wait_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \sm_wait_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \sm_wait_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \sm_wait_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \^stg2_2_zero_r\ : STD_LOGIC;
  signal \^stg2_2_zero_r_reg_0\ : STD_LOGIC;
  signal \^stg2_2_zero_r_reg_1\ : STD_LOGIC;
  signal \NLW_cmplx_loop_cnt_r_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cmplx_loop_cnt_r_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_data_comp_r_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_data_comp_r_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rd_data_comp_r_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_data_comp_r_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rd_data_comp_r_reg[2]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_data_comp_r_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rd_data_comp_r_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_data_comp_r_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of A_pi_fine_enable_i_1 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of A_pi_fine_inc_i_1 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of B_pi_fine_enable_i_1 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of B_pi_fine_inc_i_1 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of C_pi_fine_enable_i_1 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of C_pi_fine_inc_i_1 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of D_pi_fine_enable_i_1 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of D_pi_fine_inc_i_1 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_r[1]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_r[2]_i_8\ : label is "soft_lutpair296";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sm_r_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sm_r_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sm_r_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \byte_sel_cnt[0]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[10]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[11]_i_3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[2]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[5]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[7]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[8]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \cmplx_loop_cnt_r[9]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of cmplx_loop_done_r_i_3 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \cmplx_min_eye_r[0]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \cmplx_min_eye_r[1]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \cmplx_min_eye_r[2]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \cmplx_min_eye_r[3]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \cmplx_min_eye_r[3]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \dlyval_r[0]_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dlyval_r[1]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dlyval_r[2]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \dlyval_r[3]_i_3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \dlyval_r[3]_i_6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \dlyval_r[4]_i_3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \dlyval_r[4]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dlyval_r[4]_i_7\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \eye_width_r[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \eye_width_r[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \eye_width_r[3]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \eye_width_r[5]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \eye_width_r[5]_i_4\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \eye_width_r[5]_i_5\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \eye_width_r[5]_i_6\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of hyst_warmup_r_i_2 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \i_serdesq_[2].gen_iserdes.idelaye2_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \left_r[5]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \match_out_r[0]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \match_out_r[1]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \match_out_r[3]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of min_eye_r_i_2 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \pi_step_cnt_r[0]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \pi_step_cnt_r[1]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \pi_step_cnt_r[3]_i_5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \pi_step_cnt_r[3]_i_6\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \pi_step_cnt_r[4]_i_5\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \pi_step_cnt_r[5]_i_7\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \pi_step_cnt_r[5]_i_8\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \pi_step_r[1]_i_2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \pi_step_r[2]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \pi_step_r[2]_i_3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \pi_step_r[3]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \pi_step_r[4]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \pi_step_r[4]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \pi_step_r[5]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \pi_step_r[5]_i_5\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \pi_wait_r[0]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \pi_wait_r[2]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \pi_wait_r[3]_i_4\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \pi_wait_r[3]_i_7\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rd_data_lane_r[0]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \rd_data_lane_r[10]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \rd_data_lane_r[11]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \rd_data_lane_r[12]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \rd_data_lane_r[13]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \rd_data_lane_r[14]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rd_data_lane_r[15]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \rd_data_lane_r[16]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \rd_data_lane_r[17]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rd_data_lane_r[18]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rd_data_lane_r[19]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rd_data_lane_r[1]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \rd_data_lane_r[20]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \rd_data_lane_r[21]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \rd_data_lane_r[22]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rd_data_lane_r[23]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rd_data_lane_r[24]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \rd_data_lane_r[25]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rd_data_lane_r[26]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rd_data_lane_r[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rd_data_lane_r[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rd_data_lane_r[4]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \rd_data_lane_r[6]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rd_data_lane_r[7]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \rd_data_lane_r[8]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rd_data_lane_r[9]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \right_r[1]_i_2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \right_r[2]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \right_r[3]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \right_r[4]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \right_r[5]_i_3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \samp_cnt_r[4]_i_5\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of samp_result_r_i_1 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \samps_match_r[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \samps_match_r[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \samps_match_r[3]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \samps_match_r[5]_i_5\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \seq_sm_r[0]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \seq_sm_r[1]_i_4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \seq_sm_r[1]_i_6\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \simp_min_eye_r[0]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \simp_min_eye_r[0]_i_5\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \simp_min_eye_r[1]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \simp_min_eye_r[2]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \simp_min_eye_r[2]_i_4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \simp_min_eye_r[3]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \simp_min_eye_r[3]_i_4\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \simp_min_eye_r[3]_i_5\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \simp_min_eye_r[3]_i_6\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sm_wait_r[1]_i_5\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sm_wait_r[1]_i_6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sm_wait_r[2]_i_4\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sm_wait_r[3]_i_4\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sm_wait_r[4]_i_10\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sm_wait_r[4]_i_9\ : label is "soft_lutpair243";
begin
  Q(0) <= \^q\(0);
  cmplx_accum_r <= \^cmplx_accum_r\;
  cmplx_loop_done_r <= \^cmplx_loop_done_r\;
  cmplx_loop_done_r_reg_0 <= \^cmplx_loop_done_r_reg_0\;
  \cmplx_min_eye_r_reg[0]_0\ <= \^cmplx_min_eye_r_reg[0]_0\;
  \cmplx_min_eye_r_reg[1]_0\ <= \^cmplx_min_eye_r_reg[1]_0\;
  \cmplx_min_eye_r_reg[2]_0\ <= \^cmplx_min_eye_r_reg[2]_0\;
  \cmplx_min_eye_r_reg[3]_0\ <= \^cmplx_min_eye_r_reg[3]_0\;
  \dlyval_dq_r_reg[134]_0\ <= \^dlyval_dq_r_reg[134]_0\;
  hyst_warmup_r <= \^hyst_warmup_r\;
  \left_r_reg[0]_0\ <= \^left_r_reg[0]_0\;
  \left_r_reg[1]_0\ <= \^left_r_reg[1]_0\;
  \left_r_reg[2]_0\ <= \^left_r_reg[2]_0\;
  \left_r_reg[3]_0\ <= \^left_r_reg[3]_0\;
  \left_r_reg[4]_0\ <= \^left_r_reg[4]_0\;
  \left_r_reg[5]_0\ <= \^left_r_reg[5]_0\;
  \match_out_r_reg[4]_0\ <= \^match_out_r_reg[4]_0\;
  \next_lane_r_reg[2]_0\ <= \^next_lane_r_reg[2]_0\;
  \out\(1 downto 0) <= \^out\(1 downto 0);
  pi_fine_inc <= \^pi_fine_inc\;
  \pi_lane_r_reg[1]_0\ <= \^pi_lane_r_reg[1]_0\;
  \rd_data_lane_r_reg[27]_0\(1 downto 0) <= \^rd_data_lane_r_reg[27]_0\(1 downto 0);
  rdlvl_pi_stg2_f_incdec_ns0 <= \^rdlvl_pi_stg2_f_incdec_ns0\;
  \right_r_reg[0]_0\ <= \^right_r_reg[0]_0\;
  \right_r_reg[1]_0\ <= \^right_r_reg[1]_0\;
  \right_r_reg[2]_0\ <= \^right_r_reg[2]_0\;
  \right_r_reg[3]_0\ <= \^right_r_reg[3]_0\;
  \right_r_reg[4]_0\ <= \^right_r_reg[4]_0\;
  \right_r_reg[5]_0\ <= \^right_r_reg[5]_0\;
  samp_result_r <= \^samp_result_r\;
  samp_result_r_reg_0 <= \^samp_result_r_reg_0\;
  \simp_min_eye_r_reg[0]_0\ <= \^simp_min_eye_r_reg[0]_0\;
  stg2_2_zero_r <= \^stg2_2_zero_r\;
  stg2_2_zero_r_reg_0 <= \^stg2_2_zero_r_reg_0\;
  stg2_2_zero_r_reg_1 <= \^stg2_2_zero_r_reg_1\;
A_pi_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => pi_fine_enable,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common,
      O => A_pi_fine_enable_reg
    );
A_pi_fine_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \^pi_fine_inc\,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common,
      O => A_pi_fine_inc_reg
    );
B_pi_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => pi_fine_enable,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common,
      O => B_pi_fine_enable_reg
    );
B_pi_fine_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^pi_fine_inc\,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common,
      O => B_pi_fine_inc_reg
    );
C_pi_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => pi_fine_enable,
      I1 => \calib_sel_reg[1]\,
      I2 => \calib_sel_reg[0]_0\,
      I3 => A_calib_in_common,
      O => C_pi_fine_enable_reg
    );
C_pi_fine_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^pi_fine_inc\,
      I1 => \calib_sel_reg[1]\,
      I2 => \calib_sel_reg[0]_0\,
      I3 => A_calib_in_common,
      O => C_pi_fine_inc_reg
    );
D_pi_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => pi_fine_enable,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common,
      O => D_pi_fine_enable_reg
    );
D_pi_fine_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^pi_fine_inc\,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common,
      O => D_pi_fine_inc_reg
    );
\FSM_sequential_sm_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAAAEA2A2AAA2"
    )
        port map (
      I0 => \FSM_sequential_sm_r[0]_i_2_n_0\,
      I1 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I2 => \FSM_sequential_sm_r[2]_i_5_n_0\,
      I3 => \FSM_sequential_sm_r[2]_i_6_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_7_n_0\,
      I5 => sm_r(0),
      O => \FSM_sequential_sm_r[0]_i_1_n_0\
    );
\FSM_sequential_sm_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0F0F0E0A000F0E"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I1 => \^stg2_2_zero_r\,
      I2 => sm_r(0),
      I3 => \^out\(0),
      I4 => \^out\(1),
      I5 => \FSM_sequential_sm_r[1]_i_3_n_0\,
      O => \FSM_sequential_sm_r[0]_i_2_n_0\
    );
\FSM_sequential_sm_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAAAEA2A2AAA2"
    )
        port map (
      I0 => \FSM_sequential_sm_r[1]_i_2_n_0\,
      I1 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I2 => \FSM_sequential_sm_r[2]_i_5_n_0\,
      I3 => \FSM_sequential_sm_r[2]_i_6_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_7_n_0\,
      I5 => \^out\(0),
      O => \FSM_sequential_sm_r[1]_i_1_n_0\
    );
\FSM_sequential_sm_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FF7F73437"
    )
        port map (
      I0 => \FSM_sequential_sm_r[1]_i_3_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \^stg2_2_zero_r\,
      I4 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I5 => sm_r(0),
      O => \FSM_sequential_sm_r[1]_i_2_n_0\
    );
\FSM_sequential_sm_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C8C8"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_12_n_0\,
      I1 => \seq_sm_r_reg_n_0_[1]\,
      I2 => \seq_sm_r_reg_n_0_[0]\,
      I3 => \sm_wait_r[1]_i_7_n_0\,
      I4 => \^samp_result_r\,
      O => \FSM_sequential_sm_r[1]_i_3_n_0\
    );
\FSM_sequential_sm_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_0\,
      I1 => rdlvl_stg1_start_r_reg_0,
      O => \^stg2_2_zero_r_reg_1\
    );
\FSM_sequential_sm_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFFFAAAFFFAF"
    )
        port map (
      I0 => samp_cnt_ns(0),
      I1 => \samp_cnt_r_reg_n_0_[0]\,
      I2 => \samp_cnt_r[5]_i_2_n_0\,
      I3 => \FSM_sequential_sm_r[2]_i_14_n_0\,
      I4 => \samp_cnt_r_reg_n_0_[5]\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \FSM_sequential_sm_r[2]_i_10_n_0\
    );
\FSM_sequential_sm_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCCCFFFACCFA"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_15_n_0\,
      I1 => \samp_cnt_r_reg_n_0_[2]\,
      I2 => \FSM_sequential_sm_r[2]_i_16_n_0\,
      I3 => \FSM_sequential_sm_r[2]_i_14_n_0\,
      I4 => \samp_cnt_r_reg_n_0_[3]\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \FSM_sequential_sm_r[2]_i_11_n_0\
    );
\FSM_sequential_sm_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pi_counter_read_val_r(5),
      I1 => pi_counter_read_val_r(4),
      I2 => pi_counter_read_val_r(3),
      I3 => pi_counter_read_val_r(2),
      I4 => pi_counter_read_val_r(1),
      I5 => pi_counter_read_val_r(0),
      O => \FSM_sequential_sm_r[2]_i_12_n_0\
    );
\FSM_sequential_sm_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00EE00ED02EC02"
    )
        port map (
      I0 => \^out\(0),
      I1 => sm_r(0),
      I2 => \^out\(1),
      I3 => \samp_cnt_r_reg_n_0_[0]\,
      I4 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I5 => \samps_match_r[5]_i_4_n_0\,
      O => samp_cnt_ns(0)
    );
\FSM_sequential_sm_r[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
        port map (
      I0 => \^out\(0),
      I1 => sm_r(0),
      I2 => \^out\(1),
      O => \FSM_sequential_sm_r[2]_i_14_n_0\
    );
\FSM_sequential_sm_r[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A858A8A8"
    )
        port map (
      I0 => \samp_cnt_r_reg_n_0_[2]\,
      I1 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I2 => \^out\(0),
      I3 => \samp_cnt_r[3]_i_3_n_0\,
      I4 => \samp_cnt_r_reg_n_0_[1]\,
      I5 => \^out\(1),
      O => \FSM_sequential_sm_r[2]_i_15_n_0\
    );
\FSM_sequential_sm_r[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A858A8"
    )
        port map (
      I0 => \samp_cnt_r_reg_n_0_[3]\,
      I1 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I2 => \^out\(0),
      I3 => \samp_cnt_r_reg_n_0_[2]\,
      I4 => \samp_cnt_r[4]_i_4_n_0\,
      I5 => \^out\(1),
      O => \FSM_sequential_sm_r[2]_i_16_n_0\
    );
\FSM_sequential_sm_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAAAEA2A2AAA2"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I2 => \FSM_sequential_sm_r[2]_i_5_n_0\,
      I3 => \FSM_sequential_sm_r[2]_i_6_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_7_n_0\,
      I5 => \^out\(1),
      O => \FSM_sequential_sm_r[2]_i_2_n_0\
    );
\FSM_sequential_sm_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC2FFC2ECC2ECC2"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I1 => sm_r(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => \FSM_sequential_sm_r[2]_i_8_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_9_n_0\,
      O => \FSM_sequential_sm_r[2]_i_3_n_0\
    );
\FSM_sequential_sm_r[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => sm_r(0),
      O => \FSM_sequential_sm_r[2]_i_4_n_0\
    );
\FSM_sequential_sm_r[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004400"
    )
        port map (
      I0 => \^out\(0),
      I1 => \pi_step_r[5]_i_3_n_0\,
      I2 => sm_r(0),
      I3 => \^out\(1),
      I4 => \^rdlvl_pi_stg2_f_incdec_ns0\,
      O => \FSM_sequential_sm_r[2]_i_5_n_0\
    );
\FSM_sequential_sm_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => sm_r(0),
      I1 => \FSM_sequential_sm_r[2]_i_10_n_0\,
      I2 => \samp_cnt_r[1]_i_2_n_0\,
      I3 => \samp_cnt_r[4]_i_2_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_11_n_0\,
      I5 => \samps_match_r[5]_i_4_n_0\,
      O => \FSM_sequential_sm_r[2]_i_6_n_0\
    );
\FSM_sequential_sm_r[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => sm_wait_idle,
      O => \FSM_sequential_sm_r[2]_i_7_n_0\
    );
\FSM_sequential_sm_r[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[0]\,
      I1 => \sm_wait_r[1]_i_7_n_0\,
      I2 => \^samp_result_r\,
      O => \FSM_sequential_sm_r[2]_i_8_n_0\
    );
\FSM_sequential_sm_r[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_12_n_0\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \seq_sm_r_reg_n_0_[1]\,
      I3 => \^out\(0),
      O => \FSM_sequential_sm_r[2]_i_9_n_0\
    );
\FSM_sequential_sm_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_sm_r[0]_i_1_n_0\,
      Q => sm_r(0),
      R => \^stg2_2_zero_r_reg_1\
    );
\FSM_sequential_sm_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_sm_r[1]_i_1_n_0\,
      Q => \^out\(0),
      R => \^stg2_2_zero_r_reg_1\
    );
\FSM_sequential_sm_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_sm_r[2]_i_2_n_0\,
      Q => \^out\(1),
      R => \^stg2_2_zero_r_reg_1\
    );
\byte_sel_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \byte_sel_r_reg[0]\,
      I1 => wrcal_en,
      I2 => \byte_cnt_reg[0]\,
      I3 => \^dlyval_dq_r_reg[134]_0\,
      I4 => \pi_lane_r_reg_n_0_[0]\,
      O => \byte_sel_cnt_reg[0]\
    );
\byte_sel_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => wrcal_en,
      I1 => \^pi_lane_r_reg[1]_0\,
      I2 => \^dlyval_dq_r_reg[134]_0\,
      I3 => \byte_cnt_reg[1]\,
      O => \byte_sel_cnt_reg[1]\
    );
\calib_sel[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDDCFDD"
    )
        port map (
      I0 => \pi_lane_r_reg_n_0_[0]\,
      I1 => wrcal_en,
      I2 => \byte_cnt_reg[2]\,
      I3 => \^dlyval_dq_r_reg[134]_0\,
      I4 => \byte_cnt_reg[0]\,
      O => \calib_sel_reg[0]\
    );
cmplx_accum_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF7FFF0000"
    )
        port map (
      I0 => \rd_data_comp_r_reg_n_0_[0]\,
      I1 => \rd_data_comp_r_reg_n_0_[1]\,
      I2 => \rd_data_comp_r_reg_n_0_[2]\,
      I3 => \rd_data_comp_r_reg_n_0_[3]\,
      I4 => cmplx_rdcal_start,
      I5 => cmplx_accum_r_i_3_n_0,
      O => cmplx_accum_r_reg_0
    );
cmplx_accum_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \iserdes_comp_r_reg_n_0_[0]\,
      I1 => \iserdes_comp_r_reg_n_0_[1]\,
      I2 => \iserdes_comp_r_reg_n_0_[2]\,
      I3 => \iserdes_comp_r_reg_n_0_[3]\,
      O => cmplx_accum_r_i_3_n_0
    );
cmplx_accum_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_accum_r_reg_1,
      Q => \^cmplx_accum_r\,
      R => '0'
    );
\cmplx_loop_cnt_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmplx_loop_done_r\,
      I1 => cmplx_loop_cnt_r(0),
      O => \cmplx_loop_cnt_r[0]_i_1_n_0\
    );
\cmplx_loop_cnt_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[11]_i_5_n_6\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[10]_i_1_n_0\
    );
\cmplx_loop_cnt_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000110001"
    )
        port map (
      I0 => \cmplx_loop_cnt_r[11]_i_4_n_0\,
      I1 => sm_r(0),
      I2 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I3 => \^out\(0),
      I4 => \^out\(1),
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111101"
    )
        port map (
      I0 => \cmplx_loop_cnt_r[11]_i_4_n_0\,
      I1 => sm_r(0),
      I2 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I3 => \^out\(0),
      I4 => \^out\(1),
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \^cmplx_loop_done_r_reg_0\
    );
\cmplx_loop_cnt_r[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[11]_i_5_n_5\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[11]_i_3_n_0\
    );
\cmplx_loop_cnt_r[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8AAA8AAAAAAA"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^rdlvl_pi_stg2_f_incdec_ns0\,
      I3 => cmplx_rdcal_start,
      I4 => \^cmplx_loop_done_r\,
      I5 => cmplx_rd_data_valid_r_reg_n_0,
      O => \cmplx_loop_cnt_r[11]_i_4_n_0\
    );
\cmplx_loop_cnt_r[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(11),
      O => \cmplx_loop_cnt_r[11]_i_6_n_0\
    );
\cmplx_loop_cnt_r[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(10),
      O => \cmplx_loop_cnt_r[11]_i_7_n_0\
    );
\cmplx_loop_cnt_r[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(9),
      O => \cmplx_loop_cnt_r[11]_i_8_n_0\
    );
\cmplx_loop_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[4]_i_2_n_7\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[1]_i_1_n_0\
    );
\cmplx_loop_cnt_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[4]_i_2_n_6\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[2]_i_1_n_0\
    );
\cmplx_loop_cnt_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[4]_i_2_n_5\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[3]_i_1_n_0\
    );
\cmplx_loop_cnt_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[4]_i_2_n_4\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[4]_i_1_n_0\
    );
\cmplx_loop_cnt_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(4),
      O => \cmplx_loop_cnt_r[4]_i_3_n_0\
    );
\cmplx_loop_cnt_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(3),
      O => \cmplx_loop_cnt_r[4]_i_4_n_0\
    );
\cmplx_loop_cnt_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(2),
      O => \cmplx_loop_cnt_r[4]_i_5_n_0\
    );
\cmplx_loop_cnt_r[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(1),
      O => \cmplx_loop_cnt_r[4]_i_6_n_0\
    );
\cmplx_loop_cnt_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[8]_i_2_n_7\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[5]_i_1_n_0\
    );
\cmplx_loop_cnt_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[8]_i_2_n_6\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[6]_i_1_n_0\
    );
\cmplx_loop_cnt_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[8]_i_2_n_5\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[7]_i_1_n_0\
    );
\cmplx_loop_cnt_r[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[8]_i_2_n_4\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[8]_i_1_n_0\
    );
\cmplx_loop_cnt_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(8),
      O => \cmplx_loop_cnt_r[8]_i_3_n_0\
    );
\cmplx_loop_cnt_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(7),
      O => \cmplx_loop_cnt_r[8]_i_4_n_0\
    );
\cmplx_loop_cnt_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(6),
      O => \cmplx_loop_cnt_r[8]_i_5_n_0\
    );
\cmplx_loop_cnt_r[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmplx_loop_cnt_r(5),
      O => \cmplx_loop_cnt_r[8]_i_6_n_0\
    );
\cmplx_loop_cnt_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[11]_i_5_n_7\,
      I1 => \^cmplx_loop_done_r\,
      O => \cmplx_loop_cnt_r[9]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[0]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(0),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[10]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(10),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[11]_i_3_n_0\,
      Q => cmplx_loop_cnt_r(11),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmplx_loop_cnt_r_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_cmplx_loop_cnt_r_reg[11]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cmplx_loop_cnt_r_reg[11]_i_5_n_2\,
      CO(0) => \cmplx_loop_cnt_r_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cmplx_loop_cnt_r_reg[11]_i_5_O_UNCONNECTED\(3),
      O(2) => \cmplx_loop_cnt_r_reg[11]_i_5_n_5\,
      O(1) => \cmplx_loop_cnt_r_reg[11]_i_5_n_6\,
      O(0) => \cmplx_loop_cnt_r_reg[11]_i_5_n_7\,
      S(3) => '0',
      S(2) => \cmplx_loop_cnt_r[11]_i_6_n_0\,
      S(1) => \cmplx_loop_cnt_r[11]_i_7_n_0\,
      S(0) => \cmplx_loop_cnt_r[11]_i_8_n_0\
    );
\cmplx_loop_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[1]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(1),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[2]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(2),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[3]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(3),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[4]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(4),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmplx_loop_cnt_r_reg[4]_i_2_n_0\,
      CO(2) => \cmplx_loop_cnt_r_reg[4]_i_2_n_1\,
      CO(1) => \cmplx_loop_cnt_r_reg[4]_i_2_n_2\,
      CO(0) => \cmplx_loop_cnt_r_reg[4]_i_2_n_3\,
      CYINIT => cmplx_loop_cnt_r(0),
      DI(3 downto 0) => B"0000",
      O(3) => \cmplx_loop_cnt_r_reg[4]_i_2_n_4\,
      O(2) => \cmplx_loop_cnt_r_reg[4]_i_2_n_5\,
      O(1) => \cmplx_loop_cnt_r_reg[4]_i_2_n_6\,
      O(0) => \cmplx_loop_cnt_r_reg[4]_i_2_n_7\,
      S(3) => \cmplx_loop_cnt_r[4]_i_3_n_0\,
      S(2) => \cmplx_loop_cnt_r[4]_i_4_n_0\,
      S(1) => \cmplx_loop_cnt_r[4]_i_5_n_0\,
      S(0) => \cmplx_loop_cnt_r[4]_i_6_n_0\
    );
\cmplx_loop_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[5]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(5),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[6]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(6),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[7]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(7),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[8]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(8),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_loop_cnt_r_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmplx_loop_cnt_r_reg[4]_i_2_n_0\,
      CO(3) => \cmplx_loop_cnt_r_reg[8]_i_2_n_0\,
      CO(2) => \cmplx_loop_cnt_r_reg[8]_i_2_n_1\,
      CO(1) => \cmplx_loop_cnt_r_reg[8]_i_2_n_2\,
      CO(0) => \cmplx_loop_cnt_r_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cmplx_loop_cnt_r_reg[8]_i_2_n_4\,
      O(2) => \cmplx_loop_cnt_r_reg[8]_i_2_n_5\,
      O(1) => \cmplx_loop_cnt_r_reg[8]_i_2_n_6\,
      O(0) => \cmplx_loop_cnt_r_reg[8]_i_2_n_7\,
      S(3) => \cmplx_loop_cnt_r[8]_i_3_n_0\,
      S(2) => \cmplx_loop_cnt_r[8]_i_4_n_0\,
      S(1) => \cmplx_loop_cnt_r[8]_i_5_n_0\,
      S(0) => \cmplx_loop_cnt_r[8]_i_6_n_0\
    );
\cmplx_loop_cnt_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => \cmplx_loop_cnt_r[9]_i_1_n_0\,
      Q => cmplx_loop_cnt_r(9),
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
cmplx_loop_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => cmplx_loop_done_r_i_2_n_0,
      I1 => cmplx_loop_done_r_i_3_n_0,
      I2 => \cmplx_loop_cnt_r_reg[8]_i_2_n_7\,
      I3 => \cmplx_loop_cnt_r_reg[8]_i_2_n_4\,
      I4 => \cmplx_loop_cnt_r_reg[8]_i_2_n_5\,
      O => cmplx_loop_done_r_i_1_n_0
    );
cmplx_loop_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^cmplx_loop_done_r\,
      I1 => \cmplx_loop_cnt_r_reg[4]_i_2_n_5\,
      I2 => \cmplx_loop_cnt_r_reg[4]_i_2_n_6\,
      I3 => cmplx_loop_cnt_r(0),
      I4 => \cmplx_loop_cnt_r_reg[11]_i_5_n_6\,
      I5 => \cmplx_loop_cnt_r_reg[4]_i_2_n_4\,
      O => cmplx_loop_done_r_i_2_n_0
    );
cmplx_loop_done_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \cmplx_loop_cnt_r_reg[4]_i_2_n_7\,
      I1 => \cmplx_loop_cnt_r_reg[8]_i_2_n_6\,
      I2 => \cmplx_loop_cnt_r_reg[11]_i_5_n_5\,
      I3 => \cmplx_loop_cnt_r_reg[11]_i_5_n_7\,
      O => cmplx_loop_done_r_i_3_n_0
    );
cmplx_loop_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^cmplx_loop_done_r_reg_0\,
      D => cmplx_loop_done_r_i_1_n_0,
      Q => \^cmplx_loop_done_r\,
      R => \cmplx_loop_cnt_r[11]_i_1_n_0\
    );
\cmplx_min_eye_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF08080000"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_0\,
      I1 => rdlvl_stg1_start_r_reg_0,
      I2 => \^simp_min_eye_r_reg[0]_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__4\,
      I4 => \cmplx_min_eye_r[0]_i_2_n_0\,
      I5 => \^cmplx_min_eye_r_reg[0]_0\,
      O => \cmplx_min_eye_r[0]_i_1_n_0\
    );
\cmplx_min_eye_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \simp_min_eye_r[3]_i_4_n_0\,
      I1 => \^rd_data_lane_r_reg[27]_0\(1),
      I2 => \^rd_data_lane_r_reg[27]_0\(0),
      I3 => \cmplx_min_eye_r[3]_i_3_n_0\,
      O => \cmplx_min_eye_r[0]_i_2_n_0\
    );
\cmplx_min_eye_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF08080000"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_0\,
      I1 => rdlvl_stg1_start_r_reg_0,
      I2 => \^simp_min_eye_r_reg[0]_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__4\,
      I4 => \cmplx_min_eye_r[1]_i_2_n_0\,
      I5 => \^cmplx_min_eye_r_reg[1]_0\,
      O => \cmplx_min_eye_r[1]_i_1_n_0\
    );
\cmplx_min_eye_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \simp_min_eye_r[3]_i_4_n_0\,
      I1 => \^rd_data_lane_r_reg[27]_0\(0),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => \cmplx_min_eye_r[3]_i_3_n_0\,
      O => \cmplx_min_eye_r[1]_i_2_n_0\
    );
\cmplx_min_eye_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF08080000"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_0\,
      I1 => rdlvl_stg1_start_r_reg_0,
      I2 => \^simp_min_eye_r_reg[0]_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__4\,
      I4 => \cmplx_min_eye_r[2]_i_2_n_0\,
      I5 => \^cmplx_min_eye_r_reg[2]_0\,
      O => \cmplx_min_eye_r[2]_i_1_n_0\
    );
\cmplx_min_eye_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \simp_min_eye_r[3]_i_4_n_0\,
      I1 => \^rd_data_lane_r_reg[27]_0\(1),
      I2 => \^rd_data_lane_r_reg[27]_0\(0),
      I3 => \cmplx_min_eye_r[3]_i_3_n_0\,
      O => \cmplx_min_eye_r[2]_i_2_n_0\
    );
\cmplx_min_eye_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF08080000"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_0\,
      I1 => rdlvl_stg1_start_r_reg_0,
      I2 => \^simp_min_eye_r_reg[0]_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__4\,
      I4 => \cmplx_min_eye_r[3]_i_2_n_0\,
      I5 => \^cmplx_min_eye_r_reg[3]_0\,
      O => \cmplx_min_eye_r[3]_i_1_n_0\
    );
\cmplx_min_eye_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \simp_min_eye_r[3]_i_4_n_0\,
      I1 => \^rd_data_lane_r_reg[27]_0\(1),
      I2 => \^rd_data_lane_r_reg[27]_0\(0),
      I3 => \cmplx_min_eye_r[3]_i_3_n_0\,
      O => \cmplx_min_eye_r[3]_i_2_n_0\
    );
\cmplx_min_eye_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[1]\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \sm_wait_r[1]_i_7_n_0\,
      I3 => cmplx_rdcal_start,
      O => \cmplx_min_eye_r[3]_i_3_n_0\
    );
\cmplx_min_eye_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_min_eye_r[0]_i_1_n_0\,
      Q => \^cmplx_min_eye_r_reg[0]_0\,
      R => '0'
    );
\cmplx_min_eye_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_min_eye_r[1]_i_1_n_0\,
      Q => \^cmplx_min_eye_r_reg[1]_0\,
      R => '0'
    );
\cmplx_min_eye_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_min_eye_r[2]_i_1_n_0\,
      Q => \^cmplx_min_eye_r_reg[2]_0\,
      R => '0'
    );
\cmplx_min_eye_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmplx_min_eye_r[3]_i_1_n_0\,
      Q => \^cmplx_min_eye_r_reg[3]_0\,
      R => '0'
    );
cmplx_rd_data_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmplx_rd_data_valid,
      Q => cmplx_rd_data_valid_r_reg_n_0,
      R => '0'
    );
\dlyval_dq_r[134]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_1_n_0\,
      I1 => rdlvl_stg1_start_r_reg_0,
      I2 => \^stg2_2_zero_r_reg_0\,
      I3 => \^dlyval_dq_r_reg[134]_0\,
      I4 => cmplx_rdcal_start,
      I5 => \rdlvl_work_lane_r[0]_i_1_n_0\,
      O => \dlyval_dq_r[134]_i_1_n_0\
    );
\dlyval_dq_r[179]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_1_n_0\,
      I1 => \rdlvl_work_lane_r[0]_i_1_n_0\,
      I2 => rdlvl_stg1_start_r_reg_0,
      I3 => \^stg2_2_zero_r_reg_0\,
      I4 => \^dlyval_dq_r_reg[134]_0\,
      I5 => cmplx_rdcal_start,
      O => \dlyval_dq_r[179]_i_1_n_0\
    );
\dlyval_dq_r[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_1_n_0\,
      I1 => rdlvl_stg1_start_r_reg_0,
      I2 => \^stg2_2_zero_r_reg_0\,
      I3 => \^dlyval_dq_r_reg[134]_0\,
      I4 => cmplx_rdcal_start,
      I5 => \rdlvl_work_lane_r[0]_i_1_n_0\,
      O => \dlyval_dq_r[44]_i_1_n_0\
    );
\dlyval_dq_r[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_1_n_0\,
      I1 => \rdlvl_work_lane_r[0]_i_1_n_0\,
      I2 => rdlvl_stg1_start_r_reg_0,
      I3 => \^stg2_2_zero_r_reg_0\,
      I4 => \^dlyval_dq_r_reg[134]_0\,
      I5 => cmplx_rdcal_start,
      O => \dlyval_dq_r[89]_i_1_n_0\
    );
\dlyval_dq_r_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[134]_i_1_n_0\,
      D => \dlyval_r[0]_i_1_n_0\,
      Q => my_empty_reg(10),
      R => '0'
    );
\dlyval_dq_r_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[134]_i_1_n_0\,
      D => \dlyval_r[1]_i_1_n_0\,
      Q => my_empty_reg(11),
      R => '0'
    );
\dlyval_dq_r_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[134]_i_1_n_0\,
      D => \dlyval_r[2]_i_1_n_0\,
      Q => my_empty_reg(12),
      R => '0'
    );
\dlyval_dq_r_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[134]_i_1_n_0\,
      D => \dlyval_r[3]_i_1_n_0\,
      Q => my_empty_reg(13),
      R => '0'
    );
\dlyval_dq_r_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[134]_i_1_n_0\,
      D => \dlyval_r[4]_i_1_n_0\,
      Q => my_empty_reg(14),
      R => '0'
    );
\dlyval_dq_r_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[179]_i_1_n_0\,
      D => \dlyval_r[0]_i_1_n_0\,
      Q => my_empty_reg(15),
      R => '0'
    );
\dlyval_dq_r_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[179]_i_1_n_0\,
      D => \dlyval_r[1]_i_1_n_0\,
      Q => my_empty_reg(16),
      R => '0'
    );
\dlyval_dq_r_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[179]_i_1_n_0\,
      D => \dlyval_r[2]_i_1_n_0\,
      Q => my_empty_reg(17),
      R => '0'
    );
\dlyval_dq_r_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[179]_i_1_n_0\,
      D => \dlyval_r[3]_i_1_n_0\,
      Q => my_empty_reg(18),
      R => '0'
    );
\dlyval_dq_r_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[179]_i_1_n_0\,
      D => \dlyval_r[4]_i_1_n_0\,
      Q => my_empty_reg(19),
      R => '0'
    );
\dlyval_dq_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[44]_i_1_n_0\,
      D => \dlyval_r[0]_i_1_n_0\,
      Q => my_empty_reg(0),
      R => '0'
    );
\dlyval_dq_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[44]_i_1_n_0\,
      D => \dlyval_r[1]_i_1_n_0\,
      Q => my_empty_reg(1),
      R => '0'
    );
\dlyval_dq_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[44]_i_1_n_0\,
      D => \dlyval_r[2]_i_1_n_0\,
      Q => my_empty_reg(2),
      R => '0'
    );
\dlyval_dq_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[44]_i_1_n_0\,
      D => \dlyval_r[3]_i_1_n_0\,
      Q => my_empty_reg(3),
      R => '0'
    );
\dlyval_dq_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[44]_i_1_n_0\,
      D => \dlyval_r[4]_i_1_n_0\,
      Q => my_empty_reg(4),
      R => '0'
    );
\dlyval_dq_r_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[89]_i_1_n_0\,
      D => \dlyval_r[0]_i_1_n_0\,
      Q => my_empty_reg(5),
      R => '0'
    );
\dlyval_dq_r_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[89]_i_1_n_0\,
      D => \dlyval_r[1]_i_1_n_0\,
      Q => my_empty_reg(6),
      R => '0'
    );
\dlyval_dq_r_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[89]_i_1_n_0\,
      D => \dlyval_r[2]_i_1_n_0\,
      Q => my_empty_reg(7),
      R => '0'
    );
\dlyval_dq_r_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[89]_i_1_n_0\,
      D => \dlyval_r[3]_i_1_n_0\,
      Q => my_empty_reg(8),
      R => '0'
    );
\dlyval_dq_r_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dlyval_dq_r[89]_i_1_n_0\,
      D => \dlyval_r[4]_i_1_n_0\,
      Q => my_empty_reg(9),
      R => '0'
    );
\dlyval_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCFD0D"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I1 => dlyval_r(0),
      I2 => \^out\(1),
      I3 => \dlyval_r[0]_i_2_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \dlyval_r[0]_i_1_n_0\
    );
\dlyval_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEFEF45404040"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[1]\,
      I1 => \dlyval_r[0]_i_3_n_0\,
      I2 => \seq_sm_r_reg_n_0_[0]\,
      I3 => \dlyval_r[0]_i_4_n_0\,
      I4 => \seq_sm_r[0]_i_3_n_0\,
      I5 => dlyval_r(0),
      O => \dlyval_r[0]_i_2_n_0\
    );
\dlyval_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7222D8DD"
    )
        port map (
      I0 => \^samp_result_r\,
      I1 => min_eye_r,
      I2 => \match_out_r_reg_n_0_[0]\,
      I3 => dlyval_r_zero_r,
      I4 => dlyval_r(0),
      O => \dlyval_r[0]_i_3_n_0\
    );
\dlyval_r[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \match_out_r_reg_n_0_[0]\,
      I1 => dlyval_r_zero_r,
      I2 => dlyval_r(0),
      I3 => \^hyst_warmup_r\,
      O => \dlyval_r[0]_i_4_n_0\
    );
\dlyval_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCFD0D"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I1 => dlyval_r(1),
      I2 => \^out\(1),
      I3 => \dlyval_r[1]_i_2_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \dlyval_r[1]_i_1_n_0\
    );
\dlyval_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \dlyval_r[1]_i_3_n_0\,
      I1 => \sm_wait_r[4]_i_7_n_0\,
      I2 => \dlyval_r[2]_i_3_n_0\,
      I3 => dlyval_r_zero_r,
      I4 => \^hyst_warmup_r\,
      I5 => dlyval_r(1),
      O => \dlyval_r[1]_i_2_n_0\
    );
\dlyval_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040555500400040"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[1]\,
      I1 => \dlyval_r[1]_i_4_n_0\,
      I2 => \seq_sm_r[0]_i_3_n_0\,
      I3 => \seq_sm_r_reg_n_0_[0]\,
      I4 => \dlyval_r[1]_i_5_n_0\,
      I5 => \dlyval_r[1]_i_6_n_0\,
      O => \dlyval_r[1]_i_3_n_0\
    );
\dlyval_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F09900"
    )
        port map (
      I0 => dlyval_r(1),
      I1 => dlyval_r(0),
      I2 => \match_out_r_reg_n_0_[1]\,
      I3 => \^hyst_warmup_r\,
      I4 => dlyval_r_zero_r,
      O => \dlyval_r[1]_i_4_n_0\
    );
\dlyval_r[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => min_eye_r,
      I1 => \^samp_result_r\,
      I2 => \seq_sm_r_reg_n_0_[0]\,
      O => \dlyval_r[1]_i_5_n_0\
    );
\dlyval_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFEA00EA002AFF"
    )
        port map (
      I0 => \match_out_r_reg_n_0_[1]\,
      I1 => min_eye_r,
      I2 => \^samp_result_r\,
      I3 => dlyval_r_zero_r,
      I4 => dlyval_r(0),
      I5 => dlyval_r(1),
      O => \dlyval_r[1]_i_6_n_0\
    );
\dlyval_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCFD0D"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I1 => dlyval_r(2),
      I2 => \^out\(1),
      I3 => \dlyval_r[2]_i_2_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \dlyval_r[2]_i_1_n_0\
    );
\dlyval_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444444F"
    )
        port map (
      I0 => \sm_wait_r[4]_i_7_n_0\,
      I1 => dlyval_r(2),
      I2 => \dlyval_r[2]_i_3_n_0\,
      I3 => \seq_sm_r_reg_n_0_[1]\,
      I4 => \dlyval_r[2]_i_4_n_0\,
      I5 => \dlyval_r[2]_i_5_n_0\,
      O => \dlyval_r[2]_i_2_n_0\
    );
\dlyval_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[0]\,
      I1 => \seq_sm_r[0]_i_3_n_0\,
      O => \dlyval_r[2]_i_3_n_0\
    );
\dlyval_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447444477747777"
    )
        port map (
      I0 => \match_out_r_reg_n_0_[2]\,
      I1 => dlyval_r_zero_r,
      I2 => dlyval_r(0),
      I3 => dlyval_r(1),
      I4 => \^hyst_warmup_r\,
      I5 => dlyval_r(2),
      O => \dlyval_r[2]_i_4_n_0\
    );
\dlyval_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFC03"
    )
        port map (
      I0 => \match_out_r[2]_i_1_n_0\,
      I1 => dlyval_r(1),
      I2 => dlyval_r(0),
      I3 => dlyval_r(2),
      I4 => dlyval_r_zero_r,
      I5 => \pi_step_r[5]_i_5_n_0\,
      O => \dlyval_r[2]_i_5_n_0\
    );
\dlyval_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCFD0D"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I1 => dlyval_r(3),
      I2 => \^out\(1),
      I3 => \dlyval_r[3]_i_2_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \dlyval_r[3]_i_1_n_0\
    );
\dlyval_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFFF444F"
    )
        port map (
      I0 => \sm_wait_r[4]_i_7_n_0\,
      I1 => dlyval_r(3),
      I2 => \dlyval_r[3]_i_3_n_0\,
      I3 => \dlyval_r[3]_i_4_n_0\,
      I4 => \dlyval_r[3]_i_5_n_0\,
      I5 => \seq_sm_r_reg_n_0_[1]\,
      O => \dlyval_r[3]_i_2_n_0\
    );
\dlyval_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \seq_sm_r[0]_i_3_n_0\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \match_out_r_reg_n_0_[3]\,
      I3 => dlyval_r_zero_r,
      O => \dlyval_r[3]_i_3_n_0\
    );
\dlyval_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111141"
    )
        port map (
      I0 => dlyval_r_zero_r,
      I1 => dlyval_r(3),
      I2 => \^hyst_warmup_r\,
      I3 => dlyval_r(2),
      I4 => dlyval_r(0),
      I5 => dlyval_r(1),
      O => \dlyval_r[3]_i_4_n_0\
    );
\dlyval_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8B800000000"
    )
        port map (
      I0 => \match_out_r[3]_i_1_n_0\,
      I1 => dlyval_r_zero_r,
      I2 => \dlyval_r[3]_i_6_n_0\,
      I3 => min_eye_r,
      I4 => \^samp_result_r\,
      I5 => \seq_sm_r_reg_n_0_[0]\,
      O => \dlyval_r[3]_i_5_n_0\
    );
\dlyval_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => dlyval_r(3),
      I1 => dlyval_r(1),
      I2 => dlyval_r(0),
      I3 => dlyval_r(2),
      O => \dlyval_r[3]_i_6_n_0\
    );
\dlyval_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCFD0D"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I1 => dlyval_r(4),
      I2 => \^out\(1),
      I3 => \dlyval_r[4]_i_2_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \dlyval_r[4]_i_1_n_0\
    );
\dlyval_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F044F4F0F0FFFF"
    )
        port map (
      I0 => \dlyval_r[4]_i_3_n_0\,
      I1 => \dlyval_r[4]_i_4_n_0\,
      I2 => dlyval_r(4),
      I3 => \dlyval_r[4]_i_5_n_0\,
      I4 => \seq_sm_r_reg_n_0_[1]\,
      I5 => \dlyval_r[4]_i_6_n_0\,
      O => \dlyval_r[4]_i_2_n_0\
    );
\dlyval_r[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \match_out_r_reg_n_0_[4]\,
      I1 => dlyval_r_zero_r,
      I2 => \seq_sm_r[0]_i_3_n_0\,
      I3 => \seq_sm_r_reg_n_0_[0]\,
      O => \dlyval_r[4]_i_3_n_0\
    );
\dlyval_r[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => dlyval_r_zero_r,
      I1 => dlyval_r(4),
      I2 => \^hyst_warmup_r\,
      I3 => \dlyval_r[4]_i_7_n_0\,
      O => \dlyval_r[4]_i_4_n_0\
    );
\dlyval_r[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => min_eye_r,
      I1 => \^samp_result_r\,
      I2 => \seq_sm_r_reg_n_0_[0]\,
      I3 => \seq_sm_r[0]_i_3_n_0\,
      O => \dlyval_r[4]_i_5_n_0\
    );
\dlyval_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF4747FFFFFFFF"
    )
        port map (
      I0 => \match_out_r[4]_i_3_n_0\,
      I1 => dlyval_r_zero_r,
      I2 => \dlyval_r[4]_i_7_n_0\,
      I3 => min_eye_r,
      I4 => \^samp_result_r\,
      I5 => \seq_sm_r_reg_n_0_[0]\,
      O => \dlyval_r[4]_i_6_n_0\
    );
\dlyval_r[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => dlyval_r(4),
      I1 => dlyval_r(3),
      I2 => dlyval_r(2),
      I3 => dlyval_r(0),
      I4 => dlyval_r(1),
      O => \dlyval_r[4]_i_7_n_0\
    );
\dlyval_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dlyval_r[0]_i_1_n_0\,
      Q => dlyval_r(0),
      R => '0'
    );
\dlyval_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dlyval_r[1]_i_1_n_0\,
      Q => dlyval_r(1),
      R => '0'
    );
\dlyval_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dlyval_r[2]_i_1_n_0\,
      Q => dlyval_r(2),
      R => '0'
    );
\dlyval_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dlyval_r[3]_i_1_n_0\,
      Q => dlyval_r(3),
      R => '0'
    );
\dlyval_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dlyval_r[4]_i_1_n_0\,
      Q => dlyval_r(4),
      R => '0'
    );
dlyval_r_zero_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \dlyval_r[1]_i_1_n_0\,
      I1 => \dlyval_r[2]_i_1_n_0\,
      I2 => \dlyval_r[4]_i_1_n_0\,
      I3 => \dlyval_r[3]_i_1_n_0\,
      I4 => \dlyval_r[0]_i_1_n_0\,
      O => dlyval_r_zero_ns
    );
dlyval_r_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dlyval_r_zero_ns,
      Q => dlyval_r_zero_r,
      R => '0'
    );
\eye_width_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => eye_width_r(0),
      O => \eye_width_r[0]_i_1_n_0\
    );
\eye_width_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => eye_width_r(0),
      I2 => eye_width_r(1),
      O => \eye_width_r[1]_i_1_n_0\
    );
\eye_width_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => eye_width_r(1),
      I2 => eye_width_r(0),
      I3 => eye_width_r(2),
      O => \eye_width_r[2]_i_1_n_0\
    );
\eye_width_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => eye_width_r(0),
      I2 => eye_width_r(1),
      I3 => eye_width_r(2),
      I4 => eye_width_r(3),
      O => \eye_width_r[3]_i_1_n_0\
    );
\eye_width_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => eye_width_r(2),
      I2 => eye_width_r(1),
      I3 => eye_width_r(0),
      I4 => eye_width_r(3),
      I5 => eye_width_r(4),
      O => \eye_width_r[4]_i_1_n_0\
    );
\eye_width_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => sm_r(0),
      I3 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I4 => \^stg2_2_zero_r_reg_1\,
      O => \eye_width_r[5]_i_1_n_0\
    );
\eye_width_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000008000B"
    )
        port map (
      I0 => \eye_width_r[5]_i_4_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => sm_r(0),
      I4 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \eye_width_r[5]_i_2_n_0\
    );
\eye_width_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => eye_width_r(4),
      I2 => \eye_width_r[5]_i_6_n_0\,
      I3 => eye_width_r(5),
      O => \eye_width_r[5]_i_3_n_0\
    );
\eye_width_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFD00FD"
    )
        port map (
      I0 => \seq_sm_r[0]_i_3_n_0\,
      I1 => dlyval_r_zero_r,
      I2 => \seq_sm_r_reg_n_0_[0]\,
      I3 => \seq_sm_r_reg_n_0_[1]\,
      I4 => \sm_wait_r[1]_i_7_n_0\,
      O => \eye_width_r[5]_i_4_n_0\
    );
\eye_width_r[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0A0B0F5"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[1]\,
      I1 => min_eye_r,
      I2 => \^samp_result_r\,
      I3 => \seq_sm_r_reg_n_0_[0]\,
      I4 => \seq_sm_r[0]_i_3_n_0\,
      O => \eye_width_r[5]_i_5_n_0\
    );
\eye_width_r[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => eye_width_r(2),
      I1 => eye_width_r(1),
      I2 => eye_width_r(0),
      I3 => eye_width_r(3),
      O => \eye_width_r[5]_i_6_n_0\
    );
\eye_width_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[0]_i_1_n_0\,
      Q => eye_width_r(0),
      R => \eye_width_r[5]_i_1_n_0\
    );
\eye_width_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[1]_i_1_n_0\,
      Q => eye_width_r(1),
      R => \eye_width_r[5]_i_1_n_0\
    );
\eye_width_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[2]_i_1_n_0\,
      Q => eye_width_r(2),
      R => \eye_width_r[5]_i_1_n_0\
    );
\eye_width_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[3]_i_1_n_0\,
      Q => eye_width_r(3),
      R => \eye_width_r[5]_i_1_n_0\
    );
\eye_width_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[4]_i_1_n_0\,
      Q => eye_width_r(4),
      R => \eye_width_r[5]_i_1_n_0\
    );
\eye_width_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[5]_i_3_n_0\,
      Q => eye_width_r(5),
      R => \eye_width_r[5]_i_1_n_0\
    );
first_lane_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^next_lane_r_reg[2]_0\,
      I1 => \^out\(1),
      I2 => sm_r(0),
      I3 => \^out\(0),
      I4 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => first_lane_r_i_1_n_0
    );
first_lane_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => first_lane_r_i_1_n_0,
      Q => \^next_lane_r_reg[2]_0\,
      S => \^stg2_2_zero_r_reg_1\
    );
hyst_warmup_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[1]\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      O => hyst_warmup_r_reg_0
    );
hyst_warmup_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_sm_r_reg[2]_0\,
      Q => \^hyst_warmup_r\,
      R => '0'
    );
\i_serdesq_[2].gen_iserdes.idelaye2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dlyval_dq_r_reg[134]_0\,
      O => idelay_ld
    );
init_calib_complete_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \simp_min_eye_r_reg_n_0_[1]\,
      I1 => \simp_min_eye_r_reg_n_0_[0]\,
      I2 => \simp_min_eye_r_reg_n_0_[2]\,
      I3 => \simp_min_eye_r_reg_n_0_[3]\,
      I4 => \cmplx_min_eye_r_reg[1]_1\,
      O => init_calib_complete_r_reg_rep
    );
\iserdes_comp_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[7]\,
      I1 => \iserdes_comp_r[0]_i_2_n_0\,
      I2 => \rd_data_lane_r_reg_n_0_[6]\,
      I3 => \rd_data_lane_r_reg_n_0_[8]\,
      I4 => \rd_data_lane_r_reg_n_0_[4]\,
      I5 => \rd_data_lane_r_reg_n_0_[5]\,
      O => data0(0)
    );
\iserdes_comp_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[2]\,
      I1 => \rd_data_lane_r_reg_n_0_[3]\,
      I2 => \rd_data_lane_r_reg_n_0_[0]\,
      I3 => \rd_data_lane_r_reg_n_0_[1]\,
      O => \iserdes_comp_r[0]_i_2_n_0\
    );
\iserdes_comp_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[16]\,
      I1 => \iserdes_comp_r[1]_i_2_n_0\,
      I2 => \rd_data_lane_r_reg_n_0_[15]\,
      I3 => \rd_data_lane_r_reg_n_0_[17]\,
      I4 => \rd_data_lane_r_reg_n_0_[13]\,
      I5 => \rd_data_lane_r_reg_n_0_[14]\,
      O => \iserdes_comp_r[1]_i_1_n_0\
    );
\iserdes_comp_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[11]\,
      I1 => \rd_data_lane_r_reg_n_0_[12]\,
      I2 => \rd_data_lane_r_reg_n_0_[9]\,
      I3 => \rd_data_lane_r_reg_n_0_[10]\,
      O => \iserdes_comp_r[1]_i_2_n_0\
    );
\iserdes_comp_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[25]\,
      I1 => \iserdes_comp_r[2]_i_2_n_0\,
      I2 => \rd_data_lane_r_reg_n_0_[24]\,
      I3 => \rd_data_lane_r_reg_n_0_[26]\,
      I4 => \rd_data_lane_r_reg_n_0_[22]\,
      I5 => \rd_data_lane_r_reg_n_0_[23]\,
      O => iserdes_comp_ns
    );
\iserdes_comp_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[20]\,
      I1 => \rd_data_lane_r_reg_n_0_[21]\,
      I2 => \rd_data_lane_r_reg_n_0_[18]\,
      I3 => \rd_data_lane_r_reg_n_0_[19]\,
      O => \iserdes_comp_r[2]_i_2_n_0\
    );
\iserdes_comp_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[34]\,
      I1 => \iserdes_comp_r[3]_i_2_n_0\,
      I2 => \rd_data_lane_r_reg_n_0_[33]\,
      I3 => \rd_data_lane_r_reg_n_0_[35]\,
      I4 => \rd_data_lane_r_reg_n_0_[31]\,
      I5 => \rd_data_lane_r_reg_n_0_[32]\,
      O => \iserdes_comp_r[3]_i_1_n_0\
    );
\iserdes_comp_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[29]\,
      I1 => \rd_data_lane_r_reg_n_0_[30]\,
      I2 => \rd_data_lane_r_reg_n_0_[27]\,
      I3 => \rd_data_lane_r_reg_n_0_[28]\,
      O => \iserdes_comp_r[3]_i_2_n_0\
    );
\iserdes_comp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => data0(0),
      Q => \iserdes_comp_r_reg_n_0_[0]\,
      R => '0'
    );
\iserdes_comp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \iserdes_comp_r[1]_i_1_n_0\,
      Q => \iserdes_comp_r_reg_n_0_[1]\,
      R => '0'
    );
\iserdes_comp_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => iserdes_comp_ns,
      Q => \iserdes_comp_r_reg_n_0_[2]\,
      R => '0'
    );
\iserdes_comp_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \iserdes_comp_r[3]_i_1_n_0\,
      Q => \iserdes_comp_r_reg_n_0_[3]\,
      R => '0'
    );
\left_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => pi_counter_read_val_r(0),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \^out\(1),
      I4 => \^left_r_reg[0]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => left_ns(0)
    );
\left_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => pi_counter_read_val_r(1),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \^out\(1),
      I4 => \^left_r_reg[1]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => left_ns(1)
    );
\left_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => pi_counter_read_val_r(2),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \^out\(1),
      I4 => \^left_r_reg[2]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => left_ns(2)
    );
\left_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => pi_counter_read_val_r(3),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \^out\(1),
      I4 => \^left_r_reg[3]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => left_ns(3)
    );
\left_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => pi_counter_read_val_r(4),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \^out\(1),
      I4 => \^left_r_reg[4]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => left_ns(4)
    );
\left_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => pi_counter_read_val_r(5),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \^out\(1),
      I4 => \^left_r_reg[5]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => left_ns(5)
    );
\left_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \left_r[5]_i_3_n_0\,
      I1 => eye_width_r(0),
      I2 => eye_width_r(1),
      I3 => eye_width_r(3),
      I4 => eye_width_r(2),
      I5 => \left_r[5]_i_4_n_0\,
      O => \left_r[5]_i_2_n_0\
    );
\left_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \samps_match_r_reg_n_0_[4]\,
      I1 => \samps_match_r_reg_n_0_[5]\,
      I2 => eye_width_r(4),
      I3 => eye_width_r(5),
      O => \left_r[5]_i_3_n_0\
    );
\left_r[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \sm_wait_r[1]_i_7_n_0\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \seq_sm_r_reg_n_0_[1]\,
      O => \left_r[5]_i_4_n_0\
    );
\left_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => left_ns(0),
      Q => \^left_r_reg[0]_0\,
      R => '0'
    );
\left_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => left_ns(1),
      Q => \^left_r_reg[1]_0\,
      R => '0'
    );
\left_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => left_ns(2),
      Q => \^left_r_reg[2]_0\,
      R => '0'
    );
\left_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => left_ns(3),
      Q => \^left_r_reg[3]_0\,
      R => '0'
    );
\left_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => left_ns(4),
      Q => \^left_r_reg[4]_0\,
      R => '0'
    );
\left_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => left_ns(5),
      Q => \^left_r_reg[5]_0\,
      R => '0'
    );
\left_slew_r[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^left_r_reg[0]_0\,
      I1 => \^left_r_reg[1]_0\,
      O => \left_slew_r_reg[0]_0\
    );
\left_slew_r[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE3ECE0"
    )
        port map (
      I0 => \left_r_reg[2]_1\,
      I1 => \^right_r_reg[3]_0\,
      I2 => \^left_r_reg[3]_0\,
      I3 => \left_r_reg[2]_2\,
      I4 => \right_r_reg[2]_1\,
      O => \left_slew_r_reg[3]_0\
    );
\left_slew_r[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE3ECE0"
    )
        port map (
      I0 => \left_r_reg[2]_1\,
      I1 => \^right_r_reg[3]_0\,
      I2 => \^left_r_reg[3]_0\,
      I3 => \right_r_reg[0]_1\,
      I4 => \right_r_reg[2]_2\,
      O => \left_slew_r_reg[3]_1\
    );
\left_slew_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE3ECE0"
    )
        port map (
      I0 => \left_r_reg[2]_1\,
      I1 => \^right_r_reg[3]_0\,
      I2 => \^left_r_reg[3]_0\,
      I3 => \right_r_reg[0]_1\,
      I4 => \right_r_reg[2]_1\,
      O => \left_slew_r_reg[3]_2\
    );
\left_slew_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \right_r_reg[5]_1\(0),
      Q => left_slew_r(0),
      R => '0'
    );
\left_slew_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \right_r_reg[5]_1\(1),
      Q => left_slew_r(1),
      R => '0'
    );
\left_slew_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \right_r_reg[5]_1\(2),
      Q => left_slew_r(2),
      R => '0'
    );
\left_slew_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \right_r_reg[5]_1\(3),
      Q => left_slew_r(3),
      R => '0'
    );
\left_slew_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \right_r_reg[5]_1\(4),
      Q => left_slew_r(4),
      R => '0'
    );
\left_slew_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \right_r_reg[5]_1\(5),
      Q => left_slew_r(5),
      R => '0'
    );
\match_out_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => \match_out_r_reg_n_0_[0]\,
      I1 => min_eye_r,
      I2 => \^samp_result_r\,
      I3 => dlyval_r(0),
      O => \match_out_r[0]_i_1_n_0\
    );
\match_out_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AEAEA2A"
    )
        port map (
      I0 => \match_out_r_reg_n_0_[1]\,
      I1 => min_eye_r,
      I2 => \^samp_result_r\,
      I3 => dlyval_r(1),
      I4 => dlyval_r(0),
      O => \match_out_r[1]_i_1_n_0\
    );
\match_out_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AEAEA2AEA2AEA2A"
    )
        port map (
      I0 => \match_out_r_reg_n_0_[2]\,
      I1 => min_eye_r,
      I2 => \^samp_result_r\,
      I3 => dlyval_r(2),
      I4 => dlyval_r(0),
      I5 => dlyval_r(1),
      O => \match_out_r[2]_i_1_n_0\
    );
\match_out_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \match_out_r_reg_n_0_[3]\,
      I1 => \match_out_r[3]_i_2_n_0\,
      I2 => dlyval_r(3),
      I3 => dlyval_r(0),
      I4 => dlyval_r(1),
      I5 => dlyval_r(2),
      O => \match_out_r[3]_i_1_n_0\
    );
\match_out_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => min_eye_r,
      I1 => \^samp_result_r\,
      O => \match_out_r[3]_i_2_n_0\
    );
\match_out_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444544"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \^match_out_r_reg[4]_0\,
      I2 => \^simp_min_eye_r_reg[0]_0\,
      I3 => \seq_sm_r_reg_n_0_[0]\,
      I4 => \seq_sm_r_reg_n_0_[1]\,
      I5 => \^out\(1),
      O => \match_out_r[4]_i_1_n_0\
    );
\match_out_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04000000000000"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[1]\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \^simp_min_eye_r_reg[0]_0\,
      I3 => \^match_out_r_reg[4]_0\,
      I4 => rdlvl_stg1_start_r_reg_0,
      I5 => \^stg2_2_zero_r_reg_0\,
      O => \match_out_r[4]_i_2_n_0\
    );
\match_out_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2A2AEAEA2AEA2A"
    )
        port map (
      I0 => \match_out_r_reg_n_0_[4]\,
      I1 => min_eye_r,
      I2 => \^samp_result_r\,
      I3 => dlyval_r(4),
      I4 => \match_out_r[4]_i_6_n_0\,
      I5 => dlyval_r(3),
      O => \match_out_r[4]_i_3_n_0\
    );
\match_out_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EF"
    )
        port map (
      I0 => next_lane_r(1),
      I1 => next_lane_r(0),
      I2 => \^q\(0),
      I3 => \^out\(0),
      I4 => sm_r(0),
      I5 => \^out\(1),
      O => \^match_out_r_reg[4]_0\
    );
\match_out_r[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sm_r(0),
      I1 => \^out\(0),
      I2 => \^out\(1),
      O => \^simp_min_eye_r_reg[0]_0\
    );
\match_out_r[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dlyval_r(0),
      I1 => dlyval_r(1),
      I2 => dlyval_r(2),
      O => \match_out_r[4]_i_6_n_0\
    );
\match_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \match_out_r[4]_i_2_n_0\,
      D => \match_out_r[0]_i_1_n_0\,
      Q => \match_out_r_reg_n_0_[0]\,
      R => \match_out_r[4]_i_1_n_0\
    );
\match_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \match_out_r[4]_i_2_n_0\,
      D => \match_out_r[1]_i_1_n_0\,
      Q => \match_out_r_reg_n_0_[1]\,
      R => \match_out_r[4]_i_1_n_0\
    );
\match_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \match_out_r[4]_i_2_n_0\,
      D => \match_out_r[2]_i_1_n_0\,
      Q => \match_out_r_reg_n_0_[2]\,
      R => \match_out_r[4]_i_1_n_0\
    );
\match_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \match_out_r[4]_i_2_n_0\,
      D => \match_out_r[3]_i_1_n_0\,
      Q => \match_out_r_reg_n_0_[3]\,
      R => \match_out_r[4]_i_1_n_0\
    );
\match_out_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \match_out_r[4]_i_2_n_0\,
      D => \match_out_r[4]_i_3_n_0\,
      Q => \match_out_r_reg_n_0_[4]\,
      R => \match_out_r[4]_i_1_n_0\
    );
min_eye_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE8"
    )
        port map (
      I0 => cmplx_rdcal_start,
      I1 => min_eye_r_i_2_n_0,
      I2 => eye_width_r(3),
      I3 => eye_width_r(5),
      I4 => eye_width_r(4),
      O => min_eye_ns
    );
min_eye_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => eye_width_r(0),
      I1 => eye_width_r(1),
      I2 => eye_width_r(2),
      O => min_eye_r_i_2_n_0
    );
min_eye_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => min_eye_ns,
      Q => min_eye_r,
      R => '0'
    );
\next_lane_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A200A2A2A2A2A2"
    )
        port map (
      I0 => \rdlvl_stg1_cal_bytes_r_reg[2]\,
      I1 => \next_lane_r[2]_i_3_n_0\,
      I2 => \rdlvl_stg1_cal_bytes_r_reg[3]\(2),
      I3 => \^rd_data_lane_r_reg[27]_0\(0),
      I4 => \^next_lane_r_reg[2]_0\,
      I5 => \^rd_data_lane_r_reg[27]_0\(1),
      O => next_lane(0)
    );
\next_lane_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000FFFF0000"
    )
        port map (
      I0 => \^rd_data_lane_r_reg[27]_0\(1),
      I1 => \^next_lane_r_reg[2]_0\,
      I2 => \^rd_data_lane_r_reg[27]_0\(0),
      I3 => \rdlvl_stg1_cal_bytes_r_reg[3]\(2),
      I4 => \next_lane_r[2]_i_3_n_0\,
      I5 => \rdlvl_stg1_cal_bytes_r_reg[2]\,
      O => next_lane(1)
    );
\next_lane_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA0808080808"
    )
        port map (
      I0 => \rdlvl_stg1_cal_bytes_r_reg[2]\,
      I1 => \next_lane_r[2]_i_3_n_0\,
      I2 => \rdlvl_stg1_cal_bytes_r_reg[3]\(2),
      I3 => \^rd_data_lane_r_reg[27]_0\(0),
      I4 => \^next_lane_r_reg[2]_0\,
      I5 => \^rd_data_lane_r_reg[27]_0\(1),
      O => next_lane(2)
    );
\next_lane_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33307777"
    )
        port map (
      I0 => \rdlvl_stg1_cal_bytes_r_reg[3]\(0),
      I1 => \^next_lane_r_reg[2]_0\,
      I2 => \^rd_data_lane_r_reg[27]_0\(0),
      I3 => \^rd_data_lane_r_reg[27]_0\(1),
      I4 => \rdlvl_stg1_cal_bytes_r_reg[3]\(1),
      O => \next_lane_r[2]_i_3_n_0\
    );
\next_lane_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_lane(0),
      Q => next_lane_r(0),
      R => '0'
    );
\next_lane_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_lane(1),
      Q => next_lane_r(1),
      R => '0'
    );
\next_lane_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_lane(2),
      Q => \^q\(0),
      R => '0'
    );
\phase_valid[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \simp_min_eye_r_reg_n_0_[0]\,
      I1 => \mem_lat_inst[0].fd0_bslip_vld_reg[0]\,
      O => D(0)
    );
\phase_valid[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \simp_min_eye_r_reg_n_0_[1]\,
      I1 => \mem_lat_inst[1].rd1_bslip_vld_reg[1]\,
      O => D(1)
    );
\phase_valid[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \simp_min_eye_r_reg_n_0_[2]\,
      I1 => \mem_lat_inst[2].rd0_bslip_vld_reg[2]\,
      O => D(2)
    );
\phase_valid[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \simp_min_eye_r_reg_n_0_[3]\,
      I1 => \mem_lat_inst[3].rd1_bslip_vld_reg[3]\,
      O => D(3)
    );
\pi_counter_read_val_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_sel_reg[4]\(0),
      Q => pi_counter_read_val_r(0),
      R => '0'
    );
\pi_counter_read_val_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_sel_reg[4]\(1),
      Q => pi_counter_read_val_r(1),
      R => '0'
    );
\pi_counter_read_val_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_sel_reg[4]\(2),
      Q => pi_counter_read_val_r(2),
      R => '0'
    );
\pi_counter_read_val_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_sel_reg[4]\(3),
      Q => pi_counter_read_val_r(3),
      R => '0'
    );
\pi_counter_read_val_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_sel_reg[4]\(4),
      Q => pi_counter_read_val_r(4),
      R => '0'
    );
\pi_counter_read_val_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_sel_reg[4]\(5),
      Q => pi_counter_read_val_r(5),
      R => '0'
    );
\pi_lane_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => next_lane_r(0),
      I1 => \^out\(1),
      I2 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I3 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I4 => \^stg2_2_zero_r_reg_1\,
      I5 => \pi_lane_r_reg_n_0_[0]\,
      O => \pi_lane_r[0]_i_1_n_0\
    );
\pi_lane_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => next_lane_r(1),
      I1 => \pi_lane_r[1]_i_2_n_0\,
      I2 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I3 => \^stg2_2_zero_r_reg_1\,
      I4 => \^pi_lane_r_reg[1]_0\,
      O => \pi_lane_r[1]_i_1_n_0\
    );
\pi_lane_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^out\(1),
      I1 => sm_r(0),
      I2 => \^out\(0),
      O => \pi_lane_r[1]_i_2_n_0\
    );
\pi_lane_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_lane_r[0]_i_1_n_0\,
      Q => \pi_lane_r_reg_n_0_[0]\,
      R => '0'
    );
\pi_lane_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_lane_r[1]_i_1_n_0\,
      Q => \^pi_lane_r_reg[1]_0\,
      R => '0'
    );
\pi_step_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \pi_step_cnt_r[0]_i_2_n_0\,
      I1 => \^stg2_2_zero_r_reg_1\,
      I2 => \pi_step_cnt_r[0]_i_3_n_0\,
      I3 => sm_r(0),
      I4 => \^out\(0),
      I5 => \pi_step_cnt_r[0]_i_4_n_0\,
      O => \pi_step_cnt_r[0]_i_1_n_0\
    );
\pi_step_cnt_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \pi_step_cnt_r[3]_i_5_n_0\,
      I1 => pi_step_r(0),
      I2 => pi_step_cnt_r(0),
      O => \pi_step_cnt_r[0]_i_2_n_0\
    );
\pi_step_cnt_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => left_slew_r(0),
      I1 => \pi_step_r[5]_i_3_n_0\,
      I2 => \pi_step_cnt_r[0]_i_2_n_0\,
      I3 => \^out\(1),
      I4 => pi_counter_read_val_r(0),
      O => \pi_step_cnt_r[0]_i_3_n_0\
    );
\pi_step_cnt_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1FFF00001100"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => pi_counter_read_val_r(0),
      I2 => \pi_wait_r[2]_i_4_n_0\,
      I3 => \^out\(1),
      I4 => \^out\(0),
      I5 => \pi_step_cnt_r[0]_i_2_n_0\,
      O => \pi_step_cnt_r[0]_i_4_n_0\
    );
\pi_step_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \pi_step_cnt_r[1]_i_2_n_0\,
      I1 => \^stg2_2_zero_r_reg_1\,
      I2 => \pi_step_cnt_r[1]_i_3_n_0\,
      I3 => sm_r(0),
      I4 => \^out\(0),
      I5 => \pi_step_cnt_r[1]_i_4_n_0\,
      O => \pi_step_cnt_r[1]_i_1_n_0\
    );
\pi_step_cnt_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
        port map (
      I0 => \pi_step_cnt_r[3]_i_5_n_0\,
      I1 => pi_step_r(1),
      I2 => pi_step_cnt_r(0),
      I3 => pi_step_cnt_r(1),
      O => \pi_step_cnt_r[1]_i_2_n_0\
    );
\pi_step_cnt_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => left_slew_r(0),
      I1 => left_slew_r(1),
      I2 => \pi_step_r[5]_i_3_n_0\,
      I3 => \pi_step_cnt_r[1]_i_2_n_0\,
      I4 => \^out\(1),
      I5 => \right_r[1]_i_2_n_0\,
      O => \pi_step_cnt_r[1]_i_3_n_0\
    );
\pi_step_cnt_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41FFFFFF41410000"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => pi_counter_read_val_r(0),
      I2 => pi_counter_read_val_r(1),
      I3 => \pi_wait_r[2]_i_4_n_0\,
      I4 => \pi_wait_r[2]_i_3_n_0\,
      I5 => \pi_step_cnt_r[1]_i_2_n_0\,
      O => \pi_step_cnt_r[1]_i_4_n_0\
    );
\pi_step_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEFEF45404040"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \pi_step_cnt_r[2]_i_2_n_0\,
      I2 => \pi_wait_r[2]_i_5_n_0\,
      I3 => \pi_step_cnt_r[2]_i_3_n_0\,
      I4 => \pi_wait_r[2]_i_3_n_0\,
      I5 => \pi_step_cnt_r[2]_i_4_n_0\,
      O => \pi_step_cnt_r[2]_i_1_n_0\
    );
\pi_step_cnt_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pi_step_r[2]_i_2_n_0\,
      I1 => \pi_step_r[5]_i_3_n_0\,
      I2 => \pi_step_cnt_r[2]_i_4_n_0\,
      I3 => \^out\(1),
      I4 => \right_r[2]_i_2_n_0\,
      O => \pi_step_cnt_r[2]_i_2_n_0\
    );
\pi_step_cnt_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4441FFFF44414441"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => pi_counter_read_val_r(2),
      I2 => pi_counter_read_val_r(1),
      I3 => pi_counter_read_val_r(0),
      I4 => \pi_wait_r[2]_i_4_n_0\,
      I5 => \pi_step_cnt_r[2]_i_4_n_0\,
      O => \pi_step_cnt_r[2]_i_3_n_0\
    );
\pi_step_cnt_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0000D"
    )
        port map (
      I0 => \pi_step_cnt_r[3]_i_5_n_0\,
      I1 => pi_step_r(2),
      I2 => pi_step_cnt_r(1),
      I3 => pi_step_cnt_r(0),
      I4 => pi_step_cnt_r(2),
      O => \pi_step_cnt_r[2]_i_4_n_0\
    );
\pi_step_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \pi_step_cnt_r[3]_i_2_n_0\,
      I1 => \^stg2_2_zero_r_reg_1\,
      I2 => \pi_step_cnt_r[3]_i_3_n_0\,
      I3 => sm_r(0),
      I4 => \^out\(0),
      I5 => \pi_step_cnt_r[3]_i_4_n_0\,
      O => \pi_step_cnt_r[3]_i_1_n_0\
    );
\pi_step_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => pi_step_r(3),
      I1 => \pi_step_cnt_r[3]_i_5_n_0\,
      I2 => pi_step_cnt_r(3),
      I3 => pi_step_cnt_r(1),
      I4 => pi_step_cnt_r(0),
      I5 => pi_step_cnt_r(2),
      O => \pi_step_cnt_r[3]_i_2_n_0\
    );
\pi_step_cnt_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \pi_step_r[3]_i_2_n_0\,
      I1 => left_slew_r(3),
      I2 => \pi_step_r[5]_i_3_n_0\,
      I3 => \pi_step_cnt_r[3]_i_2_n_0\,
      I4 => \^out\(1),
      I5 => \right_r[3]_i_2_n_0\,
      O => \pi_step_cnt_r[3]_i_3_n_0\
    );
\pi_step_cnt_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF00A0"
    )
        port map (
      I0 => \pi_step_cnt_r[3]_i_6_n_0\,
      I1 => \pi_wait_r[2]_i_4_n_0\,
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => \pi_step_cnt_r[3]_i_2_n_0\,
      O => \pi_step_cnt_r[3]_i_4_n_0\
    );
\pi_step_cnt_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \pi_wait_r_reg_n_0_[1]\,
      I1 => \pi_wait_r_reg_n_0_[2]\,
      I2 => \pi_wait_r_reg_n_0_[3]\,
      I3 => \pi_wait_r_reg_n_0_[0]\,
      I4 => \pi_wait_r[3]_i_6_n_0\,
      O => \pi_step_cnt_r[3]_i_5_n_0\
    );
\pi_step_cnt_r[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => pi_counter_read_val_r(2),
      I2 => pi_counter_read_val_r(1),
      I3 => pi_counter_read_val_r(0),
      I4 => pi_counter_read_val_r(3),
      O => \pi_step_cnt_r[3]_i_6_n_0\
    );
\pi_step_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \pi_step_cnt_r[4]_i_2_n_0\,
      I1 => \^stg2_2_zero_r_reg_1\,
      I2 => \pi_step_cnt_r[4]_i_3_n_0\,
      I3 => sm_r(0),
      I4 => \^out\(0),
      I5 => \pi_step_cnt_r[4]_i_4_n_0\,
      O => \pi_step_cnt_r[4]_i_1_n_0\
    );
\pi_step_cnt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFB00"
    )
        port map (
      I0 => pi_step_r(4),
      I1 => \pi_step_cnt_r[5]_i_7_n_0\,
      I2 => pi_step_cnt_r(5),
      I3 => \pi_step_cnt_r[4]_i_5_n_0\,
      I4 => pi_step_cnt_r(4),
      O => \pi_step_cnt_r[4]_i_2_n_0\
    );
\pi_step_cnt_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \pi_step_r[4]_i_2_n_0\,
      I1 => left_slew_r(4),
      I2 => \pi_step_r[5]_i_3_n_0\,
      I3 => \pi_step_cnt_r[4]_i_2_n_0\,
      I4 => \^out\(1),
      I5 => \right_r[4]_i_2_n_0\,
      O => \pi_step_cnt_r[4]_i_3_n_0\
    );
\pi_step_cnt_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF00A0"
    )
        port map (
      I0 => \pi_step_cnt_r[4]_i_6_n_0\,
      I1 => \pi_wait_r[2]_i_4_n_0\,
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => \pi_step_cnt_r[4]_i_2_n_0\,
      O => \pi_step_cnt_r[4]_i_4_n_0\
    );
\pi_step_cnt_r[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pi_step_cnt_r(1),
      I1 => pi_step_cnt_r(0),
      I2 => pi_step_cnt_r(2),
      I3 => pi_step_cnt_r(3),
      O => \pi_step_cnt_r[4]_i_5_n_0\
    );
\pi_step_cnt_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => pi_counter_read_val_r(3),
      I2 => pi_counter_read_val_r(0),
      I3 => pi_counter_read_val_r(1),
      I4 => pi_counter_read_val_r(2),
      I5 => pi_counter_read_val_r(4),
      O => \pi_step_cnt_r[4]_i_6_n_0\
    );
\pi_step_cnt_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \pi_wait_r_reg_n_0_[0]\,
      I1 => \pi_wait_r_reg_n_0_[3]\,
      I2 => \pi_wait_r_reg_n_0_[2]\,
      I3 => \pi_wait_r_reg_n_0_[1]\,
      I4 => \^stg2_2_zero_r_reg_1\,
      I5 => \pi_step_cnt_r[5]_i_3_n_0\,
      O => \pi_step_cnt_r[5]_i_1_n_0\
    );
\pi_step_cnt_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \pi_step_cnt_r[5]_i_4_n_0\,
      I1 => \^stg2_2_zero_r_reg_1\,
      I2 => \pi_step_cnt_r[5]_i_5_n_0\,
      I3 => sm_r(0),
      I4 => \^out\(0),
      I5 => \pi_step_cnt_r[5]_i_6_n_0\,
      O => \pi_step_cnt_r[5]_i_2_n_0\
    );
\pi_step_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3230FFFF1210"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => sm_r(0),
      I3 => \pi_wait_r[2]_i_4_n_0\,
      I4 => \pi_step_cnt_r[5]_i_7_n_0\,
      I5 => \pi_step_r[5]_i_3_n_0\,
      O => \pi_step_cnt_r[5]_i_3_n_0\
    );
\pi_step_cnt_r[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BF0"
    )
        port map (
      I0 => pi_step_r(5),
      I1 => \pi_step_cnt_r[5]_i_7_n_0\,
      I2 => pi_step_cnt_r(5),
      I3 => \pi_step_cnt_r[5]_i_8_n_0\,
      O => \pi_step_cnt_r[5]_i_4_n_0\
    );
\pi_step_cnt_r[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pi_step_r[5]_i_4_n_0\,
      I1 => \pi_step_r[5]_i_3_n_0\,
      I2 => \pi_step_cnt_r[5]_i_4_n_0\,
      I3 => \^out\(1),
      I4 => \right_r[5]_i_2_n_0\,
      O => \pi_step_cnt_r[5]_i_5_n_0\
    );
\pi_step_cnt_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4FFF00004400"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => \right_r[5]_i_2_n_0\,
      I2 => \pi_wait_r[2]_i_4_n_0\,
      I3 => \^out\(1),
      I4 => \^out\(0),
      I5 => \pi_step_cnt_r[5]_i_4_n_0\,
      O => \pi_step_cnt_r[5]_i_6_n_0\
    );
\pi_step_cnt_r[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \pi_wait_r_reg_n_0_[0]\,
      I1 => \pi_wait_r_reg_n_0_[3]\,
      I2 => \pi_wait_r_reg_n_0_[2]\,
      I3 => \pi_wait_r_reg_n_0_[1]\,
      O => \pi_step_cnt_r[5]_i_7_n_0\
    );
\pi_step_cnt_r[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pi_step_cnt_r(3),
      I1 => pi_step_cnt_r(2),
      I2 => pi_step_cnt_r(0),
      I3 => pi_step_cnt_r(1),
      I4 => pi_step_cnt_r(4),
      O => \pi_step_cnt_r[5]_i_8_n_0\
    );
\pi_step_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[0]_i_1_n_0\,
      Q => pi_step_cnt_r(0),
      R => '0'
    );
\pi_step_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[1]_i_1_n_0\,
      Q => pi_step_cnt_r(1),
      R => '0'
    );
\pi_step_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[2]_i_1_n_0\,
      Q => pi_step_cnt_r(2),
      R => '0'
    );
\pi_step_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[3]_i_1_n_0\,
      Q => pi_step_cnt_r(3),
      R => '0'
    );
\pi_step_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[4]_i_1_n_0\,
      Q => pi_step_cnt_r(4),
      R => '0'
    );
\pi_step_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[5]_i_2_n_0\,
      Q => pi_step_cnt_r(5),
      R => '0'
    );
\pi_step_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"440047FF"
    )
        port map (
      I0 => left_slew_r(0),
      I1 => sm_r(0),
      I2 => \pi_step_r[5]_i_5_n_0\,
      I3 => \^out\(1),
      I4 => pi_counter_read_val_r(0),
      O => pi_step_ns(0)
    );
\pi_step_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90900000909FFFFF"
    )
        port map (
      I0 => left_slew_r(0),
      I1 => left_slew_r(1),
      I2 => sm_r(0),
      I3 => \pi_step_r[5]_i_5_n_0\,
      I4 => \^out\(1),
      I5 => \pi_step_r[1]_i_2_n_0\,
      O => pi_step_ns(1)
    );
\pi_step_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pi_counter_read_val_r(0),
      I1 => pi_counter_read_val_r(1),
      O => \pi_step_r[1]_i_2_n_0\
    );
\pi_step_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008BFF"
    )
        port map (
      I0 => \pi_step_r[2]_i_2_n_0\,
      I1 => sm_r(0),
      I2 => \pi_step_r[5]_i_5_n_0\,
      I3 => \^out\(1),
      I4 => \pi_step_r[2]_i_3_n_0\,
      O => pi_step_ns(2)
    );
\pi_step_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => left_slew_r(0),
      I1 => left_slew_r(1),
      I2 => left_slew_r(2),
      O => \pi_step_r[2]_i_2_n_0\
    );
\pi_step_r[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => pi_counter_read_val_r(2),
      I1 => pi_counter_read_val_r(1),
      I2 => pi_counter_read_val_r(0),
      O => \pi_step_r[2]_i_3_n_0\
    );
\pi_step_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90900000909FFFFF"
    )
        port map (
      I0 => \pi_step_r[3]_i_2_n_0\,
      I1 => left_slew_r(3),
      I2 => sm_r(0),
      I3 => \pi_step_r[5]_i_5_n_0\,
      I4 => \^out\(1),
      I5 => \pi_step_r[3]_i_3_n_0\,
      O => pi_step_ns(3)
    );
\pi_step_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => left_slew_r(2),
      I1 => left_slew_r(1),
      I2 => left_slew_r(0),
      O => \pi_step_r[3]_i_2_n_0\
    );
\pi_step_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => pi_counter_read_val_r(3),
      I1 => pi_counter_read_val_r(0),
      I2 => pi_counter_read_val_r(1),
      I3 => pi_counter_read_val_r(2),
      O => \pi_step_r[3]_i_3_n_0\
    );
\pi_step_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90900000909FFFFF"
    )
        port map (
      I0 => \pi_step_r[4]_i_2_n_0\,
      I1 => left_slew_r(4),
      I2 => sm_r(0),
      I3 => \pi_step_r[5]_i_5_n_0\,
      I4 => \^out\(1),
      I5 => \pi_step_r[4]_i_3_n_0\,
      O => pi_step_ns(4)
    );
\pi_step_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => left_slew_r(3),
      I1 => left_slew_r(0),
      I2 => left_slew_r(1),
      I3 => left_slew_r(2),
      O => \pi_step_r[4]_i_2_n_0\
    );
\pi_step_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => pi_counter_read_val_r(4),
      I1 => pi_counter_read_val_r(2),
      I2 => pi_counter_read_val_r(1),
      I3 => pi_counter_read_val_r(0),
      I4 => pi_counter_read_val_r(3),
      O => \pi_step_r[4]_i_3_n_0\
    );
\pi_step_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055401140"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \pi_wait_r[2]_i_4_n_0\,
      I3 => sm_r(0),
      I4 => \pi_step_r[5]_i_3_n_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \pi_step_r[5]_i_1_n_0\
    );
\pi_step_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8800"
    )
        port map (
      I0 => \pi_step_r[5]_i_4_n_0\,
      I1 => sm_r(0),
      I2 => \pi_step_r[5]_i_5_n_0\,
      I3 => \^out\(1),
      I4 => \right_r[5]_i_2_n_0\,
      O => pi_step_ns(5)
    );
\pi_step_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => sm_wait_r(3),
      I1 => sm_wait_r(2),
      I2 => sm_wait_r(4),
      I3 => sm_wait_r(0),
      I4 => sm_wait_r(1),
      O => \pi_step_r[5]_i_3_n_0\
    );
\pi_step_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => left_slew_r(5),
      I1 => left_slew_r(3),
      I2 => left_slew_r(0),
      I3 => left_slew_r(1),
      I4 => left_slew_r(2),
      I5 => left_slew_r(4),
      O => \pi_step_r[5]_i_4_n_0\
    );
\pi_step_r[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[1]\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \^samp_result_r\,
      I3 => min_eye_r,
      O => \pi_step_r[5]_i_5_n_0\
    );
\pi_step_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => pi_step_ns(0),
      Q => pi_step_r(0),
      R => '0'
    );
\pi_step_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => pi_step_ns(1),
      Q => pi_step_r(1),
      R => '0'
    );
\pi_step_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => pi_step_ns(2),
      Q => pi_step_r(2),
      R => '0'
    );
\pi_step_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => pi_step_ns(3),
      Q => pi_step_r(3),
      R => '0'
    );
\pi_step_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => pi_step_ns(4),
      Q => pi_step_r(4),
      R => '0'
    );
\pi_step_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => pi_step_ns(5),
      Q => pi_step_r(5),
      R => '0'
    );
\pi_wait_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF150015"
    )
        port map (
      I0 => \pi_wait_r[0]_i_2_n_0\,
      I1 => \pi_wait_r[2]_i_3_n_0\,
      I2 => \pi_wait_r[2]_i_4_n_0\,
      I3 => \pi_wait_r[2]_i_5_n_0\,
      I4 => \pi_wait_r[0]_i_3_n_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \pi_wait_r[0]_i_1_n_0\
    );
\pi_wait_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \pi_wait_r_reg_n_0_[0]\,
      I1 => \pi_wait_r_reg_n_0_[3]\,
      I2 => \pi_wait_r_reg_n_0_[2]\,
      I3 => \pi_wait_r_reg_n_0_[1]\,
      O => \pi_wait_r[0]_i_2_n_0\
    );
\pi_wait_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3077"
    )
        port map (
      I0 => \pi_step_r[5]_i_3_n_0\,
      I1 => \^out\(1),
      I2 => \pi_wait_r[3]_i_5_n_0\,
      I3 => \pi_wait_r[0]_i_2_n_0\,
      O => \pi_wait_r[0]_i_3_n_0\
    );
\pi_wait_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pi_wait_ns(1),
      I1 => rdlvl_stg1_start_r_reg_0,
      I2 => \^stg2_2_zero_r_reg_0\,
      O => \pi_wait_r[1]_i_1_n_0\
    );
\pi_wait_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF150015"
    )
        port map (
      I0 => \pi_wait_r[2]_i_2_n_0\,
      I1 => \pi_wait_r[2]_i_3_n_0\,
      I2 => \pi_wait_r[2]_i_4_n_0\,
      I3 => \pi_wait_r[2]_i_5_n_0\,
      I4 => \pi_wait_r[2]_i_6_n_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \pi_wait_r[2]_i_1_n_0\
    );
\pi_wait_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F5B"
    )
        port map (
      I0 => \pi_wait_r_reg_n_0_[0]\,
      I1 => \pi_wait_r_reg_n_0_[3]\,
      I2 => \pi_wait_r_reg_n_0_[2]\,
      I3 => \pi_wait_r_reg_n_0_[1]\,
      O => \pi_wait_r[2]_i_2_n_0\
    );
\pi_wait_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      O => \pi_wait_r[2]_i_3_n_0\
    );
\pi_wait_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0CCB0FF"
    )
        port map (
      I0 => \^samp_result_r\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \sm_wait_r[1]_i_7_n_0\,
      I3 => \seq_sm_r_reg_n_0_[1]\,
      I4 => \seq_sm_r[0]_i_3_n_0\,
      O => \pi_wait_r[2]_i_4_n_0\
    );
\pi_wait_r[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_r(0),
      I1 => \^out\(0),
      O => \pi_wait_r[2]_i_5_n_0\
    );
\pi_wait_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000477700007"
    )
        port map (
      I0 => \pi_step_r[5]_i_3_n_0\,
      I1 => \^out\(1),
      I2 => \pi_wait_r_reg_n_0_[1]\,
      I3 => \pi_wait_r[0]_i_2_n_0\,
      I4 => \pi_wait_r_reg_n_0_[2]\,
      I5 => \pi_wait_r[3]_i_5_n_0\,
      O => \pi_wait_r[2]_i_6_n_0\
    );
\pi_wait_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8A000000000000"
    )
        port map (
      I0 => \pi_wait_r[3]_i_2_n_0\,
      I1 => \^out\(0),
      I2 => sm_r(0),
      I3 => \pi_wait_r[3]_i_3_n_0\,
      I4 => rdlvl_stg1_start_r_reg_0,
      I5 => \^stg2_2_zero_r_reg_0\,
      O => \pi_wait_r[3]_i_1_n_0\
    );
\pi_wait_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABA0000"
    )
        port map (
      I0 => \pi_wait_r[2]_i_4_n_0\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \seq_sm_r_reg_n_0_[1]\,
      I3 => pi_counter_read_val_r(1),
      I4 => \pi_wait_r[2]_i_3_n_0\,
      I5 => \pi_wait_r[3]_i_4_n_0\,
      O => \pi_wait_r[3]_i_2_n_0\
    );
\pi_wait_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8F8"
    )
        port map (
      I0 => \pi_step_r[5]_i_3_n_0\,
      I1 => \^out\(1),
      I2 => \pi_wait_r[3]_i_4_n_0\,
      I3 => \pi_wait_r[3]_i_5_n_0\,
      O => \pi_wait_r[3]_i_3_n_0\
    );
\pi_wait_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0C4"
    )
        port map (
      I0 => \pi_wait_r[3]_i_6_n_0\,
      I1 => \pi_wait_r_reg_n_0_[0]\,
      I2 => \pi_wait_r_reg_n_0_[3]\,
      I3 => \pi_wait_r_reg_n_0_[2]\,
      I4 => \pi_wait_r_reg_n_0_[1]\,
      O => \pi_wait_r[3]_i_4_n_0\
    );
\pi_wait_r[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sm_wait_idle,
      I1 => pi_counter_read_val_r(5),
      I2 => \pi_wait_r[3]_i_7_n_0\,
      O => \pi_wait_r[3]_i_5_n_0\
    );
\pi_wait_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => pi_step_cnt_r(4),
      I1 => pi_step_cnt_r(1),
      I2 => pi_step_cnt_r(0),
      I3 => pi_step_cnt_r(2),
      I4 => pi_step_cnt_r(3),
      I5 => pi_step_cnt_r(5),
      O => \pi_wait_r[3]_i_6_n_0\
    );
\pi_wait_r[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pi_counter_read_val_r(4),
      I1 => pi_counter_read_val_r(2),
      I2 => pi_counter_read_val_r(1),
      I3 => pi_counter_read_val_r(0),
      I4 => pi_counter_read_val_r(3),
      O => \pi_wait_r[3]_i_7_n_0\
    );
\pi_wait_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_wait_r[0]_i_1_n_0\,
      Q => \pi_wait_r_reg_n_0_[0]\,
      R => '0'
    );
\pi_wait_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_wait_r[1]_i_1_n_0\,
      Q => \pi_wait_r_reg_n_0_[1]\,
      R => '0'
    );
\pi_wait_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_wait_r[2]_i_1_n_0\,
      Q => \pi_wait_r_reg_n_0_[2]\,
      R => '0'
    );
\pi_wait_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_wait_r[3]_i_1_n_0\,
      Q => \pi_wait_r_reg_n_0_[3]\,
      R => '0'
    );
prev_match_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010301"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I1 => sm_r(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => \seq_sm_r_reg_n_0_[1]\,
      O => prev_match_r_reg_0
    );
prev_match_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => samp_result_r_reg_1,
      Q => \^samp_result_r_reg_0\,
      R => '0'
    );
\rd_data_comp_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[6]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(6),
      I2 => \cmplx_burst_bytes_r_reg[35]\(8),
      I3 => \rd_data_lane_r_reg_n_0_[8]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(7),
      I5 => \rd_data_lane_r_reg_n_0_[7]\,
      O => \rd_data_comp_r[0]_i_2_n_0\
    );
\rd_data_comp_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[3]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(3),
      I2 => \cmplx_burst_bytes_r_reg[35]\(5),
      I3 => \rd_data_lane_r_reg_n_0_[5]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(4),
      I5 => \rd_data_lane_r_reg_n_0_[4]\,
      O => \rd_data_comp_r[0]_i_3_n_0\
    );
\rd_data_comp_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[0]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(0),
      I2 => \cmplx_burst_bytes_r_reg[35]\(2),
      I3 => \rd_data_lane_r_reg_n_0_[2]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(1),
      I5 => \rd_data_lane_r_reg_n_0_[1]\,
      O => \rd_data_comp_r[0]_i_4_n_0\
    );
\rd_data_comp_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[15]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(15),
      I2 => \cmplx_burst_bytes_r_reg[35]\(17),
      I3 => \rd_data_lane_r_reg_n_0_[17]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(16),
      I5 => \rd_data_lane_r_reg_n_0_[16]\,
      O => \rd_data_comp_r[1]_i_2_n_0\
    );
\rd_data_comp_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[12]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(12),
      I2 => \cmplx_burst_bytes_r_reg[35]\(14),
      I3 => \rd_data_lane_r_reg_n_0_[14]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(13),
      I5 => \rd_data_lane_r_reg_n_0_[13]\,
      O => \rd_data_comp_r[1]_i_3_n_0\
    );
\rd_data_comp_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[9]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(9),
      I2 => \cmplx_burst_bytes_r_reg[35]\(11),
      I3 => \rd_data_lane_r_reg_n_0_[11]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(10),
      I5 => \rd_data_lane_r_reg_n_0_[10]\,
      O => \rd_data_comp_r[1]_i_4_n_0\
    );
\rd_data_comp_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[24]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(24),
      I2 => \cmplx_burst_bytes_r_reg[35]\(26),
      I3 => \rd_data_lane_r_reg_n_0_[26]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(25),
      I5 => \rd_data_lane_r_reg_n_0_[25]\,
      O => \rd_data_comp_r[2]_i_2_n_0\
    );
\rd_data_comp_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[21]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(21),
      I2 => \cmplx_burst_bytes_r_reg[35]\(23),
      I3 => \rd_data_lane_r_reg_n_0_[23]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(22),
      I5 => \rd_data_lane_r_reg_n_0_[22]\,
      O => \rd_data_comp_r[2]_i_3_n_0\
    );
\rd_data_comp_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[18]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(18),
      I2 => \cmplx_burst_bytes_r_reg[35]\(20),
      I3 => \rd_data_lane_r_reg_n_0_[20]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(19),
      I5 => \rd_data_lane_r_reg_n_0_[19]\,
      O => \rd_data_comp_r[2]_i_4_n_0\
    );
\rd_data_comp_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[33]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(33),
      I2 => \cmplx_burst_bytes_r_reg[35]\(35),
      I3 => \rd_data_lane_r_reg_n_0_[35]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(34),
      I5 => \rd_data_lane_r_reg_n_0_[34]\,
      O => \rd_data_comp_r[3]_i_2_n_0\
    );
\rd_data_comp_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[30]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(30),
      I2 => \cmplx_burst_bytes_r_reg[35]\(32),
      I3 => \rd_data_lane_r_reg_n_0_[32]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(31),
      I5 => \rd_data_lane_r_reg_n_0_[31]\,
      O => \rd_data_comp_r[3]_i_3_n_0\
    );
\rd_data_comp_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_data_lane_r_reg_n_0_[27]\,
      I1 => \cmplx_burst_bytes_r_reg[35]\(27),
      I2 => \cmplx_burst_bytes_r_reg[35]\(29),
      I3 => \rd_data_lane_r_reg_n_0_[29]\,
      I4 => \cmplx_burst_bytes_r_reg[35]\(28),
      I5 => \rd_data_lane_r_reg_n_0_[28]\,
      O => \rd_data_comp_r[3]_i_4_n_0\
    );
\rd_data_comp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_bit_comp_r912_out,
      Q => \rd_data_comp_r_reg_n_0_[0]\,
      R => '0'
    );
\rd_data_comp_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_rd_data_comp_r_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => rd_data_bit_comp_r912_out,
      CO(1) => \rd_data_comp_r_reg[0]_i_1_n_2\,
      CO(0) => \rd_data_comp_r_reg[0]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rd_data_comp_r_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \rd_data_comp_r[0]_i_2_n_0\,
      S(1) => \rd_data_comp_r[0]_i_3_n_0\,
      S(0) => \rd_data_comp_r[0]_i_4_n_0\
    );
\rd_data_comp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_bit_comp_r9,
      Q => \rd_data_comp_r_reg_n_0_[1]\,
      R => '0'
    );
\rd_data_comp_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_rd_data_comp_r_reg[1]_i_1_CO_UNCONNECTED\(3),
      CO(2) => rd_data_bit_comp_r9,
      CO(1) => \rd_data_comp_r_reg[1]_i_1_n_2\,
      CO(0) => \rd_data_comp_r_reg[1]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rd_data_comp_r_reg[1]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \rd_data_comp_r[1]_i_2_n_0\,
      S(1) => \rd_data_comp_r[1]_i_3_n_0\,
      S(0) => \rd_data_comp_r[1]_i_4_n_0\
    );
\rd_data_comp_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_bit_comp_r8,
      Q => \rd_data_comp_r_reg_n_0_[2]\,
      R => '0'
    );
\rd_data_comp_r_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_rd_data_comp_r_reg[2]_i_1_CO_UNCONNECTED\(3),
      CO(2) => rd_data_bit_comp_r8,
      CO(1) => \rd_data_comp_r_reg[2]_i_1_n_2\,
      CO(0) => \rd_data_comp_r_reg[2]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rd_data_comp_r_reg[2]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \rd_data_comp_r[2]_i_2_n_0\,
      S(1) => \rd_data_comp_r[2]_i_3_n_0\,
      S(0) => \rd_data_comp_r[2]_i_4_n_0\
    );
\rd_data_comp_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_bit_comp_r7,
      Q => \rd_data_comp_r_reg_n_0_[3]\,
      R => '0'
    );
\rd_data_comp_r_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_rd_data_comp_r_reg[3]_i_1_CO_UNCONNECTED\(3),
      CO(2) => rd_data_bit_comp_r7,
      CO(1) => \rd_data_comp_r_reg[3]_i_1_n_2\,
      CO(0) => \rd_data_comp_r_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rd_data_comp_r_reg[3]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \rd_data_comp_r[3]_i_2_n_0\,
      S(1) => \rd_data_comp_r[3]_i_3_n_0\,
      S(0) => \rd_data_comp_r[3]_i_4_n_0\
    );
\rd_data_lane_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[9]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[0]_i_2_n_0\,
      O => rd_data_lane_ns(0)
    );
\rd_data_lane_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(99),
      I1 => app_rd_data0(90),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(81),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(72),
      O => \rd_data_lane_r[0]_i_2_n_0\
    );
\rd_data_lane_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[19]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[10]_i_2_n_0\,
      O => rd_data_lane_ns(10)
    );
\rd_data_lane_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOA(1),
      I1 => app_rd_data0(127),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(118),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(109),
      O => \rd_data_lane_r[10]_i_2_n_0\
    );
\rd_data_lane_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[20]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[11]_i_2_n_0\,
      O => rd_data_lane_ns(11)
    );
\rd_data_lane_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOB(0),
      I1 => app_rd_data0(128),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(119),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(110),
      O => \rd_data_lane_r[11]_i_2_n_0\
    );
\rd_data_lane_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[21]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[12]_i_2_n_0\,
      O => rd_data_lane_ns(12)
    );
\rd_data_lane_r[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOB(1),
      I1 => app_rd_data0(129),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(120),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(111),
      O => \rd_data_lane_r[12]_i_2_n_0\
    );
\rd_data_lane_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[22]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[13]_i_2_n_0\,
      O => rd_data_lane_ns(13)
    );
\rd_data_lane_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_r_ptr_reg_rep[3]_0\(0),
      I1 => app_rd_data0(130),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(121),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(112),
      O => \rd_data_lane_r[13]_i_2_n_0\
    );
\rd_data_lane_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[23]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[14]_i_2_n_0\,
      O => rd_data_lane_ns(14)
    );
\rd_data_lane_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_r_ptr_reg_rep[3]_0\(1),
      I1 => app_rd_data0(131),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(122),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(113),
      O => \rd_data_lane_r[14]_i_2_n_0\
    );
\rd_data_lane_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[24]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[15]_i_2_n_0\,
      O => rd_data_lane_ns(15)
    );
\rd_data_lane_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_r_ptr_reg_rep[3]\(0),
      I1 => app_rd_data0(132),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(123),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(114),
      O => \rd_data_lane_r[15]_i_2_n_0\
    );
\rd_data_lane_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[25]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[16]_i_2_n_0\,
      O => rd_data_lane_ns(16)
    );
\rd_data_lane_r[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_r_ptr_reg_rep[3]\(1),
      I1 => app_rd_data0(133),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(124),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(115),
      O => \rd_data_lane_r[16]_i_2_n_0\
    );
\rd_data_lane_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[26]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[17]_i_2_n_0\,
      O => rd_data_lane_ns(17)
    );
\rd_data_lane_r[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(135),
      I1 => app_rd_data0(134),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(125),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(116),
      O => \rd_data_lane_r[17]_i_2_n_0\
    );
\rd_data_lane_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[27]_i_1_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[18]_i_2_n_0\,
      O => rd_data_lane_ns(18)
    );
\rd_data_lane_r[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(27),
      I1 => app_rd_data0(18),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(9),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(0),
      O => \rd_data_lane_r[18]_i_2_n_0\
    );
\rd_data_lane_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[28]_i_1_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[19]_i_2_n_0\,
      O => rd_data_lane_ns(19)
    );
\rd_data_lane_r[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(28),
      I1 => app_rd_data0(19),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(10),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(1),
      O => \rd_data_lane_r[19]_i_2_n_0\
    );
\rd_data_lane_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[10]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[1]_i_2_n_0\,
      O => rd_data_lane_ns(1)
    );
\rd_data_lane_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(100),
      I1 => app_rd_data0(91),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(82),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(73),
      O => \rd_data_lane_r[1]_i_2_n_0\
    );
\rd_data_lane_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[29]_i_1_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[20]_i_2_n_0\,
      O => rd_data_lane_ns(20)
    );
\rd_data_lane_r[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(29),
      I1 => app_rd_data0(20),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(11),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(2),
      O => \rd_data_lane_r[20]_i_2_n_0\
    );
\rd_data_lane_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[30]_i_1_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[21]_i_2_n_0\,
      O => rd_data_lane_ns(21)
    );
\rd_data_lane_r[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(30),
      I1 => app_rd_data0(21),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(12),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(3),
      O => \rd_data_lane_r[21]_i_2_n_0\
    );
\rd_data_lane_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[31]_i_1_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[22]_i_2_n_0\,
      O => rd_data_lane_ns(22)
    );
\rd_data_lane_r[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(31),
      I1 => app_rd_data0(22),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(13),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(4),
      O => \rd_data_lane_r[22]_i_2_n_0\
    );
\rd_data_lane_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[32]_i_1_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[23]_i_2_n_0\,
      O => rd_data_lane_ns(23)
    );
\rd_data_lane_r[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(32),
      I1 => app_rd_data0(23),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(14),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(5),
      O => \rd_data_lane_r[23]_i_2_n_0\
    );
\rd_data_lane_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[33]_i_1_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[24]_i_2_n_0\,
      O => rd_data_lane_ns(24)
    );
\rd_data_lane_r[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(33),
      I1 => app_rd_data0(24),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(15),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(6),
      O => \rd_data_lane_r[24]_i_2_n_0\
    );
\rd_data_lane_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[34]_i_1_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[25]_i_2_n_0\,
      O => rd_data_lane_ns(25)
    );
\rd_data_lane_r[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(34),
      I1 => app_rd_data0(25),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(16),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(7),
      O => \rd_data_lane_r[25]_i_2_n_0\
    );
\rd_data_lane_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[35]_i_1_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[26]_i_2_n_0\,
      O => rd_data_lane_ns(26)
    );
\rd_data_lane_r[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(35),
      I1 => app_rd_data0(26),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(17),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(8),
      O => \rd_data_lane_r[26]_i_2_n_0\
    );
\rd_data_lane_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(63),
      I1 => app_rd_data0(54),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(45),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(36),
      O => \rd_data_lane_r[27]_i_1_n_0\
    );
\rd_data_lane_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(64),
      I1 => app_rd_data0(55),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(46),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(37),
      O => \rd_data_lane_r[28]_i_1_n_0\
    );
\rd_data_lane_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(65),
      I1 => app_rd_data0(56),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(47),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(38),
      O => \rd_data_lane_r[29]_i_1_n_0\
    );
\rd_data_lane_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[11]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[2]_i_2_n_0\,
      O => rd_data_lane_ns(2)
    );
\rd_data_lane_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(101),
      I1 => app_rd_data0(92),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(83),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(74),
      O => \rd_data_lane_r[2]_i_2_n_0\
    );
\rd_data_lane_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(66),
      I1 => app_rd_data0(57),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(48),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(39),
      O => \rd_data_lane_r[30]_i_1_n_0\
    );
\rd_data_lane_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(67),
      I1 => app_rd_data0(58),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(49),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(40),
      O => \rd_data_lane_r[31]_i_1_n_0\
    );
\rd_data_lane_r[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(68),
      I1 => app_rd_data0(59),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(50),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(41),
      O => \rd_data_lane_r[32]_i_1_n_0\
    );
\rd_data_lane_r[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(69),
      I1 => app_rd_data0(60),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(51),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(42),
      O => \rd_data_lane_r[33]_i_1_n_0\
    );
\rd_data_lane_r[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(70),
      I1 => app_rd_data0(61),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(52),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(43),
      O => \rd_data_lane_r[34]_i_1_n_0\
    );
\rd_data_lane_r[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(71),
      I1 => app_rd_data0(62),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(53),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(44),
      O => \rd_data_lane_r[35]_i_1_n_0\
    );
\rd_data_lane_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[12]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[3]_i_2_n_0\,
      O => rd_data_lane_ns(3)
    );
\rd_data_lane_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(102),
      I1 => app_rd_data0(93),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(84),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(75),
      O => \rd_data_lane_r[3]_i_2_n_0\
    );
\rd_data_lane_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[13]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[4]_i_2_n_0\,
      O => rd_data_lane_ns(4)
    );
\rd_data_lane_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(103),
      I1 => app_rd_data0(94),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(85),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(76),
      O => \rd_data_lane_r[4]_i_2_n_0\
    );
\rd_data_lane_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[14]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[5]_i_2_n_0\,
      O => rd_data_lane_ns(5)
    );
\rd_data_lane_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(104),
      I1 => app_rd_data0(95),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(86),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(77),
      O => \rd_data_lane_r[5]_i_2_n_0\
    );
\rd_data_lane_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[15]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[6]_i_2_n_0\,
      O => rd_data_lane_ns(6)
    );
\rd_data_lane_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(105),
      I1 => app_rd_data0(96),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(87),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(78),
      O => \rd_data_lane_r[6]_i_2_n_0\
    );
\rd_data_lane_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[16]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[7]_i_2_n_0\,
      O => rd_data_lane_ns(7)
    );
\rd_data_lane_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(106),
      I1 => app_rd_data0(97),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(88),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(79),
      O => \rd_data_lane_r[7]_i_2_n_0\
    );
\rd_data_lane_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[17]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[8]_i_2_n_0\,
      O => rd_data_lane_ns(8)
    );
\rd_data_lane_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => app_rd_data0(107),
      I1 => app_rd_data0(98),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(89),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(80),
      O => \rd_data_lane_r[8]_i_2_n_0\
    );
\rd_data_lane_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_data_lane_r[18]_i_2_n_0\,
      I1 => rdlvl_work_lane_r(2),
      I2 => \rd_data_lane_r[9]_i_2_n_0\,
      O => rd_data_lane_ns(9)
    );
\rd_data_lane_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOA(0),
      I1 => app_rd_data0(126),
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => app_rd_data0(117),
      I4 => \^rd_data_lane_r_reg[27]_0\(0),
      I5 => app_rd_data0(108),
      O => \rd_data_lane_r[9]_i_2_n_0\
    );
\rd_data_lane_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(0),
      Q => \rd_data_lane_r_reg_n_0_[0]\,
      R => '0'
    );
\rd_data_lane_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(10),
      Q => \rd_data_lane_r_reg_n_0_[10]\,
      R => '0'
    );
\rd_data_lane_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(11),
      Q => \rd_data_lane_r_reg_n_0_[11]\,
      R => '0'
    );
\rd_data_lane_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(12),
      Q => \rd_data_lane_r_reg_n_0_[12]\,
      R => '0'
    );
\rd_data_lane_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(13),
      Q => \rd_data_lane_r_reg_n_0_[13]\,
      R => '0'
    );
\rd_data_lane_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(14),
      Q => \rd_data_lane_r_reg_n_0_[14]\,
      R => '0'
    );
\rd_data_lane_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(15),
      Q => \rd_data_lane_r_reg_n_0_[15]\,
      R => '0'
    );
\rd_data_lane_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(16),
      Q => \rd_data_lane_r_reg_n_0_[16]\,
      R => '0'
    );
\rd_data_lane_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(17),
      Q => \rd_data_lane_r_reg_n_0_[17]\,
      R => '0'
    );
\rd_data_lane_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(18),
      Q => \rd_data_lane_r_reg_n_0_[18]\,
      R => '0'
    );
\rd_data_lane_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(19),
      Q => \rd_data_lane_r_reg_n_0_[19]\,
      R => '0'
    );
\rd_data_lane_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(1),
      Q => \rd_data_lane_r_reg_n_0_[1]\,
      R => '0'
    );
\rd_data_lane_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(20),
      Q => \rd_data_lane_r_reg_n_0_[20]\,
      R => '0'
    );
\rd_data_lane_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(21),
      Q => \rd_data_lane_r_reg_n_0_[21]\,
      R => '0'
    );
\rd_data_lane_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(22),
      Q => \rd_data_lane_r_reg_n_0_[22]\,
      R => '0'
    );
\rd_data_lane_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(23),
      Q => \rd_data_lane_r_reg_n_0_[23]\,
      R => '0'
    );
\rd_data_lane_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(24),
      Q => \rd_data_lane_r_reg_n_0_[24]\,
      R => '0'
    );
\rd_data_lane_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(25),
      Q => \rd_data_lane_r_reg_n_0_[25]\,
      R => '0'
    );
\rd_data_lane_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(26),
      Q => \rd_data_lane_r_reg_n_0_[26]\,
      R => '0'
    );
\rd_data_lane_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_lane_r[27]_i_1_n_0\,
      Q => \rd_data_lane_r_reg_n_0_[27]\,
      R => rdlvl_work_lane_r(2)
    );
\rd_data_lane_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_lane_r[28]_i_1_n_0\,
      Q => \rd_data_lane_r_reg_n_0_[28]\,
      R => rdlvl_work_lane_r(2)
    );
\rd_data_lane_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_lane_r[29]_i_1_n_0\,
      Q => \rd_data_lane_r_reg_n_0_[29]\,
      R => rdlvl_work_lane_r(2)
    );
\rd_data_lane_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(2),
      Q => \rd_data_lane_r_reg_n_0_[2]\,
      R => '0'
    );
\rd_data_lane_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_lane_r[30]_i_1_n_0\,
      Q => \rd_data_lane_r_reg_n_0_[30]\,
      R => rdlvl_work_lane_r(2)
    );
\rd_data_lane_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_lane_r[31]_i_1_n_0\,
      Q => \rd_data_lane_r_reg_n_0_[31]\,
      R => rdlvl_work_lane_r(2)
    );
\rd_data_lane_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_lane_r[32]_i_1_n_0\,
      Q => \rd_data_lane_r_reg_n_0_[32]\,
      R => rdlvl_work_lane_r(2)
    );
\rd_data_lane_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_lane_r[33]_i_1_n_0\,
      Q => \rd_data_lane_r_reg_n_0_[33]\,
      R => rdlvl_work_lane_r(2)
    );
\rd_data_lane_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_lane_r[34]_i_1_n_0\,
      Q => \rd_data_lane_r_reg_n_0_[34]\,
      R => rdlvl_work_lane_r(2)
    );
\rd_data_lane_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_lane_r[35]_i_1_n_0\,
      Q => \rd_data_lane_r_reg_n_0_[35]\,
      R => rdlvl_work_lane_r(2)
    );
\rd_data_lane_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(3),
      Q => \rd_data_lane_r_reg_n_0_[3]\,
      R => '0'
    );
\rd_data_lane_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(4),
      Q => \rd_data_lane_r_reg_n_0_[4]\,
      R => '0'
    );
\rd_data_lane_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(5),
      Q => \rd_data_lane_r_reg_n_0_[5]\,
      R => '0'
    );
\rd_data_lane_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(6),
      Q => \rd_data_lane_r_reg_n_0_[6]\,
      R => '0'
    );
\rd_data_lane_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(7),
      Q => \rd_data_lane_r_reg_n_0_[7]\,
      R => '0'
    );
\rd_data_lane_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(8),
      Q => \rd_data_lane_r_reg_n_0_[8]\,
      R => '0'
    );
\rd_data_lane_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_lane_ns(9),
      Q => \rd_data_lane_r_reg_n_0_[9]\,
      R => '0'
    );
rdlvl_pi_en_stg2_f_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => pi_wait_ns(1),
      I1 => \pi_wait_r[0]_i_1_n_0\,
      I2 => \pi_wait_r[2]_i_1_n_0\,
      I3 => \pi_wait_r[3]_i_1_n_0\,
      O => rdlvl_pi_en_stg2_f_ns
    );
rdlvl_pi_en_stg2_f_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707007070700"
    )
        port map (
      I0 => \pi_wait_r[2]_i_4_n_0\,
      I1 => \pi_wait_r[2]_i_3_n_0\,
      I2 => \pi_wait_r_reg_n_0_[0]\,
      I3 => \pi_wait_r_reg_n_0_[3]\,
      I4 => \pi_wait_r_reg_n_0_[2]\,
      I5 => \pi_wait_r_reg_n_0_[1]\,
      O => rdlvl_pi_en_stg2_f_r_i_3_n_0
    );
rdlvl_pi_en_stg2_f_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40047007"
    )
        port map (
      I0 => \pi_step_r[5]_i_3_n_0\,
      I1 => \^out\(1),
      I2 => \pi_wait_r[0]_i_2_n_0\,
      I3 => \pi_wait_r_reg_n_0_[1]\,
      I4 => \pi_wait_r[3]_i_5_n_0\,
      O => rdlvl_pi_en_stg2_f_r_i_4_n_0
    );
rdlvl_pi_en_stg2_f_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_pi_en_stg2_f_ns,
      Q => pi_fine_enable,
      R => '0'
    );
rdlvl_pi_en_stg2_f_r_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => rdlvl_pi_en_stg2_f_r_i_3_n_0,
      I1 => rdlvl_pi_en_stg2_f_r_i_4_n_0,
      O => pi_wait_ns(1),
      S => \pi_wait_r[2]_i_5_n_0\
    );
rdlvl_pi_stg2_f_incdec_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BB3300308800"
    )
        port map (
      I0 => \pi_step_r[5]_i_3_n_0\,
      I1 => sm_r(0),
      I2 => \^rdlvl_pi_stg2_f_incdec_ns0\,
      I3 => \^out\(1),
      I4 => \^out\(0),
      I5 => rdlvl_pi_stg2_f_incdec_r_i_3_n_0,
      O => rdlvl_pi_stg2_f_incdec_r_reg_0
    );
rdlvl_pi_stg2_f_incdec_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474744474747474"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => \^out\(1),
      I2 => \^stg2_2_zero_r\,
      I3 => next_lane_r(1),
      I4 => next_lane_r(0),
      I5 => \^q\(0),
      O => rdlvl_pi_stg2_f_incdec_r_i_3_n_0
    );
rdlvl_pi_stg2_f_incdec_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_sm_r_reg[1]_0\,
      Q => \^pi_fine_inc\,
      R => '0'
    );
rdlvl_stg1_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => sm_r(0),
      I1 => \^out\(1),
      I2 => sm_wait_idle,
      I3 => rst_stg1_r_reg,
      I4 => \^out\(0),
      O => rdlvl_stg1_done_ns
    );
rdlvl_stg1_done_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_wait_r(3),
      I1 => sm_wait_r(2),
      I2 => sm_wait_r(4),
      I3 => sm_wait_r(0),
      I4 => sm_wait_r(1),
      O => sm_wait_idle
    );
rdlvl_stg1_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_done_ns,
      Q => \^dlyval_dq_r_reg[134]_0\,
      R => \^stg2_2_zero_r_reg_1\
    );
rdlvl_stg1_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_start_r_reg_0,
      Q => \^stg2_2_zero_r_reg_0\,
      R => '0'
    );
\rdlvl_work_lane_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE01000100"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \^out\(1),
      I2 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I3 => next_lane_r(0),
      I4 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I5 => \^rd_data_lane_r_reg[27]_0\(0),
      O => \rdlvl_work_lane_r[0]_i_1_n_0\
    );
\rdlvl_work_lane_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0100FFFE0100"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \^out\(1),
      I2 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I3 => next_lane_r(1),
      I4 => \^rd_data_lane_r_reg[27]_0\(1),
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => \rdlvl_work_lane_r[1]_i_1_n_0\
    );
\rdlvl_work_lane_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => next_lane_r(0),
      I2 => next_lane_r(1),
      O => \rdlvl_work_lane_r[1]_i_2_n_0\
    );
\rdlvl_work_lane_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE10FE10FE10FE00"
    )
        port map (
      I0 => \^out\(1),
      I1 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I2 => \^q\(0),
      I3 => rdlvl_work_lane_r(2),
      I4 => next_lane_r(1),
      I5 => next_lane_r(0),
      O => \rdlvl_work_lane_r[2]_i_2_n_0\
    );
\rdlvl_work_lane_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rdlvl_work_lane_r[0]_i_1_n_0\,
      Q => \^rd_data_lane_r_reg[27]_0\(0),
      R => '0'
    );
\rdlvl_work_lane_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rdlvl_work_lane_r[1]_i_1_n_0\,
      Q => \^rd_data_lane_r_reg[27]_0\(1),
      R => '0'
    );
\rdlvl_work_lane_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => \rdlvl_work_lane_r[2]_i_2_n_0\,
      Q => rdlvl_work_lane_r(2),
      R => '0'
    );
\right_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF1000BFFF1055"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => pi_counter_read_val_r(0),
      I2 => \right_r[5]_i_3_n_0\,
      I3 => \^out\(1),
      I4 => \^right_r_reg[0]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => right_ns(0)
    );
\right_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFFF4055"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => \right_r[1]_i_2_n_0\,
      I2 => \right_r[5]_i_3_n_0\,
      I3 => \^out\(1),
      I4 => \^right_r_reg[1]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => right_ns(1)
    );
\right_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pi_counter_read_val_r(1),
      I1 => pi_counter_read_val_r(0),
      O => \right_r[1]_i_2_n_0\
    );
\right_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFFF4055"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => \right_r[2]_i_2_n_0\,
      I2 => \right_r[5]_i_3_n_0\,
      I3 => \^out\(1),
      I4 => \^right_r_reg[2]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => right_ns(2)
    );
\right_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => pi_counter_read_val_r(0),
      I1 => pi_counter_read_val_r(1),
      I2 => pi_counter_read_val_r(2),
      O => \right_r[2]_i_2_n_0\
    );
\right_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFFF4055"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => \right_r[3]_i_2_n_0\,
      I2 => \right_r[5]_i_3_n_0\,
      I3 => \^out\(1),
      I4 => \^right_r_reg[3]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => right_ns(3)
    );
\right_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => pi_counter_read_val_r(2),
      I1 => pi_counter_read_val_r(1),
      I2 => pi_counter_read_val_r(0),
      I3 => pi_counter_read_val_r(3),
      O => \right_r[3]_i_2_n_0\
    );
\right_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFFF4055"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => \right_r[4]_i_2_n_0\,
      I2 => \right_r[5]_i_3_n_0\,
      I3 => \^out\(1),
      I4 => \^right_r_reg[4]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => right_ns(4)
    );
\right_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => pi_counter_read_val_r(3),
      I1 => pi_counter_read_val_r(0),
      I2 => pi_counter_read_val_r(1),
      I3 => pi_counter_read_val_r(2),
      I4 => pi_counter_read_val_r(4),
      O => \right_r[4]_i_2_n_0\
    );
\right_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFFF4055"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => \right_r[5]_i_2_n_0\,
      I2 => \right_r[5]_i_3_n_0\,
      I3 => \^out\(1),
      I4 => \^right_r_reg[5]_0\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => right_ns(5)
    );
\right_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => pi_counter_read_val_r(5),
      I1 => pi_counter_read_val_r(3),
      I2 => pi_counter_read_val_r(0),
      I3 => pi_counter_read_val_r(1),
      I4 => pi_counter_read_val_r(2),
      I5 => pi_counter_read_val_r(4),
      O => \right_r[5]_i_2_n_0\
    );
\right_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[0]\,
      I1 => \seq_sm_r_reg_n_0_[1]\,
      I2 => \^samp_result_r\,
      O => \right_r[5]_i_3_n_0\
    );
\right_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => right_ns(0),
      Q => \^right_r_reg[0]_0\,
      R => '0'
    );
\right_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => right_ns(1),
      Q => \^right_r_reg[1]_0\,
      R => '0'
    );
\right_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => right_ns(2),
      Q => \^right_r_reg[2]_0\,
      R => '0'
    );
\right_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => right_ns(3),
      Q => \^right_r_reg[3]_0\,
      R => '0'
    );
\right_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => right_ns(4),
      Q => \^right_r_reg[4]_0\,
      R => '0'
    );
\right_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_start_r_reg_1,
      D => right_ns(5),
      Q => \^right_r_reg[5]_0\,
      R => '0'
    );
\samp_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCDDCCC8CC88"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \samp_cnt_r_reg_n_0_[0]\,
      I2 => \^out\(0),
      I3 => sm_r(0),
      I4 => \^out\(1),
      I5 => \samp_cnt_r[0]_i_2_n_0\,
      O => \samp_cnt_r[0]_i_1_n_0\
    );
\samp_cnt_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFF5D00A200A200"
    )
        port map (
      I0 => \^rdlvl_pi_stg2_f_incdec_ns0\,
      I1 => cmplx_rdcal_start,
      I2 => \^cmplx_loop_done_r\,
      I3 => \^out\(0),
      I4 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I5 => \samp_cnt_r_reg_n_0_[0]\,
      O => \samp_cnt_r[0]_i_2_n_0\
    );
\samp_cnt_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samp_cnt_r[1]_i_2_n_0\,
      O => \samp_cnt_r[1]_i_1_n_0\
    );
\samp_cnt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3332332233373377"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \samp_cnt_r_reg_n_0_[1]\,
      I2 => \^out\(0),
      I3 => sm_r(0),
      I4 => \^out\(1),
      I5 => \samp_cnt_r[1]_i_3_n_0\,
      O => \samp_cnt_r[1]_i_2_n_0\
    );
\samp_cnt_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A858A8A8"
    )
        port map (
      I0 => \samp_cnt_r_reg_n_0_[1]\,
      I1 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I2 => \^out\(0),
      I3 => \samps_match_r[5]_i_4_n_0\,
      I4 => \samp_cnt_r_reg_n_0_[0]\,
      I5 => \^out\(1),
      O => \samp_cnt_r[1]_i_3_n_0\
    );
\samp_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCDDCCC8CC88"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \samp_cnt_r_reg_n_0_[2]\,
      I2 => \^out\(0),
      I3 => sm_r(0),
      I4 => \^out\(1),
      I5 => \samp_cnt_r[2]_i_2_n_0\,
      O => \samp_cnt_r[2]_i_1_n_0\
    );
\samp_cnt_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDF0020002000"
    )
        port map (
      I0 => \samp_cnt_r_reg_n_0_[1]\,
      I1 => \samps_match_r[5]_i_4_n_0\,
      I2 => \samp_cnt_r_reg_n_0_[0]\,
      I3 => \^out\(0),
      I4 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I5 => \samp_cnt_r_reg_n_0_[2]\,
      O => \samp_cnt_r[2]_i_2_n_0\
    );
\samp_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCDDCCC8CC88"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \samp_cnt_r_reg_n_0_[3]\,
      I2 => \^out\(0),
      I3 => sm_r(0),
      I4 => \^out\(1),
      I5 => \samp_cnt_r[3]_i_2_n_0\,
      O => \samp_cnt_r[3]_i_1_n_0\
    );
\samp_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF0040004000"
    )
        port map (
      I0 => \samp_cnt_r[3]_i_3_n_0\,
      I1 => \samp_cnt_r_reg_n_0_[1]\,
      I2 => \samp_cnt_r_reg_n_0_[2]\,
      I3 => \^out\(0),
      I4 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I5 => \samp_cnt_r_reg_n_0_[3]\,
      O => \samp_cnt_r[3]_i_2_n_0\
    );
\samp_cnt_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFDFFFFFFFF"
    )
        port map (
      I0 => sm_wait_idle,
      I1 => \samps_match_r[5]_i_6_n_0\,
      I2 => \pi_wait_r_reg_n_0_[0]\,
      I3 => cmplx_rdcal_start,
      I4 => \^cmplx_loop_done_r\,
      I5 => \samp_cnt_r_reg_n_0_[0]\,
      O => \samp_cnt_r[3]_i_3_n_0\
    );
\samp_cnt_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \samp_cnt_r[4]_i_2_n_0\,
      O => \samp_cnt_r[4]_i_1_n_0\
    );
\samp_cnt_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3337332233373377"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \samp_cnt_r_reg_n_0_[4]\,
      I2 => \^out\(0),
      I3 => sm_r(0),
      I4 => \^out\(1),
      I5 => \samp_cnt_r[4]_i_3_n_0\,
      O => \samp_cnt_r[4]_i_2_n_0\
    );
\samp_cnt_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800F7000800"
    )
        port map (
      I0 => \samp_cnt_r_reg_n_0_[3]\,
      I1 => \samp_cnt_r_reg_n_0_[2]\,
      I2 => \samp_cnt_r[4]_i_4_n_0\,
      I3 => \^out\(0),
      I4 => \samp_cnt_r_reg_n_0_[4]\,
      I5 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      O => \samp_cnt_r[4]_i_3_n_0\
    );
\samp_cnt_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75FFFFFFFFFFFF"
    )
        port map (
      I0 => \samp_cnt_r_reg_n_0_[0]\,
      I1 => \^cmplx_loop_done_r\,
      I2 => cmplx_rdcal_start,
      I3 => \samp_cnt_r[4]_i_5_n_0\,
      I4 => sm_wait_idle,
      I5 => \samp_cnt_r_reg_n_0_[1]\,
      O => \samp_cnt_r[4]_i_4_n_0\
    );
\samp_cnt_r[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pi_wait_r_reg_n_0_[0]\,
      I1 => \pi_wait_r_reg_n_0_[3]\,
      I2 => \pi_wait_r_reg_n_0_[2]\,
      I3 => \pi_wait_r_reg_n_0_[1]\,
      O => \samp_cnt_r[4]_i_5_n_0\
    );
\samp_cnt_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDCCDDCCC8CC88"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \samp_cnt_r_reg_n_0_[5]\,
      I2 => \^out\(0),
      I3 => sm_r(0),
      I4 => \^out\(1),
      I5 => \samp_cnt_r[5]_i_2_n_0\,
      O => \samp_cnt_r[5]_i_1_n_0\
    );
\samp_cnt_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8C8F808"
    )
        port map (
      I0 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I1 => \samp_cnt_r_reg_n_0_[5]\,
      I2 => \^out\(0),
      I3 => \samp_cnt_r[5]_i_3_n_0\,
      I4 => \samps_match_r[5]_i_4_n_0\,
      I5 => \^out\(1),
      O => \samp_cnt_r[5]_i_2_n_0\
    );
\samp_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \samp_cnt_r_reg_n_0_[5]\,
      I1 => \samp_cnt_r_reg_n_0_[2]\,
      I2 => \samp_cnt_r_reg_n_0_[1]\,
      I3 => \samp_cnt_r_reg_n_0_[0]\,
      I4 => \samp_cnt_r_reg_n_0_[3]\,
      I5 => \samp_cnt_r_reg_n_0_[4]\,
      O => \samp_cnt_r[5]_i_3_n_0\
    );
\samp_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \samp_cnt_r[0]_i_1_n_0\,
      Q => \samp_cnt_r_reg_n_0_[0]\,
      R => '0'
    );
\samp_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \samp_cnt_r[1]_i_1_n_0\,
      Q => \samp_cnt_r_reg_n_0_[1]\,
      R => '0'
    );
\samp_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \samp_cnt_r[2]_i_1_n_0\,
      Q => \samp_cnt_r_reg_n_0_[2]\,
      R => '0'
    );
\samp_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \samp_cnt_r[3]_i_1_n_0\,
      Q => \samp_cnt_r_reg_n_0_[3]\,
      R => '0'
    );
\samp_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \samp_cnt_r[4]_i_1_n_0\,
      Q => \samp_cnt_r_reg_n_0_[4]\,
      R => '0'
    );
\samp_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \samp_cnt_r[5]_i_1_n_0\,
      Q => \samp_cnt_r_reg_n_0_[5]\,
      R => '0'
    );
samp_result_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => samp_result_r_i_2_n_0,
      I1 => \^samp_result_r_reg_0\,
      I2 => \samps_match_r_reg_n_0_[5]\,
      I3 => \samps_match_r_reg_n_0_[4]\,
      O => samp_result_ns
    );
samp_result_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \samps_match_r_reg_n_0_[5]\,
      I1 => \samps_match_r_reg_n_0_[0]\,
      I2 => \samps_match_r_reg_n_0_[2]\,
      I3 => \samps_match_r_reg_n_0_[1]\,
      I4 => \samps_match_r_reg_n_0_[4]\,
      I5 => \samps_match_r_reg_n_0_[3]\,
      O => samp_result_r_i_2_n_0
    );
samp_result_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => samp_result_ns,
      Q => \^samp_result_r\,
      R => '0'
    );
\samps_match_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \samps_match_r_reg_n_0_[0]\,
      I1 => \samps_match_r[4]_i_2_n_0\,
      O => \samps_match_r[0]_i_1_n_0\
    );
\samps_match_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \samps_match_r[4]_i_2_n_0\,
      I1 => \samps_match_r_reg_n_0_[0]\,
      I2 => \samps_match_r_reg_n_0_[1]\,
      O => \samps_match_r[1]_i_1_n_0\
    );
\samps_match_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \samps_match_r_reg_n_0_[2]\,
      I1 => \samps_match_r[4]_i_2_n_0\,
      I2 => \samps_match_r_reg_n_0_[0]\,
      I3 => \samps_match_r_reg_n_0_[1]\,
      O => \samps_match_r[2]_i_1_n_0\
    );
\samps_match_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \samps_match_r_reg_n_0_[3]\,
      I1 => \samps_match_r_reg_n_0_[1]\,
      I2 => \samps_match_r_reg_n_0_[0]\,
      I3 => \samps_match_r[4]_i_2_n_0\,
      I4 => \samps_match_r_reg_n_0_[2]\,
      O => \samps_match_r[3]_i_1_n_0\
    );
\samps_match_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \samps_match_r_reg_n_0_[4]\,
      I1 => \samps_match_r_reg_n_0_[2]\,
      I2 => \samps_match_r[4]_i_2_n_0\,
      I3 => \samps_match_r_reg_n_0_[0]\,
      I4 => \samps_match_r_reg_n_0_[1]\,
      I5 => \samps_match_r_reg_n_0_[3]\,
      O => \samps_match_r[4]_i_1_n_0\
    );
\samps_match_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF7FFF7FFF"
    )
        port map (
      I0 => \iserdes_comp_r_reg_n_0_[0]\,
      I1 => \iserdes_comp_r_reg_n_0_[1]\,
      I2 => \iserdes_comp_r_reg_n_0_[2]\,
      I3 => \iserdes_comp_r_reg_n_0_[3]\,
      I4 => \^cmplx_accum_r\,
      I5 => cmplx_rdcal_start,
      O => \samps_match_r[4]_i_2_n_0\
    );
\samps_match_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000405"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => sm_r(0),
      I3 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I4 => \^stg2_2_zero_r_reg_1\,
      O => \samps_match_r[5]_i_1_n_0\
    );
\samps_match_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000460057"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \samps_match_r[5]_i_4_n_0\,
      I3 => sm_r(0),
      I4 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \samps_match_r[5]_i_2_n_0\
    );
\samps_match_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \samps_match_r_reg_n_0_[5]\,
      I1 => \samps_match_r[5]_i_5_n_0\,
      I2 => \samps_match_r_reg_n_0_[4]\,
      I3 => \samps_match_r_reg_n_0_[3]\,
      O => \samps_match_r[5]_i_3_n_0\
    );
\samps_match_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFFF"
    )
        port map (
      I0 => \^cmplx_loop_done_r\,
      I1 => cmplx_rdcal_start,
      I2 => \pi_wait_r_reg_n_0_[0]\,
      I3 => \samps_match_r[5]_i_6_n_0\,
      I4 => sm_wait_idle,
      O => \samps_match_r[5]_i_4_n_0\
    );
\samps_match_r[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \samps_match_r_reg_n_0_[2]\,
      I1 => \samps_match_r[4]_i_2_n_0\,
      I2 => \samps_match_r_reg_n_0_[0]\,
      I3 => \samps_match_r_reg_n_0_[1]\,
      O => \samps_match_r[5]_i_5_n_0\
    );
\samps_match_r[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \pi_wait_r_reg_n_0_[1]\,
      I1 => \pi_wait_r_reg_n_0_[2]\,
      I2 => \pi_wait_r_reg_n_0_[3]\,
      O => \samps_match_r[5]_i_6_n_0\
    );
\samps_match_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[0]_i_1_n_0\,
      Q => \samps_match_r_reg_n_0_[0]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\samps_match_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[1]_i_1_n_0\,
      Q => \samps_match_r_reg_n_0_[1]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\samps_match_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[2]_i_1_n_0\,
      Q => \samps_match_r_reg_n_0_[2]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\samps_match_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[3]_i_1_n_0\,
      Q => \samps_match_r_reg_n_0_[3]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\samps_match_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[4]_i_1_n_0\,
      Q => \samps_match_r_reg_n_0_[4]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\samps_match_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[5]_i_3_n_0\,
      Q => \samps_match_r_reg_n_0_[5]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\seq_sm_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80A20000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \seq_sm_r_reg_n_0_[1]\,
      I2 => \seq_sm_r[0]_i_2_n_0\,
      I3 => \seq_sm_r[0]_i_3_n_0\,
      I4 => \seq_sm_r[1]_i_3_n_0\,
      I5 => \seq_sm_r_reg_n_0_[0]\,
      O => \seq_sm_r[0]_i_1_n_0\
    );
\seq_sm_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => min_eye_r,
      I1 => \samps_match_r_reg_n_0_[4]\,
      I2 => \samps_match_r_reg_n_0_[5]\,
      O => \seq_sm_r[0]_i_2_n_0\
    );
\seq_sm_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F7FFF7F7F7"
    )
        port map (
      I0 => \samps_match_r_reg_n_0_[5]\,
      I1 => \samps_match_r_reg_n_0_[4]\,
      I2 => \^samp_result_r_reg_0\,
      I3 => dlyval_r(4),
      I4 => dlyval_r(3),
      I5 => \match_out_r[4]_i_6_n_0\,
      O => \seq_sm_r[0]_i_3_n_0\
    );
\seq_sm_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \seq_sm_r[1]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => cmplx_rdcal_start,
      I3 => \seq_sm_r[1]_i_3_n_0\,
      I4 => \seq_sm_r_reg_n_0_[1]\,
      O => \seq_sm_r[1]_i_1_n_0\
    );
\seq_sm_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F04444FF00"
    )
        port map (
      I0 => \seq_sm_r[1]_i_4_n_0\,
      I1 => min_eye_r,
      I2 => dlyval_r_zero_r,
      I3 => \seq_sm_r[0]_i_3_n_0\,
      I4 => \seq_sm_r_reg_n_0_[1]\,
      I5 => \seq_sm_r_reg_n_0_[0]\,
      O => \seq_sm_r[1]_i_2_n_0\
    );
\seq_sm_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00AB"
    )
        port map (
      I0 => \seq_sm_r[1]_i_5_n_0\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \seq_sm_r[1]_i_6_n_0\,
      I3 => \^simp_min_eye_r_reg[0]_0\,
      I4 => \^match_out_r_reg[4]_0\,
      I5 => \^stg2_2_zero_r_reg_1\,
      O => \seq_sm_r[1]_i_3_n_0\
    );
\seq_sm_r[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \samps_match_r_reg_n_0_[5]\,
      I1 => \samps_match_r_reg_n_0_[4]\,
      O => \seq_sm_r[1]_i_4_n_0\
    );
\seq_sm_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004040F0FF0000"
    )
        port map (
      I0 => \seq_sm_r[1]_i_4_n_0\,
      I1 => \sm_wait_r[1]_i_7_n_0\,
      I2 => min_eye_r,
      I3 => \^samp_result_r\,
      I4 => \seq_sm_r_reg_n_0_[0]\,
      I5 => \seq_sm_r_reg_n_0_[1]\,
      O => \seq_sm_r[1]_i_5_n_0\
    );
\seq_sm_r[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[1]\,
      I1 => dlyval_r_zero_r,
      I2 => \seq_sm_r[0]_i_3_n_0\,
      O => \seq_sm_r[1]_i_6_n_0\
    );
\seq_sm_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_sm_r[0]_i_1_n_0\,
      Q => \seq_sm_r_reg_n_0_[0]\,
      R => '0'
    );
\seq_sm_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \seq_sm_r[1]_i_1_n_0\,
      Q => \seq_sm_r_reg_n_0_[1]\,
      R => '0'
    );
\simp_min_eye_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F440FFF00440000"
    )
        port map (
      I0 => \^simp_min_eye_r_reg[0]_0\,
      I1 => \simp_min_eye_r[0]_i_2_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__4\,
      I3 => \^stg2_2_zero_r_reg_1\,
      I4 => \simp_min_eye_r[0]_i_3_n_0\,
      I5 => \simp_min_eye_r_reg_n_0_[0]\,
      O => \simp_min_eye_r[0]_i_1_n_0\
    );
\simp_min_eye_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \simp_min_eye_r[3]_i_5_n_0\,
      I1 => \simp_min_eye_r[3]_i_4_n_0\,
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => \^rd_data_lane_r_reg[27]_0\(0),
      O => \simp_min_eye_r[0]_i_2_n_0\
    );
\simp_min_eye_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FF40FF40FF40"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => \simp_min_eye_r[0]_i_2_n_0\,
      I2 => \^out\(1),
      I3 => \rstdiv0_sync_r1_reg_rep__4\,
      I4 => cmplx_rdcal_start_r_reg,
      I5 => \simp_min_eye_r[0]_i_5_n_0\,
      O => \simp_min_eye_r[0]_i_3_n_0\
    );
\simp_min_eye_r[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => next_lane_r(1),
      I1 => next_lane_r(0),
      O => \simp_min_eye_r[0]_i_5_n_0\
    );
\simp_min_eye_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F440FFF00440000"
    )
        port map (
      I0 => \^simp_min_eye_r_reg[0]_0\,
      I1 => \simp_min_eye_r[1]_i_2_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__4\,
      I3 => \^stg2_2_zero_r_reg_1\,
      I4 => \simp_min_eye_r[1]_i_3_n_0\,
      I5 => \simp_min_eye_r_reg_n_0_[1]\,
      O => \simp_min_eye_r[1]_i_1_n_0\
    );
\simp_min_eye_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \simp_min_eye_r[3]_i_5_n_0\,
      I1 => \simp_min_eye_r[3]_i_4_n_0\,
      I2 => \^rd_data_lane_r_reg[27]_0\(0),
      I3 => \^rd_data_lane_r_reg[27]_0\(1),
      O => \simp_min_eye_r[1]_i_2_n_0\
    );
\simp_min_eye_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF40FF40FF45"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => \simp_min_eye_r[1]_i_2_n_0\,
      I2 => \^out\(1),
      I3 => \rstdiv0_sync_r1_reg_rep__4\,
      I4 => \simp_min_eye_r[3]_i_6_n_0\,
      I5 => next_lane_r(1),
      O => \simp_min_eye_r[1]_i_3_n_0\
    );
\simp_min_eye_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F440FFF00440000"
    )
        port map (
      I0 => \^simp_min_eye_r_reg[0]_0\,
      I1 => \simp_min_eye_r[2]_i_2_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__4\,
      I3 => \^stg2_2_zero_r_reg_1\,
      I4 => \simp_min_eye_r[2]_i_3_n_0\,
      I5 => \simp_min_eye_r_reg_n_0_[2]\,
      O => \simp_min_eye_r[2]_i_1_n_0\
    );
\simp_min_eye_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \simp_min_eye_r[3]_i_5_n_0\,
      I1 => \simp_min_eye_r[3]_i_4_n_0\,
      I2 => \^rd_data_lane_r_reg[27]_0\(1),
      I3 => \^rd_data_lane_r_reg[27]_0\(0),
      O => \simp_min_eye_r[2]_i_2_n_0\
    );
\simp_min_eye_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F1F1F1F0E0E0"
    )
        port map (
      I0 => \^out\(0),
      I1 => sm_r(0),
      I2 => \rstdiv0_sync_r1_reg_rep__4\,
      I3 => \simp_min_eye_r[2]_i_2_n_0\,
      I4 => \^out\(1),
      I5 => \simp_min_eye_r[2]_i_4_n_0\,
      O => \simp_min_eye_r[2]_i_3_n_0\
    );
\simp_min_eye_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__4\,
      I1 => next_lane_r(0),
      I2 => next_lane_r(1),
      I3 => cmplx_rdcal_start,
      I4 => \^q\(0),
      O => \simp_min_eye_r[2]_i_4_n_0\
    );
\simp_min_eye_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F440FFF00440000"
    )
        port map (
      I0 => \^simp_min_eye_r_reg[0]_0\,
      I1 => \simp_min_eye_r[3]_i_2_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__4\,
      I3 => \^stg2_2_zero_r_reg_1\,
      I4 => \simp_min_eye_r[3]_i_3_n_0\,
      I5 => \simp_min_eye_r_reg_n_0_[3]\,
      O => \simp_min_eye_r[3]_i_1_n_0\
    );
\simp_min_eye_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \simp_min_eye_r[3]_i_4_n_0\,
      I1 => \^rd_data_lane_r_reg[27]_0\(1),
      I2 => \^rd_data_lane_r_reg[27]_0\(0),
      I3 => \simp_min_eye_r[3]_i_5_n_0\,
      O => \simp_min_eye_r[3]_i_2_n_0\
    );
\simp_min_eye_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF45FF40FF40"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I1 => \simp_min_eye_r[3]_i_2_n_0\,
      I2 => \^out\(1),
      I3 => \rstdiv0_sync_r1_reg_rep__4\,
      I4 => \simp_min_eye_r[3]_i_6_n_0\,
      I5 => next_lane_r(1),
      O => \simp_min_eye_r[3]_i_3_n_0\
    );
\simp_min_eye_r[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => rdlvl_work_lane_r(2),
      I1 => \samps_match_r_reg_n_0_[5]\,
      I2 => \samps_match_r_reg_n_0_[4]\,
      I3 => min_eye_r,
      O => \simp_min_eye_r[3]_i_4_n_0\
    );
\simp_min_eye_r[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => cmplx_rdcal_start,
      I1 => \seq_sm_r_reg_n_0_[1]\,
      I2 => \seq_sm_r_reg_n_0_[0]\,
      I3 => \sm_wait_r[1]_i_7_n_0\,
      O => \simp_min_eye_r[3]_i_5_n_0\
    );
\simp_min_eye_r[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => next_lane_r(0),
      I1 => \^q\(0),
      I2 => cmplx_rdcal_start,
      O => \simp_min_eye_r[3]_i_6_n_0\
    );
\simp_min_eye_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \simp_min_eye_r[0]_i_1_n_0\,
      Q => \simp_min_eye_r_reg_n_0_[0]\,
      R => '0'
    );
\simp_min_eye_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \simp_min_eye_r[1]_i_1_n_0\,
      Q => \simp_min_eye_r_reg_n_0_[1]\,
      R => '0'
    );
\simp_min_eye_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \simp_min_eye_r[2]_i_1_n_0\,
      Q => \simp_min_eye_r_reg_n_0_[2]\,
      R => '0'
    );
\simp_min_eye_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \simp_min_eye_r[3]_i_1_n_0\,
      Q => \simp_min_eye_r_reg_n_0_[3]\,
      R => '0'
    );
\sm_wait_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10001000FEEEFEFF"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \sm_wait_r[1]_i_2_n_0\,
      I2 => \sm_wait_r[0]_i_2_n_0\,
      I3 => \^out\(1),
      I4 => rdlvl_pi_stg2_f_incdec_ns4_out,
      I5 => \sm_wait_r[0]_i_3_n_0\,
      O => \sm_wait_r[0]_i_1_n_0\
    );
\sm_wait_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300074747474"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \^out\(0),
      I2 => \sm_wait_r[1]_i_6_n_0\,
      I3 => \seq_sm_r_reg_n_0_[1]\,
      I4 => \sm_wait_r[1]_i_7_n_0\,
      I5 => \sm_wait_r[0]_i_3_n_0\,
      O => \sm_wait_r[0]_i_2_n_0\
    );
\sm_wait_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA00A2"
    )
        port map (
      I0 => sm_wait_r(0),
      I1 => \sm_wait_r[4]_i_7_n_0\,
      I2 => \^simp_min_eye_r_reg[0]_0\,
      I3 => \^match_out_r_reg[4]_0\,
      I4 => \^stg2_2_zero_r_reg_1\,
      I5 => pi_fine_enable,
      O => \sm_wait_r[0]_i_3_n_0\
    );
\sm_wait_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE1000FEFF1000"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \sm_wait_r[1]_i_2_n_0\,
      I2 => \sm_wait_r[1]_i_3_n_0\,
      I3 => \^out\(1),
      I4 => \sm_wait_r[1]_i_4_n_0\,
      I5 => rdlvl_pi_stg2_f_incdec_ns4_out,
      O => \sm_wait_r[1]_i_1_n_0\
    );
\sm_wait_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => sm_r(0),
      O => \sm_wait_r[1]_i_2_n_0\
    );
\sm_wait_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7703770347037703"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \^out\(0),
      I2 => \sm_wait_r[1]_i_6_n_0\,
      I3 => \sm_wait_r[1]_i_4_n_0\,
      I4 => \seq_sm_r_reg_n_0_[1]\,
      I5 => \sm_wait_r[1]_i_7_n_0\,
      O => \sm_wait_r[1]_i_3_n_0\
    );
\sm_wait_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F10000000000F1"
    )
        port map (
      I0 => \sm_wait_r[1]_i_8_n_0\,
      I1 => \^match_out_r_reg[4]_0\,
      I2 => \^stg2_2_zero_r_reg_1\,
      I3 => pi_fine_enable,
      I4 => sm_wait_r(0),
      I5 => sm_wait_r(1),
      O => \sm_wait_r[1]_i_4_n_0\
    );
\sm_wait_r[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \^stg2_2_zero_r\,
      I1 => next_lane_r(1),
      I2 => next_lane_r(0),
      I3 => \^q\(0),
      O => rdlvl_pi_stg2_f_incdec_ns4_out
    );
\sm_wait_r[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[0]\,
      I1 => \seq_sm_r_reg_n_0_[1]\,
      I2 => \sm_wait_r[1]_i_7_n_0\,
      I3 => \^samp_result_r\,
      O => \sm_wait_r[1]_i_6_n_0\
    );
\sm_wait_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pi_counter_read_val_r(5),
      I1 => pi_counter_read_val_r(2),
      I2 => pi_counter_read_val_r(4),
      I3 => pi_counter_read_val_r(0),
      I4 => pi_counter_read_val_r(1),
      I5 => pi_counter_read_val_r(3),
      O => \sm_wait_r[1]_i_7_n_0\
    );
\sm_wait_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045554500"
    )
        port map (
      I0 => \seq_sm_r_reg_n_0_[1]\,
      I1 => min_eye_r,
      I2 => \^samp_result_r\,
      I3 => \seq_sm_r_reg_n_0_[0]\,
      I4 => \seq_sm_r[0]_i_3_n_0\,
      I5 => \^simp_min_eye_r_reg[0]_0\,
      O => \sm_wait_r[1]_i_8_n_0\
    );
\sm_wait_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCDCCCC88C8"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \sm_wait_r[2]_i_2_n_0\,
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => sm_r(0),
      I5 => \sm_wait_r[2]_i_3_n_0\,
      O => \sm_wait_r[2]_i_1_n_0\
    );
\sm_wait_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF0D"
    )
        port map (
      I0 => \sm_wait_r[4]_i_7_n_0\,
      I1 => \^simp_min_eye_r_reg[0]_0\,
      I2 => \^match_out_r_reg[4]_0\,
      I3 => \^stg2_2_zero_r_reg_1\,
      I4 => pi_fine_enable,
      I5 => \sm_wait_r[2]_i_4_n_0\,
      O => \sm_wait_r[2]_i_2_n_0\
    );
\sm_wait_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700000047FF0000"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \^out\(0),
      I2 => \sm_wait_r[4]_i_9_n_0\,
      I3 => \^out\(1),
      I4 => \sm_wait_r[2]_i_2_n_0\,
      I5 => rdlvl_pi_stg2_f_incdec_ns4_out,
      O => \sm_wait_r[2]_i_3_n_0\
    );
\sm_wait_r[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sm_wait_r(2),
      I1 => sm_wait_r(0),
      I2 => sm_wait_r(1),
      O => \sm_wait_r[2]_i_4_n_0\
    );
\sm_wait_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCDCCCC88C8"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \sm_wait_r[3]_i_2_n_0\,
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => sm_r(0),
      I5 => \sm_wait_r[3]_i_3_n_0\,
      O => \sm_wait_r[3]_i_1_n_0\
    );
\sm_wait_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA00A2"
    )
        port map (
      I0 => \sm_wait_r[3]_i_4_n_0\,
      I1 => \sm_wait_r[4]_i_7_n_0\,
      I2 => \^simp_min_eye_r_reg[0]_0\,
      I3 => \^match_out_r_reg[4]_0\,
      I4 => \^stg2_2_zero_r_reg_1\,
      I5 => pi_fine_enable,
      O => \sm_wait_r[3]_i_2_n_0\
    );
\sm_wait_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCFFF88FF8800"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \^out\(0),
      I2 => \sm_wait_r[4]_i_9_n_0\,
      I3 => \^out\(1),
      I4 => rdlvl_pi_stg2_f_incdec_ns4_out,
      I5 => \sm_wait_r[3]_i_2_n_0\,
      O => \sm_wait_r[3]_i_3_n_0\
    );
\sm_wait_r[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sm_wait_r(3),
      I1 => sm_wait_r(1),
      I2 => sm_wait_r(0),
      I3 => sm_wait_r(2),
      O => \sm_wait_r[3]_i_4_n_0\
    );
\sm_wait_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCDCCCC88C8"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \sm_wait_r[4]_i_3_n_0\,
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => sm_r(0),
      I5 => \sm_wait_r[4]_i_4_n_0\,
      O => \sm_wait_r[4]_i_1_n_0\
    );
\sm_wait_r[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sm_wait_r(4),
      I1 => sm_wait_r(3),
      I2 => sm_wait_r(2),
      I3 => sm_wait_r(1),
      I4 => sm_wait_r(0),
      O => \sm_wait_r[4]_i_10_n_0\
    );
\sm_wait_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333773733332232"
    )
        port map (
      I0 => \^stg2_2_zero_r_reg_1\,
      I1 => \sm_wait_r[4]_i_5_n_0\,
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => sm_r(0),
      I5 => \sm_wait_r[4]_i_6_n_0\,
      O => \sm_wait_r[4]_i_2_n_0\
    );
\sm_wait_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F2FFFFFFFF"
    )
        port map (
      I0 => \sm_wait_r[4]_i_7_n_0\,
      I1 => \^simp_min_eye_r_reg[0]_0\,
      I2 => \^match_out_r_reg[4]_0\,
      I3 => \^stg2_2_zero_r_reg_1\,
      I4 => pi_fine_enable,
      I5 => sm_wait_idle,
      O => \sm_wait_r[4]_i_3_n_0\
    );
\sm_wait_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FFFFFFB800"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \^out\(0),
      I2 => \sm_wait_r[4]_i_9_n_0\,
      I3 => \^out\(1),
      I4 => \sm_wait_r[4]_i_3_n_0\,
      I5 => rdlvl_pi_stg2_f_incdec_ns4_out,
      O => \sm_wait_r[4]_i_4_n_0\
    );
\sm_wait_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF0D"
    )
        port map (
      I0 => \sm_wait_r[4]_i_7_n_0\,
      I1 => \^simp_min_eye_r_reg[0]_0\,
      I2 => \^match_out_r_reg[4]_0\,
      I3 => \^stg2_2_zero_r_reg_1\,
      I4 => pi_fine_enable,
      I5 => \sm_wait_r[4]_i_10_n_0\,
      O => \sm_wait_r[4]_i_5_n_0\
    );
\sm_wait_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000470047FF"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \^out\(0),
      I2 => \sm_wait_r[4]_i_9_n_0\,
      I3 => \^out\(1),
      I4 => rdlvl_pi_stg2_f_incdec_ns4_out,
      I5 => \sm_wait_r[4]_i_5_n_0\,
      O => \sm_wait_r[4]_i_6_n_0\
    );
\sm_wait_r[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE2E"
    )
        port map (
      I0 => \seq_sm_r[0]_i_3_n_0\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \^samp_result_r\,
      I3 => min_eye_r,
      I4 => \seq_sm_r_reg_n_0_[1]\,
      O => \sm_wait_r[4]_i_7_n_0\
    );
\sm_wait_r[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^rdlvl_pi_stg2_f_incdec_ns0\,
      I1 => next_lane_r(1),
      I2 => next_lane_r(0),
      I3 => \^q\(0),
      O => \sm_wait_r[4]_i_8_n_0\
    );
\sm_wait_r[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F00"
    )
        port map (
      I0 => \^samp_result_r\,
      I1 => \seq_sm_r_reg_n_0_[0]\,
      I2 => \sm_wait_r[1]_i_7_n_0\,
      I3 => \seq_sm_r_reg_n_0_[1]\,
      O => \sm_wait_r[4]_i_9_n_0\
    );
\sm_wait_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_wait_r[4]_i_1_n_0\,
      D => \sm_wait_r[0]_i_1_n_0\,
      Q => sm_wait_r(0),
      R => '0'
    );
\sm_wait_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_wait_r[4]_i_1_n_0\,
      D => \sm_wait_r[1]_i_1_n_0\,
      Q => sm_wait_r(1),
      R => '0'
    );
\sm_wait_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_wait_r[4]_i_1_n_0\,
      D => \sm_wait_r[2]_i_1_n_0\,
      Q => sm_wait_r(2),
      R => '0'
    );
\sm_wait_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_wait_r[4]_i_1_n_0\,
      D => \sm_wait_r[3]_i_1_n_0\,
      Q => sm_wait_r(3),
      R => '0'
    );
\sm_wait_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \sm_wait_r[4]_i_1_n_0\,
      D => \sm_wait_r[4]_i_2_n_0\,
      Q => sm_wait_r(4),
      R => '0'
    );
stg2_2_zero_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sm_wait_idle,
      I1 => \pi_wait_r_reg_n_0_[1]\,
      I2 => \pi_wait_r_reg_n_0_[2]\,
      I3 => \pi_wait_r_reg_n_0_[3]\,
      I4 => \pi_wait_r_reg_n_0_[0]\,
      O => \^rdlvl_pi_stg2_f_incdec_ns0\
    );
stg2_2_zero_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008300800080008"
    )
        port map (
      I0 => sm_wait_idle,
      I1 => sm_r(0),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => \rdlvl_work_lane_r[1]_i_2_n_0\,
      I5 => \^rdlvl_pi_stg2_f_incdec_ns0\,
      O => stg2_2_zero_r_reg_2
    );
stg2_2_zero_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_sm_r_reg[2]_1\,
      Q => \^stg2_2_zero_r\,
      S => \^stg2_2_zero_r_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align is
  port (
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_rd_data0[77]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[79]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rd_data0 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \rd_r_ptr_reg_rep[3]_0\ : out STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_1\ : out STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_2\ : out STD_LOGIC;
    \mem_lat_inst[0].rd1_vld_reg[0]\ : out STD_LOGIC;
    \mem_lat_inst[0].rd0_vld_reg[0]\ : out STD_LOGIC;
    \mem_lat_inst[0].rd1_bslip_vld_reg[0]\ : out STD_LOGIC;
    \mem_lat_inst[0].fd1_vld_reg[0]\ : out STD_LOGIC;
    \mem_lat_inst[0].fd0_vld_reg[0]\ : out STD_LOGIC;
    \mem_lat_inst[0].fd1_bslip_vld_reg[0]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    phy_din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    rst_stg2_r_reg : in STD_LOGIC;
    max_lat_done_r : in STD_LOGIC;
    \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]\ : in STD_LOGIC;
    \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]\ : in STD_LOGIC;
    \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]\ : in STD_LOGIC;
    \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align : entity is "mig_7series_v4_0_qdr_rld_phy_read_data_align";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align is
  signal \^doa\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dob\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^app_rd_data0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^app_rd_data0[77]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^app_rd_data0[79]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_lat_inst[0].fd0_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].fd1_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd0_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd1_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_r_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_r_ptr_rep[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[3]_i_1__2_n_0\ : STD_LOGIC;
  signal NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_lat_inst[0].fd0_vld[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].fd1_bslip_vld[0]_i_1\ : label is "soft_lutpair221";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of memory_fd0_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd0_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd1_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd1_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd0_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd0_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd1_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd1_1_reg_0_15_0_4 : label is "";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[0]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[0]_i_1__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[0]_i_2__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[1]_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[2]_i_1__2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[3]_i_1__2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_1\ : label is "soft_lutpair223";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "wr_ptr_fanout";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "wr_ptr_fanout";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "wr_ptr_fanout";
  attribute syn_maxfan of \wr_ptr_reg[3]\ : label is "wr_ptr_fanout";
begin
  DOA(1 downto 0) <= \^doa\(1 downto 0);
  DOB(1 downto 0) <= \^dob\(1 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  app_rd_data0(27 downto 0) <= \^app_rd_data0\(27 downto 0);
  \app_rd_data0[77]\(1 downto 0) <= \^app_rd_data0[77]\(1 downto 0);
  \app_rd_data0[79]\(1 downto 0) <= \^app_rd_data0[79]\(1 downto 0);
max_lat_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => max_lat_done_r,
      Q => \nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].fd0_vld[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \mem_lat_inst[0].fd0_vld[0]_i_2_n_0\,
      I1 => \^dob\(1),
      I2 => \^app_rd_data0[77]\(1),
      I3 => \^doa\(1),
      I4 => \^app_rd_data0[79]\(1),
      O => \mem_lat_inst[0].fd0_vld_reg[0]\
    );
\mem_lat_inst[0].fd0_vld[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^doa\(0),
      I1 => \^dob\(0),
      I2 => \^app_rd_data0\(18),
      I3 => \^app_rd_data0[79]\(0),
      I4 => \^app_rd_data0[77]\(0),
      O => \mem_lat_inst[0].fd0_vld[0]_i_2_n_0\
    );
\mem_lat_inst[0].fd1_bslip_vld[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[0].fd0_vld[0]_i_2_n_0\,
      I1 => \^dob\(1),
      I2 => \^app_rd_data0[77]\(1),
      I3 => \^doa\(1),
      I4 => \^app_rd_data0[79]\(1),
      O => \mem_lat_inst[0].fd1_bslip_vld_reg[0]\
    );
\mem_lat_inst[0].fd1_vld[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^app_rd_data0\(7),
      I1 => \^app_rd_data0\(8),
      I2 => \^app_rd_data0\(0),
      I3 => \mem_lat_inst[0].fd1_vld[0]_i_2_n_0\,
      O => \mem_lat_inst[0].fd1_vld_reg[0]\
    );
\mem_lat_inst[0].fd1_vld[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^app_rd_data0\(5),
      I1 => \^app_rd_data0\(4),
      I2 => \^app_rd_data0\(1),
      I3 => \^app_rd_data0\(6),
      I4 => \^app_rd_data0\(2),
      I5 => \^app_rd_data0\(3),
      O => \mem_lat_inst[0].fd1_vld[0]_i_2_n_0\
    );
\mem_lat_inst[0].rd0_vld[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \mem_lat_inst[0].rd0_vld[0]_i_2_n_0\,
      I1 => \^app_rd_data0\(26),
      I2 => \^app_rd_data0\(24),
      I3 => \^app_rd_data0\(20),
      I4 => \^app_rd_data0\(19),
      I5 => \^app_rd_data0\(22),
      O => \mem_lat_inst[0].rd0_vld_reg[0]\
    );
\mem_lat_inst[0].rd0_vld[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^app_rd_data0\(25),
      I1 => \^app_rd_data0\(23),
      I2 => \^app_rd_data0\(27),
      I3 => \^app_rd_data0\(21),
      O => \mem_lat_inst[0].rd0_vld[0]_i_2_n_0\
    );
\mem_lat_inst[0].rd1_bslip_vld[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \mem_lat_inst[0].rd0_vld[0]_i_2_n_0\,
      I1 => \^app_rd_data0\(22),
      I2 => \^app_rd_data0\(24),
      I3 => \^app_rd_data0\(19),
      I4 => \^app_rd_data0\(26),
      I5 => \^app_rd_data0\(20),
      O => \mem_lat_inst[0].rd1_bslip_vld_reg[0]\
    );
\mem_lat_inst[0].rd1_vld[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^app_rd_data0\(12),
      I1 => \^app_rd_data0\(15),
      I2 => \^app_rd_data0\(14),
      I3 => \mem_lat_inst[0].rd1_vld[0]_i_2_n_0\,
      O => \mem_lat_inst[0].rd1_vld_reg[0]\
    );
\mem_lat_inst[0].rd1_vld[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^app_rd_data0\(17),
      I1 => \^app_rd_data0\(10),
      I2 => \^app_rd_data0\(13),
      I3 => \^app_rd_data0\(16),
      I4 => \^app_rd_data0\(9),
      I5 => \^app_rd_data0\(11),
      O => \mem_lat_inst[0].rd1_vld[0]_i_2_n_0\
    );
memory_fd0_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^q\(3 downto 0),
      DIA(1) => phy_din(29),
      DIA(0) => phy_din(33),
      DIB(1) => phy_din(17),
      DIB(0) => phy_din(25),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^doa\(1 downto 0),
      DOB(1 downto 0) => \^dob\(1 downto 0),
      DOC(1 downto 0) => NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd0_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^q\(3 downto 0),
      DIA(1) => phy_din(13),
      DIA(0) => phy_din(21),
      DIB(1) => phy_din(5),
      DIB(0) => phy_din(9),
      DIC(1) => '0',
      DIC(0) => phy_din(1),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0[77]\(1 downto 0),
      DOB(1 downto 0) => \^app_rd_data0[79]\(1 downto 0),
      DOC(1) => NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(18),
      DOD(1 downto 0) => NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd1_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^q\(3 downto 0),
      DIA(1) => phy_din(31),
      DIA(0) => phy_din(35),
      DIB(1) => phy_din(19),
      DIB(0) => phy_din(27),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(1 downto 0),
      DOB(1 downto 0) => \^app_rd_data0\(3 downto 2),
      DOC(1 downto 0) => NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd1_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^q\(3 downto 0),
      DIA(1) => phy_din(15),
      DIA(0) => phy_din(23),
      DIB(1) => phy_din(7),
      DIB(0) => phy_din(11),
      DIC(1) => '0',
      DIC(0) => phy_din(3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(5 downto 4),
      DOB(1 downto 0) => \^app_rd_data0\(7 downto 6),
      DOC(1) => NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(8),
      DOD(1 downto 0) => NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd0_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^q\(3 downto 0),
      DIA(1) => phy_din(28),
      DIA(0) => phy_din(32),
      DIB(1) => phy_din(16),
      DIB(0) => phy_din(24),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(20 downto 19),
      DOB(1 downto 0) => \^app_rd_data0\(22 downto 21),
      DOC(1 downto 0) => NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd0_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^q\(3 downto 0),
      DIA(1) => phy_din(12),
      DIA(0) => phy_din(20),
      DIB(1) => phy_din(4),
      DIB(0) => phy_din(8),
      DIC(1) => '0',
      DIC(0) => phy_din(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(24 downto 23),
      DOB(1 downto 0) => \^app_rd_data0\(26 downto 25),
      DOC(1) => NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(27),
      DOD(1 downto 0) => NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd1_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^q\(3 downto 0),
      DIA(1) => phy_din(30),
      DIA(0) => phy_din(34),
      DIB(1) => phy_din(18),
      DIB(0) => phy_din(26),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(10 downto 9),
      DOB(1 downto 0) => \^app_rd_data0\(12 downto 11),
      DOC(1 downto 0) => NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd1_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^q\(3 downto 0),
      DIA(1) => phy_din(14),
      DIA(0) => phy_din(22),
      DIB(1) => phy_din(6),
      DIB(0) => phy_din(10),
      DIC(1) => '0',
      DIC(0) => phy_din(2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(14 downto 13),
      DOB(1 downto 0) => \^app_rd_data0\(16 downto 15),
      DOC(1) => NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(17),
      DOD(1 downto 0) => NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\rd_r_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_r_ptr_rep[0]_i_1_n_0\,
      D => \rd_r_ptr_rep[0]_i_2__2_n_0\,
      Q => rd_r_ptr(0),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_r_ptr_rep[0]_i_1_n_0\,
      D => \rd_r_ptr_rep[1]_i_1__2_n_0\,
      Q => rd_r_ptr(1),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_r_ptr_rep[0]_i_1_n_0\,
      D => \rd_r_ptr_rep[2]_i_1__2_n_0\,
      Q => rd_r_ptr(2),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_r_ptr_rep[0]_i_1_n_0\,
      D => \rd_r_ptr_rep[3]_i_1__2_n_0\,
      Q => rd_r_ptr(3),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_rep[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r\,
      I1 => \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]\,
      O => \rd_r_ptr_rep[0]_i_1_n_0\
    );
\rd_r_ptr_rep[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r\,
      I1 => \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]\,
      O => \rd_r_ptr_reg_rep[3]_0\
    );
\rd_r_ptr_rep[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r\,
      I1 => \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]\,
      O => \rd_r_ptr_reg_rep[3]_1\
    );
\rd_r_ptr_rep[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r\,
      I1 => \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]\,
      O => \rd_r_ptr_reg_rep[3]_2\
    );
\rd_r_ptr_rep[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_r_ptr(0),
      O => \rd_r_ptr_rep[0]_i_2__2_n_0\
    );
\rd_r_ptr_rep[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_r_ptr(0),
      I1 => rd_r_ptr(1),
      O => \rd_r_ptr_rep[1]_i_1__2_n_0\
    );
\rd_r_ptr_rep[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_r_ptr(0),
      I1 => rd_r_ptr(1),
      I2 => rd_r_ptr(2),
      O => \rd_r_ptr_rep[2]_i_1__2_n_0\
    );
\rd_r_ptr_rep[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_r_ptr(1),
      I1 => rd_r_ptr(0),
      I2 => rd_r_ptr(2),
      I3 => rd_r_ptr(3),
      O => \rd_r_ptr_rep[3]_i_1__2_n_0\
    );
\wr_ptr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\wr_ptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\wr_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => p_0_in(2)
    );
\wr_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => p_0_in(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r,
      D => p_0_in(0),
      Q => \^q\(0),
      R => rst_stg2_r_reg
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r,
      D => p_0_in(1),
      Q => \^q\(1),
      R => rst_stg2_r_reg
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r,
      D => p_0_in(2),
      Q => \^q\(2),
      R => rst_stg2_r_reg
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r,
      D => p_0_in(3),
      Q => \^q\(3),
      R => rst_stg2_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_0 is
  port (
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[86]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[88]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rd_data0 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \mem_lat_inst[1].rd1_vld_reg[1]\ : out STD_LOGIC;
    \mem_lat_inst[1].rd0_vld_reg[1]\ : out STD_LOGIC;
    \mem_lat_inst[1].rd1_bslip_vld_reg[1]\ : out STD_LOGIC;
    \mem_lat_inst[1].fd1_vld_reg[1]\ : out STD_LOGIC;
    \mem_lat_inst[1].fd0_vld_reg[1]\ : out STD_LOGIC;
    \mem_lat_inst[1].fd1_bslip_vld_reg[1]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    phy_din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_stg2_r_reg : in STD_LOGIC;
    max_lat_done_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_0 : entity is "mig_7series_v4_0_qdr_rld_phy_read_data_align";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_0;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_0 is
  signal \^doa\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dob\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^app_rd_data0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^app_rd_data0[86]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^app_rd_data0[88]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_lat_inst[1].fd0_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].fd1_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].rd0_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].rd1_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal rd_r_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_r_ptr_rep[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[3]_i_1__1_n_0\ : STD_LOGIC;
  signal NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_lat_inst[1].fd0_vld[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mem_lat_inst[1].fd1_bslip_vld[1]_i_1\ : label is "soft_lutpair227";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of memory_fd0_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd0_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd1_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd1_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd0_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd0_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd1_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd1_1_reg_0_15_0_4 : label is "";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[0]_i_2__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[1]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[2]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[3]_i_1__1\ : label is "soft_lutpair228";
begin
  DOA(1 downto 0) <= \^doa\(1 downto 0);
  DOB(1 downto 0) <= \^dob\(1 downto 0);
  app_rd_data0(27 downto 0) <= \^app_rd_data0\(27 downto 0);
  \app_rd_data0[86]\(1 downto 0) <= \^app_rd_data0[86]\(1 downto 0);
  \app_rd_data0[88]\(1 downto 0) <= \^app_rd_data0[88]\(1 downto 0);
\mem_lat_inst[1].fd0_vld[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \mem_lat_inst[1].fd0_vld[1]_i_2_n_0\,
      I1 => \^dob\(1),
      I2 => \^app_rd_data0[86]\(1),
      I3 => \^doa\(1),
      I4 => \^app_rd_data0[88]\(1),
      O => \mem_lat_inst[1].fd0_vld_reg[1]\
    );
\mem_lat_inst[1].fd0_vld[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^doa\(0),
      I1 => \^dob\(0),
      I2 => \^app_rd_data0\(18),
      I3 => \^app_rd_data0[88]\(0),
      I4 => \^app_rd_data0[86]\(0),
      O => \mem_lat_inst[1].fd0_vld[1]_i_2_n_0\
    );
\mem_lat_inst[1].fd1_bslip_vld[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[1].fd0_vld[1]_i_2_n_0\,
      I1 => \^dob\(1),
      I2 => \^app_rd_data0[86]\(1),
      I3 => \^doa\(1),
      I4 => \^app_rd_data0[88]\(1),
      O => \mem_lat_inst[1].fd1_bslip_vld_reg[1]\
    );
\mem_lat_inst[1].fd1_vld[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^app_rd_data0\(7),
      I1 => \^app_rd_data0\(8),
      I2 => \^app_rd_data0\(0),
      I3 => \mem_lat_inst[1].fd1_vld[1]_i_2_n_0\,
      O => \mem_lat_inst[1].fd1_vld_reg[1]\
    );
\mem_lat_inst[1].fd1_vld[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^app_rd_data0\(5),
      I1 => \^app_rd_data0\(4),
      I2 => \^app_rd_data0\(1),
      I3 => \^app_rd_data0\(6),
      I4 => \^app_rd_data0\(2),
      I5 => \^app_rd_data0\(3),
      O => \mem_lat_inst[1].fd1_vld[1]_i_2_n_0\
    );
\mem_lat_inst[1].rd0_vld[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \mem_lat_inst[1].rd0_vld[1]_i_2_n_0\,
      I1 => \^app_rd_data0\(26),
      I2 => \^app_rd_data0\(24),
      I3 => \^app_rd_data0\(20),
      I4 => \^app_rd_data0\(19),
      I5 => \^app_rd_data0\(22),
      O => \mem_lat_inst[1].rd0_vld_reg[1]\
    );
\mem_lat_inst[1].rd0_vld[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^app_rd_data0\(25),
      I1 => \^app_rd_data0\(23),
      I2 => \^app_rd_data0\(27),
      I3 => \^app_rd_data0\(21),
      O => \mem_lat_inst[1].rd0_vld[1]_i_2_n_0\
    );
\mem_lat_inst[1].rd1_bslip_vld[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \mem_lat_inst[1].rd0_vld[1]_i_2_n_0\,
      I1 => \^app_rd_data0\(22),
      I2 => \^app_rd_data0\(24),
      I3 => \^app_rd_data0\(19),
      I4 => \^app_rd_data0\(26),
      I5 => \^app_rd_data0\(20),
      O => \mem_lat_inst[1].rd1_bslip_vld_reg[1]\
    );
\mem_lat_inst[1].rd1_vld[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^app_rd_data0\(12),
      I1 => \^app_rd_data0\(15),
      I2 => \^app_rd_data0\(14),
      I3 => \mem_lat_inst[1].rd1_vld[1]_i_2_n_0\,
      O => \mem_lat_inst[1].rd1_vld_reg[1]\
    );
\mem_lat_inst[1].rd1_vld[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^app_rd_data0\(17),
      I1 => \^app_rd_data0\(10),
      I2 => \^app_rd_data0\(13),
      I3 => \^app_rd_data0\(16),
      I4 => \^app_rd_data0\(9),
      I5 => \^app_rd_data0\(11),
      O => \mem_lat_inst[1].rd1_vld[1]_i_2_n_0\
    );
memory_fd0_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(29),
      DIA(0) => phy_din(33),
      DIB(1) => phy_din(17),
      DIB(0) => phy_din(25),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^doa\(1 downto 0),
      DOB(1 downto 0) => \^dob\(1 downto 0),
      DOC(1 downto 0) => NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd0_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(13),
      DIA(0) => phy_din(21),
      DIB(1) => phy_din(5),
      DIB(0) => phy_din(9),
      DIC(1) => '0',
      DIC(0) => phy_din(1),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0[86]\(1 downto 0),
      DOB(1 downto 0) => \^app_rd_data0[88]\(1 downto 0),
      DOC(1) => NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(18),
      DOD(1 downto 0) => NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd1_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(31),
      DIA(0) => phy_din(35),
      DIB(1) => phy_din(19),
      DIB(0) => phy_din(27),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(1 downto 0),
      DOB(1 downto 0) => \^app_rd_data0\(3 downto 2),
      DOC(1 downto 0) => NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd1_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(15),
      DIA(0) => phy_din(23),
      DIB(1) => phy_din(7),
      DIB(0) => phy_din(11),
      DIC(1) => '0',
      DIC(0) => phy_din(3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(5 downto 4),
      DOB(1 downto 0) => \^app_rd_data0\(7 downto 6),
      DOC(1) => NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(8),
      DOD(1 downto 0) => NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd0_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(28),
      DIA(0) => phy_din(32),
      DIB(1) => phy_din(16),
      DIB(0) => phy_din(24),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(20 downto 19),
      DOB(1 downto 0) => \^app_rd_data0\(22 downto 21),
      DOC(1 downto 0) => NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd0_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(12),
      DIA(0) => phy_din(20),
      DIB(1) => phy_din(4),
      DIB(0) => phy_din(8),
      DIC(1) => '0',
      DIC(0) => phy_din(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(24 downto 23),
      DOB(1 downto 0) => \^app_rd_data0\(26 downto 25),
      DOC(1) => NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(27),
      DOD(1 downto 0) => NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd1_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(30),
      DIA(0) => phy_din(34),
      DIB(1) => phy_din(18),
      DIB(0) => phy_din(26),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(10 downto 9),
      DOB(1 downto 0) => \^app_rd_data0\(12 downto 11),
      DOC(1 downto 0) => NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd1_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(14),
      DIA(0) => phy_din(22),
      DIB(1) => phy_din(6),
      DIB(0) => phy_din(10),
      DIC(1) => '0',
      DIC(0) => phy_din(2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(14 downto 13),
      DOB(1 downto 0) => \^app_rd_data0\(16 downto 15),
      DOC(1) => NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(17),
      DOD(1 downto 0) => NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\rd_r_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[0]_i_2__1_n_0\,
      Q => rd_r_ptr(0),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[1]_i_1__1_n_0\,
      Q => rd_r_ptr(1),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[2]_i_1__1_n_0\,
      Q => rd_r_ptr(2),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[3]_i_1__1_n_0\,
      Q => rd_r_ptr(3),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_rep[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_r_ptr(0),
      O => \rd_r_ptr_rep[0]_i_2__1_n_0\
    );
\rd_r_ptr_rep[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_r_ptr(0),
      I1 => rd_r_ptr(1),
      O => \rd_r_ptr_rep[1]_i_1__1_n_0\
    );
\rd_r_ptr_rep[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_r_ptr(0),
      I1 => rd_r_ptr(1),
      I2 => rd_r_ptr(2),
      O => \rd_r_ptr_rep[2]_i_1__1_n_0\
    );
\rd_r_ptr_rep[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_r_ptr(1),
      I1 => rd_r_ptr(0),
      I2 => rd_r_ptr(2),
      I3 => rd_r_ptr(3),
      O => \rd_r_ptr_rep[3]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_1 is
  port (
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[95]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[97]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rd_data0 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \mem_lat_inst[2].rd1_vld_reg[2]\ : out STD_LOGIC;
    \mem_lat_inst[2].rd0_vld_reg[2]\ : out STD_LOGIC;
    \mem_lat_inst[2].rd1_bslip_vld_reg[2]\ : out STD_LOGIC;
    \mem_lat_inst[2].fd1_vld_reg[2]\ : out STD_LOGIC;
    \mem_lat_inst[2].fd0_vld_reg[2]\ : out STD_LOGIC;
    \mem_lat_inst[2].fd1_bslip_vld_reg[2]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    phy_din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_stg2_r_reg : in STD_LOGIC;
    max_lat_done_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_1 : entity is "mig_7series_v4_0_qdr_rld_phy_read_data_align";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_1;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_1 is
  signal \^doa\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dob\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^app_rd_data0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^app_rd_data0[95]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^app_rd_data0[97]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_lat_inst[2].fd0_vld[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[2].fd1_vld[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[2].rd0_vld[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[2].rd1_vld[2]_i_2_n_0\ : STD_LOGIC;
  signal rd_r_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_r_ptr_rep[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[3]_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_lat_inst[2].fd0_vld[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mem_lat_inst[2].fd1_bslip_vld[2]_i_1\ : label is "soft_lutpair230";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of memory_fd0_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd0_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd1_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd1_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd0_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd0_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd1_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd1_1_reg_0_15_0_4 : label is "";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[0]_i_2__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[1]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[2]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[3]_i_1__0\ : label is "soft_lutpair231";
begin
  DOA(1 downto 0) <= \^doa\(1 downto 0);
  DOB(1 downto 0) <= \^dob\(1 downto 0);
  app_rd_data0(27 downto 0) <= \^app_rd_data0\(27 downto 0);
  \app_rd_data0[95]\(1 downto 0) <= \^app_rd_data0[95]\(1 downto 0);
  \app_rd_data0[97]\(1 downto 0) <= \^app_rd_data0[97]\(1 downto 0);
\mem_lat_inst[2].fd0_vld[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \mem_lat_inst[2].fd0_vld[2]_i_2_n_0\,
      I1 => \^dob\(1),
      I2 => \^app_rd_data0[95]\(1),
      I3 => \^doa\(1),
      I4 => \^app_rd_data0[97]\(1),
      O => \mem_lat_inst[2].fd0_vld_reg[2]\
    );
\mem_lat_inst[2].fd0_vld[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^doa\(0),
      I1 => \^dob\(0),
      I2 => \^app_rd_data0\(18),
      I3 => \^app_rd_data0[97]\(0),
      I4 => \^app_rd_data0[95]\(0),
      O => \mem_lat_inst[2].fd0_vld[2]_i_2_n_0\
    );
\mem_lat_inst[2].fd1_bslip_vld[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[2].fd0_vld[2]_i_2_n_0\,
      I1 => \^dob\(1),
      I2 => \^app_rd_data0[95]\(1),
      I3 => \^doa\(1),
      I4 => \^app_rd_data0[97]\(1),
      O => \mem_lat_inst[2].fd1_bslip_vld_reg[2]\
    );
\mem_lat_inst[2].fd1_vld[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^app_rd_data0\(7),
      I1 => \^app_rd_data0\(8),
      I2 => \^app_rd_data0\(0),
      I3 => \mem_lat_inst[2].fd1_vld[2]_i_2_n_0\,
      O => \mem_lat_inst[2].fd1_vld_reg[2]\
    );
\mem_lat_inst[2].fd1_vld[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^app_rd_data0\(5),
      I1 => \^app_rd_data0\(4),
      I2 => \^app_rd_data0\(1),
      I3 => \^app_rd_data0\(6),
      I4 => \^app_rd_data0\(2),
      I5 => \^app_rd_data0\(3),
      O => \mem_lat_inst[2].fd1_vld[2]_i_2_n_0\
    );
\mem_lat_inst[2].rd0_vld[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \mem_lat_inst[2].rd0_vld[2]_i_2_n_0\,
      I1 => \^app_rd_data0\(26),
      I2 => \^app_rd_data0\(24),
      I3 => \^app_rd_data0\(20),
      I4 => \^app_rd_data0\(19),
      I5 => \^app_rd_data0\(22),
      O => \mem_lat_inst[2].rd0_vld_reg[2]\
    );
\mem_lat_inst[2].rd0_vld[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^app_rd_data0\(25),
      I1 => \^app_rd_data0\(23),
      I2 => \^app_rd_data0\(27),
      I3 => \^app_rd_data0\(21),
      O => \mem_lat_inst[2].rd0_vld[2]_i_2_n_0\
    );
\mem_lat_inst[2].rd1_bslip_vld[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \mem_lat_inst[2].rd0_vld[2]_i_2_n_0\,
      I1 => \^app_rd_data0\(22),
      I2 => \^app_rd_data0\(24),
      I3 => \^app_rd_data0\(19),
      I4 => \^app_rd_data0\(26),
      I5 => \^app_rd_data0\(20),
      O => \mem_lat_inst[2].rd1_bslip_vld_reg[2]\
    );
\mem_lat_inst[2].rd1_vld[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^app_rd_data0\(12),
      I1 => \^app_rd_data0\(15),
      I2 => \^app_rd_data0\(14),
      I3 => \mem_lat_inst[2].rd1_vld[2]_i_2_n_0\,
      O => \mem_lat_inst[2].rd1_vld_reg[2]\
    );
\mem_lat_inst[2].rd1_vld[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^app_rd_data0\(17),
      I1 => \^app_rd_data0\(10),
      I2 => \^app_rd_data0\(13),
      I3 => \^app_rd_data0\(16),
      I4 => \^app_rd_data0\(9),
      I5 => \^app_rd_data0\(11),
      O => \mem_lat_inst[2].rd1_vld[2]_i_2_n_0\
    );
memory_fd0_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(29),
      DIA(0) => phy_din(33),
      DIB(1) => phy_din(21),
      DIB(0) => phy_din(25),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^doa\(1 downto 0),
      DOB(1 downto 0) => \^dob\(1 downto 0),
      DOC(1 downto 0) => NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd0_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(13),
      DIA(0) => phy_din(17),
      DIB(1) => phy_din(5),
      DIB(0) => phy_din(9),
      DIC(1) => '0',
      DIC(0) => phy_din(1),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0[95]\(1 downto 0),
      DOB(1 downto 0) => \^app_rd_data0[97]\(1 downto 0),
      DOC(1) => NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(18),
      DOD(1 downto 0) => NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd1_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(31),
      DIA(0) => phy_din(35),
      DIB(1) => phy_din(23),
      DIB(0) => phy_din(27),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(1 downto 0),
      DOB(1 downto 0) => \^app_rd_data0\(3 downto 2),
      DOC(1 downto 0) => NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd1_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(15),
      DIA(0) => phy_din(19),
      DIB(1) => phy_din(7),
      DIB(0) => phy_din(11),
      DIC(1) => '0',
      DIC(0) => phy_din(3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(5 downto 4),
      DOB(1 downto 0) => \^app_rd_data0\(7 downto 6),
      DOC(1) => NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(8),
      DOD(1 downto 0) => NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd0_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(28),
      DIA(0) => phy_din(32),
      DIB(1) => phy_din(20),
      DIB(0) => phy_din(24),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(20 downto 19),
      DOB(1 downto 0) => \^app_rd_data0\(22 downto 21),
      DOC(1 downto 0) => NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd0_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(12),
      DIA(0) => phy_din(16),
      DIB(1) => phy_din(4),
      DIB(0) => phy_din(8),
      DIC(1) => '0',
      DIC(0) => phy_din(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(24 downto 23),
      DOB(1 downto 0) => \^app_rd_data0\(26 downto 25),
      DOC(1) => NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(27),
      DOD(1 downto 0) => NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd1_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(30),
      DIA(0) => phy_din(34),
      DIB(1) => phy_din(22),
      DIB(0) => phy_din(26),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(10 downto 9),
      DOB(1 downto 0) => \^app_rd_data0\(12 downto 11),
      DOC(1 downto 0) => NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd1_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(14),
      DIA(0) => phy_din(18),
      DIB(1) => phy_din(6),
      DIB(0) => phy_din(10),
      DIC(1) => '0',
      DIC(0) => phy_din(2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(14 downto 13),
      DOB(1 downto 0) => \^app_rd_data0\(16 downto 15),
      DOC(1) => NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(17),
      DOD(1 downto 0) => NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\rd_r_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[0]_i_2__0_n_0\,
      Q => rd_r_ptr(0),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[1]_i_1__0_n_0\,
      Q => rd_r_ptr(1),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[2]_i_1__0_n_0\,
      Q => rd_r_ptr(2),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[3]_i_1__0_n_0\,
      Q => rd_r_ptr(3),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_rep[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_r_ptr(0),
      O => \rd_r_ptr_rep[0]_i_2__0_n_0\
    );
\rd_r_ptr_rep[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_r_ptr(0),
      I1 => rd_r_ptr(1),
      O => \rd_r_ptr_rep[1]_i_1__0_n_0\
    );
\rd_r_ptr_rep[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_r_ptr(0),
      I1 => rd_r_ptr(1),
      I2 => rd_r_ptr(2),
      O => \rd_r_ptr_rep[2]_i_1__0_n_0\
    );
\rd_r_ptr_rep[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_r_ptr(1),
      I1 => rd_r_ptr(0),
      I2 => rd_r_ptr(2),
      I3 => rd_r_ptr(3),
      O => \rd_r_ptr_rep[3]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_2 is
  port (
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[140]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[142]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rd_data0 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \mem_lat_inst[3].rd1_vld_reg[3]\ : out STD_LOGIC;
    \mem_lat_inst[3].rd0_vld_reg[3]\ : out STD_LOGIC;
    \mem_lat_inst[3].rd1_bslip_vld_reg[3]\ : out STD_LOGIC;
    \mem_lat_inst[3].fd1_vld_reg[3]\ : out STD_LOGIC;
    \mem_lat_inst[3].fd0_vld_reg[3]\ : out STD_LOGIC;
    \mem_lat_inst[3].fd1_bslip_vld_reg[3]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    phy_din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_stg2_r_reg : in STD_LOGIC;
    max_lat_done_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_2 : entity is "mig_7series_v4_0_qdr_rld_phy_read_data_align";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_2;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_2 is
  signal \^doa\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dob\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^app_rd_data0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^app_rd_data0[140]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^app_rd_data0[142]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_lat_inst[3].fd0_vld[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[3].fd1_vld[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[3].rd0_vld[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[3].rd1_vld[3]_i_2_n_0\ : STD_LOGIC;
  signal rd_r_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_r_ptr_rep[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[3]_i_1_n_0\ : STD_LOGIC;
  signal NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_lat_inst[3].fd0_vld[3]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mem_lat_inst[3].fd1_bslip_vld[3]_i_1\ : label is "soft_lutpair233";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of memory_fd0_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd0_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd1_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_fd1_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd0_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd0_1_reg_0_15_0_4 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd1_0_reg_0_15_0_3 : label is "";
  attribute METHODOLOGY_DRC_VIOS of memory_rd1_1_reg_0_15_0_4 : label is "";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[0]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[3]_i_1\ : label is "soft_lutpair234";
begin
  DOA(1 downto 0) <= \^doa\(1 downto 0);
  DOB(1 downto 0) <= \^dob\(1 downto 0);
  app_rd_data0(27 downto 0) <= \^app_rd_data0\(27 downto 0);
  \app_rd_data0[140]\(1 downto 0) <= \^app_rd_data0[140]\(1 downto 0);
  \app_rd_data0[142]\(1 downto 0) <= \^app_rd_data0[142]\(1 downto 0);
\mem_lat_inst[3].fd0_vld[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \mem_lat_inst[3].fd0_vld[3]_i_2_n_0\,
      I1 => \^app_rd_data0\(21),
      I2 => \^app_rd_data0\(23),
      I3 => \^app_rd_data0\(19),
      I4 => \^app_rd_data0\(25),
      O => \mem_lat_inst[3].fd0_vld_reg[3]\
    );
\mem_lat_inst[3].fd0_vld[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^app_rd_data0\(18),
      I1 => \^app_rd_data0\(20),
      I2 => \^app_rd_data0\(26),
      I3 => \^app_rd_data0\(24),
      I4 => \^app_rd_data0\(22),
      O => \mem_lat_inst[3].fd0_vld[3]_i_2_n_0\
    );
\mem_lat_inst[3].fd1_bslip_vld[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[3].fd0_vld[3]_i_2_n_0\,
      I1 => \^app_rd_data0\(21),
      I2 => \^app_rd_data0\(23),
      I3 => \^app_rd_data0\(19),
      I4 => \^app_rd_data0\(25),
      O => \mem_lat_inst[3].fd1_bslip_vld_reg[3]\
    );
\mem_lat_inst[3].fd1_vld[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^app_rd_data0\(7),
      I1 => \^app_rd_data0\(8),
      I2 => \^app_rd_data0\(0),
      I3 => \mem_lat_inst[3].fd1_vld[3]_i_2_n_0\,
      O => \mem_lat_inst[3].fd1_vld_reg[3]\
    );
\mem_lat_inst[3].fd1_vld[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^app_rd_data0\(5),
      I1 => \^app_rd_data0\(4),
      I2 => \^app_rd_data0\(1),
      I3 => \^app_rd_data0\(6),
      I4 => \^app_rd_data0\(2),
      I5 => \^app_rd_data0\(3),
      O => \mem_lat_inst[3].fd1_vld[3]_i_2_n_0\
    );
\mem_lat_inst[3].rd0_vld[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \mem_lat_inst[3].rd0_vld[3]_i_2_n_0\,
      I1 => \^app_rd_data0[142]\(1),
      I2 => \^app_rd_data0[140]\(1),
      I3 => \^doa\(1),
      I4 => \^doa\(0),
      I5 => \^dob\(1),
      O => \mem_lat_inst[3].rd0_vld_reg[3]\
    );
\mem_lat_inst[3].rd0_vld[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^app_rd_data0[142]\(0),
      I1 => \^app_rd_data0[140]\(0),
      I2 => \^app_rd_data0\(27),
      I3 => \^dob\(0),
      O => \mem_lat_inst[3].rd0_vld[3]_i_2_n_0\
    );
\mem_lat_inst[3].rd1_bslip_vld[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \mem_lat_inst[3].rd0_vld[3]_i_2_n_0\,
      I1 => \^dob\(1),
      I2 => \^app_rd_data0[140]\(1),
      I3 => \^doa\(0),
      I4 => \^app_rd_data0[142]\(1),
      I5 => \^doa\(1),
      O => \mem_lat_inst[3].rd1_bslip_vld_reg[3]\
    );
\mem_lat_inst[3].rd1_vld[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^app_rd_data0\(12),
      I1 => \^app_rd_data0\(15),
      I2 => \^app_rd_data0\(14),
      I3 => \mem_lat_inst[3].rd1_vld[3]_i_2_n_0\,
      O => \mem_lat_inst[3].rd1_vld_reg[3]\
    );
\mem_lat_inst[3].rd1_vld[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^app_rd_data0\(17),
      I1 => \^app_rd_data0\(10),
      I2 => \^app_rd_data0\(13),
      I3 => \^app_rd_data0\(16),
      I4 => \^app_rd_data0\(9),
      I5 => \^app_rd_data0\(11),
      O => \mem_lat_inst[3].rd1_vld[3]_i_2_n_0\
    );
memory_fd0_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(29),
      DIA(0) => phy_din(33),
      DIB(1) => phy_din(25),
      DIB(0) => phy_din(21),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(19 downto 18),
      DOB(1 downto 0) => \^app_rd_data0\(21 downto 20),
      DOC(1 downto 0) => NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd0_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(13),
      DIA(0) => phy_din(17),
      DIB(1) => phy_din(5),
      DIB(0) => phy_din(9),
      DIC(1) => '0',
      DIC(0) => phy_din(1),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(23 downto 22),
      DOB(1 downto 0) => \^app_rd_data0\(25 downto 24),
      DOC(1) => NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(26),
      DOD(1 downto 0) => NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd1_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(31),
      DIA(0) => phy_din(35),
      DIB(1) => phy_din(27),
      DIB(0) => phy_din(23),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(1 downto 0),
      DOB(1 downto 0) => \^app_rd_data0\(3 downto 2),
      DOC(1 downto 0) => NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_fd1_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(15),
      DIA(0) => phy_din(19),
      DIB(1) => phy_din(7),
      DIB(0) => phy_din(11),
      DIC(1) => '0',
      DIC(0) => phy_din(3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(5 downto 4),
      DOB(1 downto 0) => \^app_rd_data0\(7 downto 6),
      DOC(1) => NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(8),
      DOD(1 downto 0) => NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd0_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(28),
      DIA(0) => phy_din(32),
      DIB(1) => phy_din(24),
      DIB(0) => phy_din(20),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^doa\(1 downto 0),
      DOB(1 downto 0) => \^dob\(1 downto 0),
      DOC(1 downto 0) => NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd0_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(12),
      DIA(0) => phy_din(16),
      DIB(1) => phy_din(4),
      DIB(0) => phy_din(8),
      DIC(1) => '0',
      DIC(0) => phy_din(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0[140]\(1 downto 0),
      DOB(1 downto 0) => \^app_rd_data0[142]\(1 downto 0),
      DOC(1) => NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(27),
      DOD(1 downto 0) => NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd1_0_reg_0_15_0_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(30),
      DIA(0) => phy_din(34),
      DIB(1) => phy_din(26),
      DIB(0) => phy_din(22),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(10 downto 9),
      DOB(1 downto 0) => \^app_rd_data0\(12 downto 11),
      DOC(1 downto 0) => NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
memory_rd1_1_reg_0_15_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_r_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1) => phy_din(14),
      DIA(0) => phy_din(18),
      DIB(1) => phy_din(6),
      DIB(0) => phy_din(10),
      DIC(1) => '0',
      DIC(0) => phy_din(2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^app_rd_data0\(14 downto 13),
      DOB(1 downto 0) => \^app_rd_data0\(16 downto 15),
      DOC(1) => NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => \^app_rd_data0\(17),
      DOD(1 downto 0) => NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\rd_r_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[0]_i_2_n_0\,
      Q => rd_r_ptr(0),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[1]_i_1_n_0\,
      Q => rd_r_ptr(1),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[2]_i_1_n_0\,
      Q => rd_r_ptr(2),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_lat_done_r_reg,
      D => \rd_r_ptr_rep[3]_i_1_n_0\,
      Q => rd_r_ptr(3),
      R => rst_stg2_r_reg
    );
\rd_r_ptr_rep[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_r_ptr(0),
      O => \rd_r_ptr_rep[0]_i_2_n_0\
    );
\rd_r_ptr_rep[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_r_ptr(0),
      I1 => rd_r_ptr(1),
      O => \rd_r_ptr_rep[1]_i_1_n_0\
    );
\rd_r_ptr_rep[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_r_ptr(0),
      I1 => rd_r_ptr(1),
      I2 => rd_r_ptr(2),
      O => \rd_r_ptr_rep[2]_i_1_n_0\
    );
\rd_r_ptr_rep[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_r_ptr(1),
      I1 => rd_r_ptr(0),
      I2 => rd_r_ptr(2),
      I3 => rd_r_ptr(3),
      O => \rd_r_ptr_rep[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_stage2_cal is
  port (
    clkdiv_phase_cal_done_5r : out STD_LOGIC;
    max_lat_done : out STD_LOGIC;
    max_lat_done_r : out STD_LOGIC;
    lat_adj_done6_in : out STD_LOGIC;
    lat_adj_done4_in : out STD_LOGIC;
    lat_adj_done2_in : out STD_LOGIC;
    \adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0\ : out STD_LOGIC;
    \gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\ : out STD_LOGIC;
    \rd_r_ptr_reg_rep[0]\ : out STD_LOGIC;
    \rd_r_ptr_reg_rep[3]\ : out STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_0\ : out STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_1\ : out STD_LOGIC;
    \byte_cnt_reg[2]_0\ : out STD_LOGIC;
    pi_edge_adv_r_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cmplx_rd_data_valid : out STD_LOGIC;
    cmplx_rd_data_valid_r_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \byte_sel_cnt_reg[2]\ : out STD_LOGIC;
    \byte_sel_cnt_reg[2]_0\ : out STD_LOGIC;
    \calib_sel_reg[1]\ : out STD_LOGIC;
    \byte_cnt_reg[2]_1\ : out STD_LOGIC;
    clkdiv_phase_cal_done_reg_0 : out STD_LOGIC;
    clkdiv_phase_cal_done_reg_1 : out STD_LOGIC;
    clkdiv_phase_cal_done_reg_2 : out STD_LOGIC;
    clkdiv_phase_cal_done_reg_3 : out STD_LOGIC;
    pi_edge_adv_reg_0 : out STD_LOGIC;
    \byte_cnt_reg[2]_2\ : out STD_LOGIC;
    pi_edge_adv_reg_1 : out STD_LOGIC;
    inc_byte_cnt_reg_0 : out STD_LOGIC;
    pi_edge_adv0 : out STD_LOGIC;
    \pi_edge_adv_wait_cnt_reg[2]_0\ : out STD_LOGIC;
    cmplx_rd_data_valid_r_reg_0 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cmplx_rd_data_valid_r_reg_1 : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmplx_burst_bytes_r_reg[35]\ : out STD_LOGIC;
    \rd_addr_r_reg[8]\ : out STD_LOGIC;
    \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_stg2_r_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_2\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_3\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_4\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_5\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_6\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_7\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_8\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_9\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_10\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_11\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_12\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_13\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_14\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_15\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_16\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_17\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_18\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_19\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_20\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_21\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_22\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_23\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_24\ : in STD_LOGIC;
    \rd_r_ptr_reg_rep[3]_25\ : in STD_LOGIC;
    \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]_0\ : in STD_LOGIC;
    \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]_0\ : in STD_LOGIC;
    \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]_0\ : in STD_LOGIC;
    \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]_0\ : in STD_LOGIC;
    inc_byte_cnt_reg_1 : in STD_LOGIC;
    clkdiv_phase_cal_done_5r_reg_0 : in STD_LOGIC;
    \data_valid_shftr_r_reg[13]\ : in STD_LOGIC;
    \data_valid_shftr_r_reg[29]\ : in STD_LOGIC;
    wrcal_en : in STD_LOGIC;
    rdlvl_stg1_done_r_reg : in STD_LOGIC;
    init_calib_complete_r_reg_rep : in STD_LOGIC;
    po_delay_done_reg : in STD_LOGIC;
    \byte_sel_cnt_reg[2]_1\ : in STD_LOGIC;
    \pi_lane_r_reg[1]\ : in STD_LOGIC;
    int_rd_cmd_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_stage2_start_r_reg : in STD_LOGIC;
    edge_adv_cal_start_r_reg_0 : in STD_LOGIC;
    app_rd_data0 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_stage2_cal : entity is "mig_7series_v4_0_qdr_rld_phy_read_stage2_cal";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_stage2_cal;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_stage2_cal is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \adj_lat_inst.cal_stage2_done_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \^adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4]\ : STD_LOGIC;
  signal bl4_rd_cmd_int_r_reg_n_0 : STD_LOGIC;
  signal \byte_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \byte_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \byte_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \^byte_cnt_reg[2]_0\ : STD_LOGIC;
  signal \^byte_cnt_reg[2]_1\ : STD_LOGIC;
  signal \^byte_cnt_reg[2]_2\ : STD_LOGIC;
  signal \^byte_sel_cnt_reg[2]_0\ : STD_LOGIC;
  signal cal_stage2_done : STD_LOGIC;
  signal clkdiv_phase_cal_done : STD_LOGIC;
  signal clkdiv_phase_cal_done_2r_reg_r_n_0 : STD_LOGIC;
  signal clkdiv_phase_cal_done_3r_reg_r_n_0 : STD_LOGIC;
  signal \clkdiv_phase_cal_done_3r_reg_srl2___u_mig_7a_0_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r_n_0\ : STD_LOGIC;
  signal clkdiv_phase_cal_done_4r_reg_gate_n_0 : STD_LOGIC;
  signal clkdiv_phase_cal_done_4r_reg_r_n_0 : STD_LOGIC;
  signal clkdiv_phase_cal_done_4r_reg_u_mig_7a_0_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r_n_0 : STD_LOGIC;
  signal \^clkdiv_phase_cal_done_5r\ : STD_LOGIC;
  signal clkdiv_phase_cal_done_i_1_n_0 : STD_LOGIC;
  signal clkdiv_phase_cal_done_r : STD_LOGIC;
  signal \^clkdiv_phase_cal_done_reg_0\ : STD_LOGIC;
  signal \^clkdiv_phase_cal_done_reg_1\ : STD_LOGIC;
  signal \^clkdiv_phase_cal_done_reg_2\ : STD_LOGIC;
  signal \^clkdiv_phase_cal_done_reg_3\ : STD_LOGIC;
  signal \^cmplx_rd_data_valid_r_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal edge_adv_cal_done_i_1_n_0 : STD_LOGIC;
  signal edge_adv_cal_done_i_2_n_0 : STD_LOGIC;
  signal edge_adv_cal_done_i_3_n_0 : STD_LOGIC;
  signal edge_adv_cal_done_i_4_n_0 : STD_LOGIC;
  signal edge_adv_cal_done_i_5_n_0 : STD_LOGIC;
  signal edge_adv_cal_start_r : STD_LOGIC;
  signal edge_adv_cal_start_r_i_1_n_0 : STD_LOGIC;
  signal en_mem_cntr : STD_LOGIC;
  signal en_mem_latency_i_1_n_0 : STD_LOGIC;
  signal en_mem_latency_reg_n_0 : STD_LOGIC;
  signal lat_adj_done : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^lat_adj_done2_in\ : STD_LOGIC;
  signal \^lat_adj_done4_in\ : STD_LOGIC;
  signal \^lat_adj_done6_in\ : STD_LOGIC;
  signal \^max_lat_done\ : STD_LOGIC;
  signal \^max_lat_done_r\ : STD_LOGIC;
  signal \max_lat_inst.max_latency[4]_i_3_n_0\ : STD_LOGIC;
  signal \max_lat_inst.max_latency[4]_i_4_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr_done_i_1_n_0\ : STD_LOGIC;
  signal max_latency : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal max_latency0 : STD_LOGIC;
  signal mem_cntr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mem_cntr1 : STD_LOGIC;
  signal mem_cntr_done : STD_LOGIC;
  signal mem_lat_adj : STD_LOGIC;
  signal \mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_lat_inst[0].fd0_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_lat_inst[0].fd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mem_lat_inst[0].fd1_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_measured_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \mem_lat_inst[0].mem_latency_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mem_lat_inst[0].mem_latency_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd0_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mem_lat_inst[0].rd1_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_lat_inst[1].fd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mem_lat_inst[1].latency_cntr[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_measured_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \mem_lat_inst[1].mem_latency_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \mem_lat_inst[1].mem_latency_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \mem_lat_inst[1].rd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mem_lat_inst[2].fd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mem_lat_inst[2].latency_cntr[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr[2][4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \mem_lat_inst[2].latency_cntr_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_cntr_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \mem_lat_inst[2].latency_measured_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_lat_inst[2].mem_latency_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \mem_lat_inst[2].mem_latency_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \mem_lat_inst[2].mem_latency_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \mem_lat_inst[2].mem_latency_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \mem_lat_inst[2].mem_latency_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \mem_lat_inst[2].rd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mem_lat_inst[3].fd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mem_lat_inst[3].latency_cntr[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \mem_lat_inst[3].latency_cntr_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_cntr_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \mem_lat_inst[3].latency_measured_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_lat_inst[3].mem_latency_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \mem_lat_inst[3].mem_latency_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \mem_lat_inst[3].mem_latency_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \mem_lat_inst[3].mem_latency_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \mem_lat_inst[3].mem_latency_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \mem_lat_inst[3].rd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mem_latency : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in29_in : STD_LOGIC;
  signal p_0_in33_in : STD_LOGIC;
  signal p_0_in37_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal \p_0_out_inferred__28/mem_lat_inst[0].fd0_bslip_vld[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__28/mem_lat_inst[0].fd0_bslip_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__29/mem_lat_inst[1].fd0_bslip_vld[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__29/mem_lat_inst[1].fd0_bslip_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__30/mem_lat_inst[2].fd0_bslip_vld[2]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__30/mem_lat_inst[2].fd0_bslip_vld[2]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__31/mem_lat_inst[3].fd0_bslip_vld[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__31/mem_lat_inst[3].fd0_bslip_vld[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__32/mem_lat_inst[0].rd0_bslip_vld[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__32/mem_lat_inst[0].rd0_bslip_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__33/mem_lat_inst[1].rd0_bslip_vld[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__33/mem_lat_inst[1].rd0_bslip_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__34/mem_lat_inst[2].rd0_bslip_vld[2]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__34/mem_lat_inst[2].rd0_bslip_vld[2]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__35/mem_lat_inst[3].rd0_bslip_vld[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__35/mem_lat_inst[3].rd0_bslip_vld[3]_i_2_n_0\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in30_in : STD_LOGIC;
  signal p_1_in34_in : STD_LOGIC;
  signal p_1_in38_in : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in12_in : STD_LOGIC;
  signal p_2_in17_in : STD_LOGIC;
  signal p_2_in31_in : STD_LOGIC;
  signal p_2_in35_in : STD_LOGIC;
  signal p_2_in39_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in13_in : STD_LOGIC;
  signal p_3_in18_in : STD_LOGIC;
  signal p_3_in32_in : STD_LOGIC;
  signal p_3_in36_in : STD_LOGIC;
  signal p_3_in40_in : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal phase_bslip_vld_0 : STD_LOGIC;
  signal phase_bslip_vld_1 : STD_LOGIC;
  signal phase_bslip_vld_2 : STD_LOGIC;
  signal phase_bslip_vld_3 : STD_LOGIC;
  signal phase_bslip_vld_chk : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pi_edge_adv_wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \^pi_edge_adv_wait_cnt_reg[2]_0\ : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal start_cnt0 : STD_LOGIC;
  signal \start_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \start_cnt_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_latency0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \valid_latency[2]_i_1_n_0\ : STD_LOGIC;
  signal \valid_latency[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_shftr_r_reg[32][0]_srl32_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \addr_shftr_r_reg[32][0]_srl32_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \adj_lat_inst.inc_lat_inst[3].lat_adj_done[3]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \byte_cnt[1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \byte_cnt[2]_i_1\ : label is "soft_lutpair318";
  attribute srl_name : string;
  attribute srl_name of \clkdiv_phase_cal_done_3r_reg_srl2___u_mig_7a_0_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_srl2___u_mig_7a_0_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r ";
  attribute SOFT_HLUTNM of \cmplx_burst_bytes_r[35]_i_24\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of cmplx_rd_data_valid_r_i_7 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].latency_cntr[0][1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].latency_cntr[0][2]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].latency_cntr[0][3]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].latency_cntr[0][4]_i_3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mem_lat_inst[1].latency_cntr[1][2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \mem_lat_inst[1].latency_cntr[1][3]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \mem_lat_inst[1].latency_cntr[1][4]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \mem_lat_inst[1].latency_cntr[1][4]_i_3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \mem_lat_inst[2].latency_cntr[2][2]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \mem_lat_inst[2].latency_cntr[2][3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mem_lat_inst[2].latency_cntr[2][4]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mem_lat_inst[2].latency_cntr[2][4]_i_3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \mem_lat_inst[3].latency_cntr[3][1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mem_lat_inst[3].latency_cntr[3][2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mem_lat_inst[3].latency_cntr[3][3]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mem_lat_inst[3].latency_cntr[3][4]_i_3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of pi_edge_adv_i_2 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \pi_edge_adv_wait_cnt[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \pi_edge_adv_wait_cnt[2]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \pi_edge_adv_wait_cnt[3]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \start_cnt[1]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \start_cnt[2]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \start_cnt[3]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \start_cnt[4]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \valid_latency[1]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \valid_latency[2]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \valid_latency[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \valid_latency[4]_i_2\ : label is "soft_lutpair317";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0\ <= \^adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0\;
  \byte_cnt_reg[2]_0\ <= \^byte_cnt_reg[2]_0\;
  \byte_cnt_reg[2]_1\ <= \^byte_cnt_reg[2]_1\;
  \byte_cnt_reg[2]_2\ <= \^byte_cnt_reg[2]_2\;
  \byte_sel_cnt_reg[2]_0\ <= \^byte_sel_cnt_reg[2]_0\;
  clkdiv_phase_cal_done_5r <= \^clkdiv_phase_cal_done_5r\;
  clkdiv_phase_cal_done_reg_0 <= \^clkdiv_phase_cal_done_reg_0\;
  clkdiv_phase_cal_done_reg_1 <= \^clkdiv_phase_cal_done_reg_1\;
  clkdiv_phase_cal_done_reg_2 <= \^clkdiv_phase_cal_done_reg_2\;
  clkdiv_phase_cal_done_reg_3 <= \^clkdiv_phase_cal_done_reg_3\;
  cmplx_rd_data_valid_r_reg(4 downto 0) <= \^cmplx_rd_data_valid_r_reg\(4 downto 0);
  lat_adj_done2_in <= \^lat_adj_done2_in\;
  lat_adj_done4_in <= \^lat_adj_done4_in\;
  lat_adj_done6_in <= \^lat_adj_done6_in\;
  max_lat_done <= \^max_lat_done\;
  max_lat_done_r <= \^max_lat_done_r\;
  \pi_edge_adv_wait_cnt_reg[2]_0\ <= \^pi_edge_adv_wait_cnt_reg[2]_0\;
\addr_shftr_r_reg[32][0]_mux_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^cmplx_rd_data_valid_r_reg\(4),
      I1 => \^cmplx_rd_data_valid_r_reg\(2),
      I2 => \^cmplx_rd_data_valid_r_reg\(1),
      I3 => \^cmplx_rd_data_valid_r_reg\(3),
      O => \rd_addr_r_reg[8]\
    );
\addr_shftr_r_reg[32][0]_srl32_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^cmplx_rd_data_valid_r_reg\(2),
      I1 => \^cmplx_rd_data_valid_r_reg\(1),
      I2 => \^cmplx_rd_data_valid_r_reg\(3),
      I3 => \^cmplx_rd_data_valid_r_reg\(4),
      O => A(3)
    );
\addr_shftr_r_reg[32][0]_srl32_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^cmplx_rd_data_valid_r_reg\(1),
      I1 => \^cmplx_rd_data_valid_r_reg\(2),
      I2 => \^cmplx_rd_data_valid_r_reg\(3),
      O => A(2)
    );
\addr_shftr_r_reg[32][0]_srl32_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cmplx_rd_data_valid_r_reg\(1),
      I1 => \^cmplx_rd_data_valid_r_reg\(2),
      O => A(1)
    );
\addr_shftr_r_reg[32][0]_srl32_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmplx_rd_data_valid_r_reg\(1),
      O => A(0)
    );
\adj_lat_inst.cal_stage2_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lat_adj_done(0),
      I1 => lat_adj_done(2),
      I2 => lat_adj_done(1),
      I3 => lat_adj_done(3),
      O => \adj_lat_inst.cal_stage2_done_i_1_n_0\
    );
\adj_lat_inst.cal_stage2_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \adj_lat_inst.cal_stage2_done_i_1_n_0\,
      Q => cal_stage2_done,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]_0\,
      Q => \rd_r_ptr_reg_rep[0]\,
      R => '0'
    );
\adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rst_stg2_r_reg,
      I1 => \^max_lat_done_r\,
      I2 => \^max_lat_done\,
      O => \adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      I2 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      O => \^lat_adj_done6_in\
    );
\adj_lat_inst.inc_lat_inst[0].lat_adj_done_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^max_lat_done_r\,
      D => \^lat_adj_done6_in\,
      Q => lat_adj_done(0),
      R => \adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006000600060FF6F"
    )
        port map (
      I0 => max_latency(0),
      I1 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      I2 => \^max_lat_done\,
      I3 => \^max_lat_done_r\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      I5 => \^lat_adj_done6_in\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFF4BB40000"
    )
        port map (
      I0 => max_latency(0),
      I1 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      I2 => max_latency(1),
      I3 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\,
      I5 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2_n_0\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      I3 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC3CCC2"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\,
      I1 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      I2 => max_latency(0),
      I3 => max_latency(1),
      I4 => max_latency(2),
      I5 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][2]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF96FF00009600"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0\,
      I1 => max_latency(3),
      I2 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\,
      I3 => \^max_lat_done\,
      I4 => \^max_lat_done_r\,
      I5 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A220200BFBBABAA"
    )
        port map (
      I0 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][2]\,
      I1 => max_latency(1),
      I2 => max_latency(0),
      I3 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      I4 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\,
      I5 => max_latency(2),
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0002"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^max_lat_done_r\,
      I1 => \^max_lat_done\,
      O => mem_lat_adj
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^max_lat_done\,
      I1 => \^max_lat_done_r\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      I2 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      I3 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => max_latency(3),
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0\,
      I2 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\,
      I3 => max_latency(4),
      I4 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][4]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5_n_0\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]_0\,
      Q => \rd_r_ptr_reg_rep[3]\,
      R => '0'
    );
\adj_lat_inst.inc_lat_inst[1].lat_adj_done[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      I2 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      I4 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      O => \^lat_adj_done4_in\
    );
\adj_lat_inst.inc_lat_inst[1].lat_adj_done_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^max_lat_done_r\,
      D => \^lat_adj_done4_in\,
      Q => lat_adj_done(1),
      R => \adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006000600060FF6F"
    )
        port map (
      I0 => max_latency(0),
      I1 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I2 => \^max_lat_done\,
      I3 => \^max_lat_done_r\,
      I4 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      I5 => \^lat_adj_done4_in\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFF4BB40000"
    )
        port map (
      I0 => max_latency(0),
      I1 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I2 => max_latency(1),
      I3 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\,
      I5 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2_n_0\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      I3 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC3CCC2"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\,
      I1 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I2 => max_latency(0),
      I3 => max_latency(1),
      I4 => max_latency(2),
      I5 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][2]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF96FF00009600"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0\,
      I1 => max_latency(3),
      I2 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\,
      I3 => \^max_lat_done\,
      I4 => \^max_lat_done_r\,
      I5 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A220200BFBBABAA"
    )
        port map (
      I0 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][2]\,
      I1 => max_latency(1),
      I2 => max_latency(0),
      I3 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I4 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\,
      I5 => max_latency(2),
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0002"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      I2 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      I3 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      I4 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => max_latency(3),
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0\,
      I2 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\,
      I3 => max_latency(4),
      I4 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][4]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]_0\,
      Q => \rd_r_ptr_reg_rep[3]_0\,
      R => '0'
    );
\adj_lat_inst.inc_lat_inst[2].lat_adj_done[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3]\,
      I1 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1]\,
      I2 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2]\,
      I4 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4]\,
      O => \^lat_adj_done2_in\
    );
\adj_lat_inst.inc_lat_inst[2].lat_adj_done_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^max_lat_done_r\,
      D => \^lat_adj_done2_in\,
      Q => lat_adj_done(2),
      R => \adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006000600060FF6F"
    )
        port map (
      I0 => max_latency(0),
      I1 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][0]\,
      I2 => \^max_lat_done\,
      I3 => \^max_lat_done_r\,
      I4 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0]\,
      I5 => \^lat_adj_done2_in\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFF4BB40000"
    )
        port map (
      I0 => max_latency(0),
      I1 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][0]\,
      I2 => max_latency(1),
      I3 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\,
      I5 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_2_n_0\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3]\,
      I3 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0]\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC3CCC2"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3]\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][1]\,
      I1 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][0]\,
      I2 => max_latency(0),
      I3 => max_latency(1),
      I4 => max_latency(2),
      I5 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][2]\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF96FF00009600"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_2_n_0\,
      I1 => max_latency(3),
      I2 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][3]\,
      I3 => \^max_lat_done\,
      I4 => \^max_lat_done_r\,
      I5 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A220200BFBBABAA"
    )
        port map (
      I0 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][2]\,
      I1 => max_latency(1),
      I2 => max_latency(0),
      I3 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][0]\,
      I4 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][1]\,
      I5 => max_latency(2),
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0002"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3]\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3]\,
      I2 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1]\,
      I3 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0]\,
      I4 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2]\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => max_latency(3),
      I1 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_2_n_0\,
      I2 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][3]\,
      I3 => max_latency(4),
      I4 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][4]\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][0]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][2]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_2_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][2]_i_1_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][4]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_2_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][4]_i_1_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]_0\,
      Q => \rd_r_ptr_reg_rep[3]_1\,
      R => '0'
    );
\adj_lat_inst.inc_lat_inst[3].lat_adj_done[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3]\,
      I1 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1]\,
      I2 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2]\,
      I4 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4]\,
      O => \^adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0\
    );
\adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^max_lat_done_r\,
      D => \^adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0\,
      Q => lat_adj_done(3),
      R => \adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006000600060FF6F"
    )
        port map (
      I0 => max_latency(0),
      I1 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][0]\,
      I2 => \^max_lat_done\,
      I3 => \^max_lat_done_r\,
      I4 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0]\,
      I5 => \^adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFF4BB40000"
    )
        port map (
      I0 => max_latency(0),
      I1 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][0]\,
      I2 => max_latency(1),
      I3 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\,
      I5 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_2_n_0\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3]\,
      I3 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0]\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC3CCC2"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3]\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][1]\,
      I1 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][0]\,
      I2 => max_latency(0),
      I3 => max_latency(1),
      I4 => max_latency(2),
      I5 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][2]\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF96FF00009600"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_2_n_0\,
      I1 => max_latency(3),
      I2 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][3]\,
      I3 => \^max_lat_done\,
      I4 => \^max_lat_done_r\,
      I5 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A220200BFBBABAA"
    )
        port map (
      I0 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][2]\,
      I1 => max_latency(1),
      I2 => max_latency(0),
      I3 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][0]\,
      I4 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][1]\,
      I5 => max_latency(2),
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0002"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2]\,
      I2 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0]\,
      I3 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3]\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4]\,
      I1 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3]\,
      I2 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1]\,
      I3 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0]\,
      I4 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2]\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => max_latency(3),
      I1 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_2_n_0\,
      I2 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][3]\,
      I3 => max_latency(4),
      I4 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][4]\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][0]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][2]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_2_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][2]_i_1_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mem_lat_adj,
      D => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][4]_i_1_n_0\,
      Q => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4]\,
      R => rst_stg2_r_reg
    );
\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_2_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][4]_i_1_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.max_lat_done_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^max_lat_done\,
      Q => \^max_lat_done_r\,
      R => rst_stg2_r_reg
    );
bl4_rd_cmd_int_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_1_out,
      Q => bl4_rd_cmd_int_r_reg_n_0,
      R => rst_stg2_r_reg
    );
\byte_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^byte_cnt_reg[2]_0\,
      I1 => \^byte_cnt_reg[2]_2\,
      O => \byte_cnt[0]_i_1_n_0\
    );
\byte_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^byte_cnt_reg[2]_2\,
      I1 => \^byte_cnt_reg[2]_0\,
      I2 => \^byte_cnt_reg[2]_1\,
      O => \byte_cnt[1]_i_1_n_0\
    );
\byte_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^byte_cnt_reg[2]_1\,
      I1 => \^byte_cnt_reg[2]_2\,
      I2 => \^byte_cnt_reg[2]_0\,
      I3 => \^byte_sel_cnt_reg[2]_0\,
      O => \byte_cnt[2]_i_1_n_0\
    );
\byte_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \byte_cnt[0]_i_1_n_0\,
      Q => \^byte_cnt_reg[2]_2\,
      R => rst_stg2_r_reg
    );
\byte_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \byte_cnt[1]_i_1_n_0\,
      Q => \^byte_cnt_reg[2]_1\,
      R => rst_stg2_r_reg
    );
\byte_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \byte_cnt[2]_i_1_n_0\,
      Q => \^byte_sel_cnt_reg[2]_0\,
      R => rst_stg2_r_reg
    );
\byte_sel_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002300FF00200000"
    )
        port map (
      I0 => \^byte_sel_cnt_reg[2]_0\,
      I1 => wrcal_en,
      I2 => rdlvl_stg1_done_r_reg,
      I3 => init_calib_complete_r_reg_rep,
      I4 => po_delay_done_reg,
      I5 => \byte_sel_cnt_reg[2]_1\,
      O => \byte_sel_cnt_reg[2]\
    );
cal_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal_stage2_done,
      Q => \gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\,
      R => rst_stg2_r_reg
    );
\calib_sel[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000101F"
    )
        port map (
      I0 => \^byte_sel_cnt_reg[2]_0\,
      I1 => \^byte_cnt_reg[2]_1\,
      I2 => rdlvl_stg1_done_r_reg,
      I3 => \pi_lane_r_reg[1]\,
      I4 => wrcal_en,
      O => \calib_sel_reg[1]\
    );
clkdiv_phase_cal_done_2r_reg_r: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => clkdiv_phase_cal_done_2r_reg_r_n_0,
      R => rst_stg2_r_reg
    );
clkdiv_phase_cal_done_3r_reg_r: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clkdiv_phase_cal_done_2r_reg_r_n_0,
      Q => clkdiv_phase_cal_done_3r_reg_r_n_0,
      R => rst_stg2_r_reg
    );
\clkdiv_phase_cal_done_3r_reg_srl2___u_mig_7a_0_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => clkdiv_phase_cal_done_r,
      Q => \clkdiv_phase_cal_done_3r_reg_srl2___u_mig_7a_0_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r_n_0\
    );
clkdiv_phase_cal_done_4r_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clkdiv_phase_cal_done_4r_reg_u_mig_7a_0_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r_n_0,
      I1 => clkdiv_phase_cal_done_4r_reg_r_n_0,
      O => clkdiv_phase_cal_done_4r_reg_gate_n_0
    );
clkdiv_phase_cal_done_4r_reg_r: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clkdiv_phase_cal_done_3r_reg_r_n_0,
      Q => clkdiv_phase_cal_done_4r_reg_r_n_0,
      R => rst_stg2_r_reg
    );
clkdiv_phase_cal_done_4r_reg_u_mig_7a_0_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \clkdiv_phase_cal_done_3r_reg_srl2___u_mig_7a_0_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r_n_0\,
      Q => clkdiv_phase_cal_done_4r_reg_u_mig_7a_0_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r_n_0,
      R => '0'
    );
clkdiv_phase_cal_done_5r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clkdiv_phase_cal_done_4r_reg_gate_n_0,
      Q => \^clkdiv_phase_cal_done_5r\,
      R => rst_stg2_r_reg
    );
clkdiv_phase_cal_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^clkdiv_phase_cal_done_reg_0\,
      I1 => \^clkdiv_phase_cal_done_reg_1\,
      I2 => \^clkdiv_phase_cal_done_reg_2\,
      I3 => \^clkdiv_phase_cal_done_reg_3\,
      O => clkdiv_phase_cal_done_i_1_n_0
    );
clkdiv_phase_cal_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clkdiv_phase_cal_done,
      Q => clkdiv_phase_cal_done_r,
      R => rst_stg2_r_reg
    );
clkdiv_phase_cal_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clkdiv_phase_cal_done_i_1_n_0,
      Q => clkdiv_phase_cal_done,
      R => rst_stg2_r_reg
    );
\cmplx_burst_bytes_r[35]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^cmplx_rd_data_valid_r_reg\(3),
      I1 => \^cmplx_rd_data_valid_r_reg\(0),
      I2 => \^cmplx_rd_data_valid_r_reg\(1),
      I3 => \^cmplx_rd_data_valid_r_reg\(2),
      O => \cmplx_burst_bytes_r_reg[35]\
    );
\cmplx_burst_bytes_r[35]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^cmplx_rd_data_valid_r_reg\(1),
      I1 => \^cmplx_rd_data_valid_r_reg\(0),
      I2 => \^cmplx_rd_data_valid_r_reg\(2),
      O => sel0(0)
    );
\cmplx_burst_bytes_r[35]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^cmplx_rd_data_valid_r_reg\(0),
      I1 => \^cmplx_rd_data_valid_r_reg\(1),
      I2 => \^cmplx_rd_data_valid_r_reg\(2),
      I3 => \^cmplx_rd_data_valid_r_reg\(3),
      O => sel0(1)
    );
cmplx_rd_data_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCCCAAACCCCAAAA"
    )
        port map (
      I0 => \data_valid_shftr_r_reg[13]\,
      I1 => \data_valid_shftr_r_reg[29]\,
      I2 => \^cmplx_rd_data_valid_r_reg\(2),
      I3 => \^cmplx_rd_data_valid_r_reg\(3),
      I4 => \^cmplx_rd_data_valid_r_reg\(4),
      I5 => \^cmplx_rd_data_valid_r_reg\(1),
      O => cmplx_rd_data_valid
    );
cmplx_rd_data_valid_r_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cmplx_rd_data_valid_r_reg\(2),
      I1 => \^cmplx_rd_data_valid_r_reg\(1),
      O => cmplx_rd_data_valid_r_reg_1
    );
cmplx_rd_data_valid_r_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"93"
    )
        port map (
      I0 => \^cmplx_rd_data_valid_r_reg\(1),
      I1 => \^cmplx_rd_data_valid_r_reg\(3),
      I2 => \^cmplx_rd_data_valid_r_reg\(2),
      O => cmplx_rd_data_valid_r_reg_0
    );
edge_adv_cal_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => edge_adv_cal_done_i_2_n_0,
      I1 => edge_adv_cal_done_i_3_n_0,
      I2 => edge_adv_cal_done_i_4_n_0,
      I3 => edge_adv_cal_done_i_5_n_0,
      I4 => \^pi_edge_adv_wait_cnt_reg[2]_0\,
      O => edge_adv_cal_done_i_1_n_0
    );
edge_adv_cal_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => edge_adv_cal_start_r,
      I1 => p_3_in18_in,
      I2 => p_0_in15_in,
      I3 => p_1_in16_in,
      I4 => p_2_in17_in,
      O => edge_adv_cal_done_i_2_n_0
    );
edge_adv_cal_done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_3_in,
      I2 => p_0_in8_in,
      I3 => p_2_in,
      O => edge_adv_cal_done_i_3_n_0
    );
edge_adv_cal_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mem_lat_inst[0].rd0_vld_reg_n_0_[0]\,
      I1 => \mem_lat_inst[0].fd0_vld_reg_n_0_[0]\,
      I2 => \mem_lat_inst[0].rd1_vld_reg_n_0_[0]\,
      I3 => \mem_lat_inst[0].fd1_vld_reg_n_0_[0]\,
      O => edge_adv_cal_done_i_4_n_0
    );
edge_adv_cal_done_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => edge_adv_cal_start_r,
      I1 => p_3_in13_in,
      I2 => p_0_in10_in,
      I3 => p_1_in11_in,
      I4 => p_2_in12_in,
      O => edge_adv_cal_done_i_5_n_0
    );
edge_adv_cal_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => edge_adv_cal_done_i_1_n_0,
      Q => \^pi_edge_adv_wait_cnt_reg[2]_0\,
      R => rst_stg2_r_reg
    );
edge_adv_cal_start_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \start_cnt_reg__0\(2),
      I1 => \start_cnt_reg__0\(4),
      I2 => \start_cnt_reg__0\(3),
      I3 => \start_cnt_reg__0\(1),
      I4 => \start_cnt_reg__0\(0),
      I5 => edge_adv_cal_start_r,
      O => edge_adv_cal_start_r_i_1_n_0
    );
edge_adv_cal_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => edge_adv_cal_start_r_i_1_n_0,
      Q => edge_adv_cal_start_r,
      R => rst_stg2_r_reg
    );
en_mem_latency_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABAA"
    )
        port map (
      I0 => en_mem_latency_reg_n_0,
      I1 => int_rd_cmd_n(0),
      I2 => bl4_rd_cmd_int_r_reg_n_0,
      I3 => cal_stage2_start_r_reg,
      I4 => cal_stage2_done,
      I5 => rst_stg2_r_reg,
      O => en_mem_latency_i_1_n_0
    );
en_mem_latency_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => en_mem_latency_i_1_n_0,
      Q => en_mem_latency_reg_n_0,
      R => '0'
    );
inc_byte_cnt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pi_edge_adv_wait_cnt_reg_n_0_[3]\,
      I1 => \pi_edge_adv_wait_cnt_reg_n_0_[2]\,
      O => inc_byte_cnt_reg_0
    );
inc_byte_cnt_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clkdiv_phase_cal_done_5r\,
      I1 => \^pi_edge_adv_wait_cnt_reg[2]_0\,
      O => pi_edge_adv0
    );
inc_byte_cnt_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => inc_byte_cnt_reg_1,
      Q => \^byte_cnt_reg[2]_0\,
      R => '0'
    );
\max_lat_inst.max_lat_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_cntr_done,
      Q => \^max_lat_done\,
      R => rst_stg2_r_reg
    );
\max_lat_inst.max_latency[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][0]\,
      I1 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I2 => mem_cntr(0),
      I3 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][0]\,
      I4 => mem_cntr(1),
      I5 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      O => mem_latency(0)
    );
\max_lat_inst.max_latency[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][1]\,
      I1 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\,
      I2 => mem_cntr(0),
      I3 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][1]\,
      I4 => mem_cntr(1),
      I5 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\,
      O => mem_latency(1)
    );
\max_lat_inst.max_latency[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][2]\,
      I1 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][2]\,
      I2 => mem_cntr(0),
      I3 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][2]\,
      I4 => mem_cntr(1),
      I5 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][2]\,
      O => mem_latency(2)
    );
\max_lat_inst.max_latency[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][3]\,
      I1 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\,
      I2 => mem_cntr(0),
      I3 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][3]\,
      I4 => mem_cntr(1),
      I5 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\,
      O => mem_latency(3)
    );
\max_lat_inst.max_latency[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4FF00F4"
    )
        port map (
      I0 => max_latency(3),
      I1 => mem_latency(3),
      I2 => \max_lat_inst.max_latency[4]_i_3_n_0\,
      I3 => max_latency(4),
      I4 => mem_latency(4),
      I5 => mem_cntr_done,
      O => max_latency0
    );
\max_lat_inst.max_latency[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_lat_inst[3].mem_latency_reg_n_0_[3][4]\,
      I1 => \mem_lat_inst[1].mem_latency_reg_n_0_[1][4]\,
      I2 => mem_cntr(0),
      I3 => \mem_lat_inst[2].mem_latency_reg_n_0_[2][4]\,
      I4 => mem_cntr(1),
      I5 => \mem_lat_inst[0].mem_latency_reg_n_0_[0][4]\,
      O => mem_latency(4)
    );
\max_lat_inst.max_latency[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => \max_lat_inst.max_latency[4]_i_4_n_0\,
      I1 => max_latency(3),
      I2 => mem_latency(3),
      I3 => max_latency(2),
      I4 => mem_latency(2),
      O => \max_lat_inst.max_latency[4]_i_3_n_0\
    );
\max_lat_inst.max_latency[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F220F2FFFF20F2"
    )
        port map (
      I0 => mem_latency(0),
      I1 => max_latency(0),
      I2 => mem_latency(1),
      I3 => max_latency(1),
      I4 => mem_latency(2),
      I5 => max_latency(2),
      O => \max_lat_inst.max_latency[4]_i_4_n_0\
    );
\max_lat_inst.max_latency_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_latency0,
      D => mem_latency(0),
      Q => max_latency(0),
      R => rst_stg2_r_reg
    );
\max_lat_inst.max_latency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_latency0,
      D => mem_latency(1),
      Q => max_latency(1),
      R => rst_stg2_r_reg
    );
\max_lat_inst.max_latency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_latency0,
      D => mem_latency(2),
      Q => max_latency(2),
      R => rst_stg2_r_reg
    );
\max_lat_inst.max_latency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_latency0,
      D => mem_latency(3),
      Q => max_latency(3),
      R => rst_stg2_r_reg
    );
\max_lat_inst.max_latency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => max_latency0,
      D => mem_latency(4),
      Q => max_latency(4),
      R => rst_stg2_r_reg
    );
\max_lat_inst.mem_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F1F0FF0F0F0F0"
    )
        port map (
      I0 => mem_cntr(4),
      I1 => mem_cntr(3),
      I2 => mem_cntr(0),
      I3 => mem_cntr(1),
      I4 => mem_cntr(2),
      I5 => en_mem_cntr,
      O => \max_lat_inst.mem_cntr[0]_i_1_n_0\
    );
\max_lat_inst.mem_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF01FF0FF00FF00"
    )
        port map (
      I0 => mem_cntr(4),
      I1 => mem_cntr(3),
      I2 => mem_cntr(0),
      I3 => mem_cntr(1),
      I4 => mem_cntr(2),
      I5 => en_mem_cntr,
      O => \max_lat_inst.mem_cntr[1]_i_1_n_0\
    );
\max_lat_inst.mem_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006AAA"
    )
        port map (
      I0 => mem_cntr(2),
      I1 => en_mem_cntr,
      I2 => mem_cntr(0),
      I3 => mem_cntr(1),
      I4 => mem_cntr1,
      I5 => rst_stg2_r_reg,
      O => \max_lat_inst.mem_cntr[2]_i_1_n_0\
    );
\max_lat_inst.mem_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => en_mem_cntr,
      I1 => mem_cntr(2),
      I2 => \max_lat_inst.mem_cntr[4]_i_3_n_0\,
      I3 => mem_cntr(3),
      I4 => rst_stg2_r_reg,
      O => \max_lat_inst.mem_cntr[3]_i_1_n_0\
    );
\max_lat_inst.mem_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => en_mem_cntr,
      I1 => mem_cntr(2),
      I2 => \max_lat_inst.mem_cntr[4]_i_3_n_0\,
      I3 => mem_cntr(3),
      I4 => mem_cntr(4),
      I5 => rst_stg2_r_reg,
      O => \max_lat_inst.mem_cntr[4]_i_1_n_0\
    );
\max_lat_inst.mem_cntr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => mem_cntr_done,
      I1 => \mem_lat_inst[2].latency_measured_reg_n_0_[2]\,
      I2 => \mem_lat_inst[1].latency_measured_reg_n_0_[1]\,
      I3 => \mem_lat_inst[0].latency_measured_reg_n_0_[0]\,
      I4 => \mem_lat_inst[3].latency_measured_reg_n_0_[3]\,
      O => en_mem_cntr
    );
\max_lat_inst.mem_cntr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_cntr(0),
      I1 => mem_cntr(1),
      O => \max_lat_inst.mem_cntr[4]_i_3_n_0\
    );
\max_lat_inst.mem_cntr_done_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mem_cntr1,
      I1 => mem_cntr_done,
      O => \max_lat_inst.mem_cntr_done_i_1_n_0\
    );
\max_lat_inst.mem_cntr_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => en_mem_cntr,
      I1 => mem_cntr(2),
      I2 => mem_cntr(1),
      I3 => mem_cntr(0),
      I4 => mem_cntr(3),
      I5 => mem_cntr(4),
      O => mem_cntr1
    );
\max_lat_inst.mem_cntr_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \max_lat_inst.mem_cntr_done_i_1_n_0\,
      Q => mem_cntr_done,
      R => rst_stg2_r_reg
    );
\max_lat_inst.mem_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \max_lat_inst.mem_cntr[0]_i_1_n_0\,
      Q => mem_cntr(0),
      R => rst_stg2_r_reg
    );
\max_lat_inst.mem_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \max_lat_inst.mem_cntr[1]_i_1_n_0\,
      Q => mem_cntr(1),
      R => rst_stg2_r_reg
    );
\max_lat_inst.mem_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \max_lat_inst.mem_cntr[2]_i_1_n_0\,
      Q => mem_cntr(2),
      R => '0'
    );
\max_lat_inst.mem_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \max_lat_inst.mem_cntr[3]_i_1_n_0\,
      Q => mem_cntr(3),
      R => '0'
    );
\max_lat_inst.mem_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \max_lat_inst.mem_cntr[4]_i_1_n_0\,
      Q => mem_cntr(4),
      R => '0'
    );
\mem_lat_inst[0].fd0_bslip_vld_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out_inferred__28/mem_lat_inst[0].fd0_bslip_vld[0]_i_1_n_0\,
      Q => \mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].fd0_vld_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_14\,
      Q => \mem_lat_inst[0].fd0_vld_reg_n_0_[0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].fd1_bslip_vld_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_22\,
      Q => \mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].fd1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(0),
      Q => \mem_lat_inst[0].fd1_r_reg__0\(0),
      R => '0'
    );
\mem_lat_inst[0].fd1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(1),
      Q => \mem_lat_inst[0].fd1_r_reg__0\(1),
      R => '0'
    );
\mem_lat_inst[0].fd1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(2),
      Q => \mem_lat_inst[0].fd1_r_reg__0\(2),
      R => '0'
    );
\mem_lat_inst[0].fd1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(3),
      Q => \mem_lat_inst[0].fd1_r_reg__0\(3),
      R => '0'
    );
\mem_lat_inst[0].fd1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(4),
      Q => \mem_lat_inst[0].fd1_r_reg__0\(4),
      R => '0'
    );
\mem_lat_inst[0].fd1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(5),
      Q => \mem_lat_inst[0].fd1_r_reg__0\(5),
      R => '0'
    );
\mem_lat_inst[0].fd1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(6),
      Q => \mem_lat_inst[0].fd1_r_reg__0\(6),
      R => '0'
    );
\mem_lat_inst[0].fd1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(7),
      Q => \mem_lat_inst[0].fd1_r_reg__0\(7),
      R => '0'
    );
\mem_lat_inst[0].fd1_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(8),
      Q => \mem_lat_inst[0].fd1_r_reg__0\(8),
      R => '0'
    );
\mem_lat_inst[0].fd1_vld_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_10\,
      Q => \mem_lat_inst[0].fd1_vld_reg_n_0_[0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_cntr[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      I1 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I2 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      I3 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I4 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      O => \mem_lat_inst[0].latency_cntr[0][0]_i_1_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFF00"
    )
        port map (
      I0 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      I1 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      I2 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I3 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I4 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      O => \mem_lat_inst[0].latency_cntr[0][1]_i_1_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFFF000"
    )
        port map (
      I0 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      I1 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I2 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      I3 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I4 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      O => \mem_lat_inst[0].latency_cntr[0][2]_i_1_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFC000"
    )
        port map (
      I0 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I1 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      I2 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I3 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      I4 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      O => \mem_lat_inst[0].latency_cntr[0][3]_i_1_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
        port map (
      I0 => \mem_lat_inst[0].latency_cntr[0][4]_i_3_n_0\,
      I1 => int_rd_cmd_n(0),
      I2 => cal_stage2_done,
      I3 => bl4_rd_cmd_int_r_reg_n_0,
      I4 => cal_stage2_start_r_reg,
      I5 => en_mem_latency_reg_n_0,
      O => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I1 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      I2 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I3 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      I4 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      O => \mem_lat_inst[0].latency_cntr[0][4]_i_2_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I1 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      I2 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I3 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      I4 => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      O => \mem_lat_inst[0].latency_cntr[0][4]_i_3_n_0\
    );
\mem_lat_inst[0].latency_cntr_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      Q => \mem_lat_inst[0].latency_cntr_r_reg[0]__0\(0),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_cntr_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      Q => \mem_lat_inst[0].latency_cntr_r_reg[0]__0\(1),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_cntr_r_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      Q => \mem_lat_inst[0].latency_cntr_r_reg[0]__0\(2),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_cntr_r_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      Q => \mem_lat_inst[0].latency_cntr_r_reg[0]__0\(3),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_cntr_r_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      Q => \mem_lat_inst[0].latency_cntr_r_reg[0]__0\(4),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_cntr_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\,
      D => \mem_lat_inst[0].latency_cntr[0][0]_i_1_n_0\,
      Q => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      S => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_cntr_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\,
      D => \mem_lat_inst[0].latency_cntr[0][1]_i_1_n_0\,
      Q => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_cntr_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\,
      D => \mem_lat_inst[0].latency_cntr[0][2]_i_1_n_0\,
      Q => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_cntr_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\,
      D => \mem_lat_inst[0].latency_cntr[0][3]_i_1_n_0\,
      Q => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_cntr_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\,
      D => \mem_lat_inst[0].latency_cntr[0][4]_i_2_n_0\,
      Q => \mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].latency_measured[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => en_mem_latency_reg_n_0,
      I1 => \mem_lat_inst[0].fd1_vld_reg_n_0_[0]\,
      I2 => \mem_lat_inst[0].rd1_vld_reg_n_0_[0]\,
      I3 => \mem_lat_inst[0].fd0_vld_reg_n_0_[0]\,
      I4 => \mem_lat_inst[0].rd0_vld_reg_n_0_[0]\,
      O => p_24_out
    );
\mem_lat_inst[0].latency_measured_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_24_out,
      D => p_24_out,
      Q => \mem_lat_inst[0].latency_measured_reg_n_0_[0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].mem_latency_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_24_out,
      D => \mem_lat_inst[0].latency_cntr_r_reg[0]__0\(0),
      Q => \mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].mem_latency_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_24_out,
      D => \mem_lat_inst[0].latency_cntr_r_reg[0]__0\(1),
      Q => \mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].mem_latency_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_24_out,
      D => \mem_lat_inst[0].latency_cntr_r_reg[0]__0\(2),
      Q => \mem_lat_inst[0].mem_latency_reg_n_0_[0][2]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].mem_latency_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_24_out,
      D => \mem_lat_inst[0].latency_cntr_r_reg[0]__0\(3),
      Q => \mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].mem_latency_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_24_out,
      D => \mem_lat_inst[0].latency_cntr_r_reg[0]__0\(4),
      Q => \mem_lat_inst[0].mem_latency_reg_n_0_[0][4]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].phase_bslip_vld_chk[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0]\,
      I1 => \mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0]\,
      I2 => edge_adv_cal_start_r,
      I3 => \mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0]\,
      I4 => \mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0]\,
      O => phase_bslip_vld_0
    );
\mem_lat_inst[0].phase_bslip_vld_chk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clkdiv_phase_cal_done_r,
      D => phase_bslip_vld_0,
      Q => phase_bslip_vld_chk(0),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].rd0_bslip_vld_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out_inferred__32/mem_lat_inst[0].rd0_bslip_vld[0]_i_1_n_0\,
      Q => \mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].rd0_vld_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_6\,
      Q => \mem_lat_inst[0].rd0_vld_reg_n_0_[0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].rd1_bslip_vld_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_18\,
      Q => \mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[0].rd1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(36),
      Q => \mem_lat_inst[0].rd1_r_reg__0\(0),
      R => '0'
    );
\mem_lat_inst[0].rd1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(37),
      Q => \mem_lat_inst[0].rd1_r_reg__0\(1),
      R => '0'
    );
\mem_lat_inst[0].rd1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(38),
      Q => \mem_lat_inst[0].rd1_r_reg__0\(2),
      R => '0'
    );
\mem_lat_inst[0].rd1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(39),
      Q => \mem_lat_inst[0].rd1_r_reg__0\(3),
      R => '0'
    );
\mem_lat_inst[0].rd1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(40),
      Q => \mem_lat_inst[0].rd1_r_reg__0\(4),
      R => '0'
    );
\mem_lat_inst[0].rd1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(41),
      Q => \mem_lat_inst[0].rd1_r_reg__0\(5),
      R => '0'
    );
\mem_lat_inst[0].rd1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(42),
      Q => \mem_lat_inst[0].rd1_r_reg__0\(6),
      R => '0'
    );
\mem_lat_inst[0].rd1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(43),
      Q => \mem_lat_inst[0].rd1_r_reg__0\(7),
      R => '0'
    );
\mem_lat_inst[0].rd1_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(44),
      Q => \mem_lat_inst[0].rd1_r_reg__0\(8),
      R => '0'
    );
\mem_lat_inst[0].rd1_vld_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_2\,
      Q => \mem_lat_inst[0].rd1_vld_reg_n_0_[0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].fd0_bslip_vld_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out_inferred__29/mem_lat_inst[1].fd0_bslip_vld[1]_i_1_n_0\,
      Q => p_1_in30_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].fd0_vld_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_15\,
      Q => p_1_in16_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].fd1_bslip_vld_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_23\,
      Q => p_3_in32_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].fd1_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(10),
      Q => \mem_lat_inst[1].fd1_r_reg__0\(1),
      R => '0'
    );
\mem_lat_inst[1].fd1_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(11),
      Q => \mem_lat_inst[1].fd1_r_reg__0\(2),
      R => '0'
    );
\mem_lat_inst[1].fd1_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(12),
      Q => \mem_lat_inst[1].fd1_r_reg__0\(3),
      R => '0'
    );
\mem_lat_inst[1].fd1_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(13),
      Q => \mem_lat_inst[1].fd1_r_reg__0\(4),
      R => '0'
    );
\mem_lat_inst[1].fd1_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(14),
      Q => \mem_lat_inst[1].fd1_r_reg__0\(5),
      R => '0'
    );
\mem_lat_inst[1].fd1_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(15),
      Q => \mem_lat_inst[1].fd1_r_reg__0\(6),
      R => '0'
    );
\mem_lat_inst[1].fd1_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(16),
      Q => \mem_lat_inst[1].fd1_r_reg__0\(7),
      R => '0'
    );
\mem_lat_inst[1].fd1_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(17),
      Q => \mem_lat_inst[1].fd1_r_reg__0\(8),
      R => '0'
    );
\mem_lat_inst[1].fd1_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(9),
      Q => \mem_lat_inst[1].fd1_r_reg__0\(0),
      R => '0'
    );
\mem_lat_inst[1].fd1_vld_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_11\,
      Q => p_3_in18_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_cntr[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      I1 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I2 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      I3 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I4 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      O => \mem_lat_inst[1].latency_cntr[1][0]_i_1_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFF00"
    )
        port map (
      I0 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      I1 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      I2 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I3 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I4 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      O => \mem_lat_inst[1].latency_cntr[1][1]_i_1_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFFF000"
    )
        port map (
      I0 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      I1 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I2 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      I3 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I4 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      O => \mem_lat_inst[1].latency_cntr[1][2]_i_1_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFC000"
    )
        port map (
      I0 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I1 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      I2 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I3 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      I4 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      O => \mem_lat_inst[1].latency_cntr[1][3]_i_1_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => int_rd_cmd_n(0),
      I1 => cal_stage2_done,
      I2 => bl4_rd_cmd_int_r_reg_n_0,
      I3 => cal_stage2_start_r_reg,
      I4 => en_mem_latency_reg_n_0,
      I5 => \mem_lat_inst[1].latency_cntr[1][4]_i_3_n_0\,
      O => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I1 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      I2 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I3 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      I4 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      O => \mem_lat_inst[1].latency_cntr[1][4]_i_2_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I1 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      I2 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I3 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      I4 => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      O => \mem_lat_inst[1].latency_cntr[1][4]_i_3_n_0\
    );
\mem_lat_inst[1].latency_cntr_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      Q => \mem_lat_inst[1].latency_cntr_r_reg[1]__0\(0),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_cntr_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      Q => \mem_lat_inst[1].latency_cntr_r_reg[1]__0\(1),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_cntr_r_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      Q => \mem_lat_inst[1].latency_cntr_r_reg[1]__0\(2),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_cntr_r_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      Q => \mem_lat_inst[1].latency_cntr_r_reg[1]__0\(3),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_cntr_r_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      Q => \mem_lat_inst[1].latency_cntr_r_reg[1]__0\(4),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_cntr_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\,
      D => \mem_lat_inst[1].latency_cntr[1][0]_i_1_n_0\,
      Q => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      S => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_cntr_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\,
      D => \mem_lat_inst[1].latency_cntr[1][1]_i_1_n_0\,
      Q => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_cntr_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\,
      D => \mem_lat_inst[1].latency_cntr[1][2]_i_1_n_0\,
      Q => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_cntr_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\,
      D => \mem_lat_inst[1].latency_cntr[1][3]_i_1_n_0\,
      Q => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_cntr_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\,
      D => \mem_lat_inst[1].latency_cntr[1][4]_i_2_n_0\,
      Q => \mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].latency_measured[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => en_mem_latency_reg_n_0,
      I1 => p_3_in18_in,
      I2 => p_0_in15_in,
      I3 => p_1_in16_in,
      I4 => p_2_in17_in,
      O => p_19_out
    );
\mem_lat_inst[1].latency_measured_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_19_out,
      D => p_19_out,
      Q => \mem_lat_inst[1].latency_measured_reg_n_0_[1]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].mem_latency_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_19_out,
      D => \mem_lat_inst[1].latency_cntr_r_reg[1]__0\(0),
      Q => \mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].mem_latency_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_19_out,
      D => \mem_lat_inst[1].latency_cntr_r_reg[1]__0\(1),
      Q => \mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].mem_latency_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_19_out,
      D => \mem_lat_inst[1].latency_cntr_r_reg[1]__0\(2),
      Q => \mem_lat_inst[1].mem_latency_reg_n_0_[1][2]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].mem_latency_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_19_out,
      D => \mem_lat_inst[1].latency_cntr_r_reg[1]__0\(3),
      Q => \mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].mem_latency_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_19_out,
      D => \mem_lat_inst[1].latency_cntr_r_reg[1]__0\(4),
      Q => \mem_lat_inst[1].mem_latency_reg_n_0_[1][4]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].phase_bslip_vld_chk[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_1_in30_in,
      I1 => p_3_in32_in,
      I2 => edge_adv_cal_start_r,
      I3 => p_0_in29_in,
      I4 => p_2_in31_in,
      O => phase_bslip_vld_1
    );
\mem_lat_inst[1].phase_bslip_vld_chk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clkdiv_phase_cal_done_r,
      D => phase_bslip_vld_1,
      Q => phase_bslip_vld_chk(1),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].rd0_bslip_vld_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out_inferred__33/mem_lat_inst[1].rd0_bslip_vld[1]_i_1_n_0\,
      Q => p_0_in29_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].rd0_vld_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_7\,
      Q => p_0_in15_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].rd1_bslip_vld_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_19\,
      Q => p_2_in31_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[1].rd1_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(46),
      Q => \mem_lat_inst[1].rd1_r_reg__0\(1),
      R => '0'
    );
\mem_lat_inst[1].rd1_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(47),
      Q => \mem_lat_inst[1].rd1_r_reg__0\(2),
      R => '0'
    );
\mem_lat_inst[1].rd1_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(48),
      Q => \mem_lat_inst[1].rd1_r_reg__0\(3),
      R => '0'
    );
\mem_lat_inst[1].rd1_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(49),
      Q => \mem_lat_inst[1].rd1_r_reg__0\(4),
      R => '0'
    );
\mem_lat_inst[1].rd1_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(50),
      Q => \mem_lat_inst[1].rd1_r_reg__0\(5),
      R => '0'
    );
\mem_lat_inst[1].rd1_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(51),
      Q => \mem_lat_inst[1].rd1_r_reg__0\(6),
      R => '0'
    );
\mem_lat_inst[1].rd1_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(52),
      Q => \mem_lat_inst[1].rd1_r_reg__0\(7),
      R => '0'
    );
\mem_lat_inst[1].rd1_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(53),
      Q => \mem_lat_inst[1].rd1_r_reg__0\(8),
      R => '0'
    );
\mem_lat_inst[1].rd1_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(45),
      Q => \mem_lat_inst[1].rd1_r_reg__0\(0),
      R => '0'
    );
\mem_lat_inst[1].rd1_vld_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_3\,
      Q => p_2_in17_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].fd0_bslip_vld_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out_inferred__30/mem_lat_inst[2].fd0_bslip_vld[2]_i_1_n_0\,
      Q => p_1_in34_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].fd0_vld_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_16\,
      Q => p_1_in11_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].fd1_bslip_vld_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_24\,
      Q => p_3_in36_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].fd1_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(18),
      Q => \mem_lat_inst[2].fd1_r_reg__0\(0),
      R => '0'
    );
\mem_lat_inst[2].fd1_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(19),
      Q => \mem_lat_inst[2].fd1_r_reg__0\(1),
      R => '0'
    );
\mem_lat_inst[2].fd1_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(20),
      Q => \mem_lat_inst[2].fd1_r_reg__0\(2),
      R => '0'
    );
\mem_lat_inst[2].fd1_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(21),
      Q => \mem_lat_inst[2].fd1_r_reg__0\(3),
      R => '0'
    );
\mem_lat_inst[2].fd1_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(22),
      Q => \mem_lat_inst[2].fd1_r_reg__0\(4),
      R => '0'
    );
\mem_lat_inst[2].fd1_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(23),
      Q => \mem_lat_inst[2].fd1_r_reg__0\(5),
      R => '0'
    );
\mem_lat_inst[2].fd1_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(24),
      Q => \mem_lat_inst[2].fd1_r_reg__0\(6),
      R => '0'
    );
\mem_lat_inst[2].fd1_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(25),
      Q => \mem_lat_inst[2].fd1_r_reg__0\(7),
      R => '0'
    );
\mem_lat_inst[2].fd1_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(26),
      Q => \mem_lat_inst[2].fd1_r_reg__0\(8),
      R => '0'
    );
\mem_lat_inst[2].fd1_vld_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_12\,
      Q => p_3_in13_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_cntr[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][3]\,
      I1 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][1]\,
      I2 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][2]\,
      I3 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][4]\,
      I4 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][0]\,
      O => \mem_lat_inst[2].latency_cntr[2][0]_i_1_n_0\
    );
\mem_lat_inst[2].latency_cntr[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFF00"
    )
        port map (
      I0 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][3]\,
      I1 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][2]\,
      I2 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][4]\,
      I3 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][1]\,
      I4 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][0]\,
      O => \mem_lat_inst[2].latency_cntr[2][1]_i_1_n_0\
    );
\mem_lat_inst[2].latency_cntr[2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFFF000"
    )
        port map (
      I0 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][3]\,
      I1 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][4]\,
      I2 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][0]\,
      I3 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][1]\,
      I4 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][2]\,
      O => \mem_lat_inst[2].latency_cntr[2][2]_i_1_n_0\
    );
\mem_lat_inst[2].latency_cntr[2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFC000"
    )
        port map (
      I0 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][4]\,
      I1 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][2]\,
      I2 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][1]\,
      I3 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][0]\,
      I4 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][3]\,
      O => \mem_lat_inst[2].latency_cntr[2][3]_i_1_n_0\
    );
\mem_lat_inst[2].latency_cntr[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => int_rd_cmd_n(0),
      I1 => cal_stage2_done,
      I2 => bl4_rd_cmd_int_r_reg_n_0,
      I3 => cal_stage2_start_r_reg,
      I4 => en_mem_latency_reg_n_0,
      I5 => \mem_lat_inst[2].latency_cntr[2][4]_i_3_n_0\,
      O => \mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0\
    );
\mem_lat_inst[2].latency_cntr[2][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][4]\,
      I1 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][2]\,
      I2 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][1]\,
      I3 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][0]\,
      I4 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][3]\,
      O => \mem_lat_inst[2].latency_cntr[2][4]_i_2_n_0\
    );
\mem_lat_inst[2].latency_cntr[2][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][4]\,
      I1 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][2]\,
      I2 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][1]\,
      I3 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][0]\,
      I4 => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][3]\,
      O => \mem_lat_inst[2].latency_cntr[2][4]_i_3_n_0\
    );
\mem_lat_inst[2].latency_cntr_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][0]\,
      Q => \mem_lat_inst[2].latency_cntr_r_reg[2]__0\(0),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_cntr_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][1]\,
      Q => \mem_lat_inst[2].latency_cntr_r_reg[2]__0\(1),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_cntr_r_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][2]\,
      Q => \mem_lat_inst[2].latency_cntr_r_reg[2]__0\(2),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_cntr_r_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][3]\,
      Q => \mem_lat_inst[2].latency_cntr_r_reg[2]__0\(3),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_cntr_r_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][4]\,
      Q => \mem_lat_inst[2].latency_cntr_r_reg[2]__0\(4),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_cntr_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0\,
      D => \mem_lat_inst[2].latency_cntr[2][0]_i_1_n_0\,
      Q => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][0]\,
      S => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_cntr_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0\,
      D => \mem_lat_inst[2].latency_cntr[2][1]_i_1_n_0\,
      Q => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][1]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_cntr_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0\,
      D => \mem_lat_inst[2].latency_cntr[2][2]_i_1_n_0\,
      Q => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][2]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_cntr_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0\,
      D => \mem_lat_inst[2].latency_cntr[2][3]_i_1_n_0\,
      Q => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][3]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_cntr_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0\,
      D => \mem_lat_inst[2].latency_cntr[2][4]_i_2_n_0\,
      Q => \mem_lat_inst[2].latency_cntr_reg_n_0_[2][4]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].latency_measured[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => en_mem_latency_reg_n_0,
      I1 => p_3_in13_in,
      I2 => p_0_in10_in,
      I3 => p_1_in11_in,
      I4 => p_2_in12_in,
      O => p_14_out
    );
\mem_lat_inst[2].latency_measured_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_14_out,
      D => p_14_out,
      Q => \mem_lat_inst[2].latency_measured_reg_n_0_[2]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].mem_latency_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_14_out,
      D => \mem_lat_inst[2].latency_cntr_r_reg[2]__0\(0),
      Q => \mem_lat_inst[2].mem_latency_reg_n_0_[2][0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].mem_latency_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_14_out,
      D => \mem_lat_inst[2].latency_cntr_r_reg[2]__0\(1),
      Q => \mem_lat_inst[2].mem_latency_reg_n_0_[2][1]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].mem_latency_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_14_out,
      D => \mem_lat_inst[2].latency_cntr_r_reg[2]__0\(2),
      Q => \mem_lat_inst[2].mem_latency_reg_n_0_[2][2]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].mem_latency_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_14_out,
      D => \mem_lat_inst[2].latency_cntr_r_reg[2]__0\(3),
      Q => \mem_lat_inst[2].mem_latency_reg_n_0_[2][3]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].mem_latency_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_14_out,
      D => \mem_lat_inst[2].latency_cntr_r_reg[2]__0\(4),
      Q => \mem_lat_inst[2].mem_latency_reg_n_0_[2][4]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].phase_bslip_vld_chk[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_3_in36_in,
      I1 => edge_adv_cal_start_r,
      I2 => p_1_in34_in,
      I3 => p_2_in35_in,
      I4 => p_0_in33_in,
      O => phase_bslip_vld_2
    );
\mem_lat_inst[2].phase_bslip_vld_chk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clkdiv_phase_cal_done_r,
      D => phase_bslip_vld_2,
      Q => phase_bslip_vld_chk(2),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].rd0_bslip_vld_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out_inferred__34/mem_lat_inst[2].rd0_bslip_vld[2]_i_1_n_0\,
      Q => p_0_in33_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].rd0_vld_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_8\,
      Q => p_0_in10_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].rd1_bslip_vld_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_20\,
      Q => p_2_in35_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[2].rd1_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(54),
      Q => \mem_lat_inst[2].rd1_r_reg__0\(0),
      R => '0'
    );
\mem_lat_inst[2].rd1_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(55),
      Q => \mem_lat_inst[2].rd1_r_reg__0\(1),
      R => '0'
    );
\mem_lat_inst[2].rd1_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(56),
      Q => \mem_lat_inst[2].rd1_r_reg__0\(2),
      R => '0'
    );
\mem_lat_inst[2].rd1_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(57),
      Q => \mem_lat_inst[2].rd1_r_reg__0\(3),
      R => '0'
    );
\mem_lat_inst[2].rd1_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(58),
      Q => \mem_lat_inst[2].rd1_r_reg__0\(4),
      R => '0'
    );
\mem_lat_inst[2].rd1_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(59),
      Q => \mem_lat_inst[2].rd1_r_reg__0\(5),
      R => '0'
    );
\mem_lat_inst[2].rd1_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(60),
      Q => \mem_lat_inst[2].rd1_r_reg__0\(6),
      R => '0'
    );
\mem_lat_inst[2].rd1_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(61),
      Q => \mem_lat_inst[2].rd1_r_reg__0\(7),
      R => '0'
    );
\mem_lat_inst[2].rd1_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(62),
      Q => \mem_lat_inst[2].rd1_r_reg__0\(8),
      R => '0'
    );
\mem_lat_inst[2].rd1_vld_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_4\,
      Q => p_2_in12_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].fd0_bslip_vld_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out_inferred__31/mem_lat_inst[3].fd0_bslip_vld[3]_i_1_n_0\,
      Q => p_1_in38_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].fd0_vld_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_17\,
      Q => p_1_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].fd1_bslip_vld_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_25\,
      Q => p_3_in40_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].fd1_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(27),
      Q => \mem_lat_inst[3].fd1_r_reg__0\(0),
      R => '0'
    );
\mem_lat_inst[3].fd1_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(28),
      Q => \mem_lat_inst[3].fd1_r_reg__0\(1),
      R => '0'
    );
\mem_lat_inst[3].fd1_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(29),
      Q => \mem_lat_inst[3].fd1_r_reg__0\(2),
      R => '0'
    );
\mem_lat_inst[3].fd1_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(30),
      Q => \mem_lat_inst[3].fd1_r_reg__0\(3),
      R => '0'
    );
\mem_lat_inst[3].fd1_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(31),
      Q => \mem_lat_inst[3].fd1_r_reg__0\(4),
      R => '0'
    );
\mem_lat_inst[3].fd1_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(32),
      Q => \mem_lat_inst[3].fd1_r_reg__0\(5),
      R => '0'
    );
\mem_lat_inst[3].fd1_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(33),
      Q => \mem_lat_inst[3].fd1_r_reg__0\(6),
      R => '0'
    );
\mem_lat_inst[3].fd1_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(34),
      Q => \mem_lat_inst[3].fd1_r_reg__0\(7),
      R => '0'
    );
\mem_lat_inst[3].fd1_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(35),
      Q => \mem_lat_inst[3].fd1_r_reg__0\(8),
      R => '0'
    );
\mem_lat_inst[3].fd1_vld_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_13\,
      Q => p_3_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_cntr[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][3]\,
      I1 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][1]\,
      I2 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][2]\,
      I3 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][4]\,
      I4 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][0]\,
      O => \mem_lat_inst[3].latency_cntr[3][0]_i_1_n_0\
    );
\mem_lat_inst[3].latency_cntr[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFF00"
    )
        port map (
      I0 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][3]\,
      I1 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][2]\,
      I2 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][4]\,
      I3 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][1]\,
      I4 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][0]\,
      O => \mem_lat_inst[3].latency_cntr[3][1]_i_1_n_0\
    );
\mem_lat_inst[3].latency_cntr[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFFF000"
    )
        port map (
      I0 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][3]\,
      I1 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][4]\,
      I2 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][0]\,
      I3 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][1]\,
      I4 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][2]\,
      O => \mem_lat_inst[3].latency_cntr[3][2]_i_1_n_0\
    );
\mem_lat_inst[3].latency_cntr[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFC000"
    )
        port map (
      I0 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][4]\,
      I1 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][2]\,
      I2 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][1]\,
      I3 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][0]\,
      I4 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][3]\,
      O => \mem_lat_inst[3].latency_cntr[3][3]_i_1_n_0\
    );
\mem_lat_inst[3].latency_cntr[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => int_rd_cmd_n(0),
      I1 => cal_stage2_done,
      I2 => bl4_rd_cmd_int_r_reg_n_0,
      I3 => cal_stage2_start_r_reg,
      I4 => en_mem_latency_reg_n_0,
      I5 => \mem_lat_inst[3].latency_cntr[3][4]_i_3_n_0\,
      O => \mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0\
    );
\mem_lat_inst[3].latency_cntr[3][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][4]\,
      I1 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][2]\,
      I2 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][1]\,
      I3 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][0]\,
      I4 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][3]\,
      O => \mem_lat_inst[3].latency_cntr[3][4]_i_2_n_0\
    );
\mem_lat_inst[3].latency_cntr[3][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][4]\,
      I1 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][2]\,
      I2 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][1]\,
      I3 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][0]\,
      I4 => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][3]\,
      O => \mem_lat_inst[3].latency_cntr[3][4]_i_3_n_0\
    );
\mem_lat_inst[3].latency_cntr_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][0]\,
      Q => \mem_lat_inst[3].latency_cntr_r_reg[3]__0\(0),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_cntr_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][1]\,
      Q => \mem_lat_inst[3].latency_cntr_r_reg[3]__0\(1),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_cntr_r_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][2]\,
      Q => \mem_lat_inst[3].latency_cntr_r_reg[3]__0\(2),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_cntr_r_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][3]\,
      Q => \mem_lat_inst[3].latency_cntr_r_reg[3]__0\(3),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_cntr_r_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][4]\,
      Q => \mem_lat_inst[3].latency_cntr_r_reg[3]__0\(4),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_cntr_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0\,
      D => \mem_lat_inst[3].latency_cntr[3][0]_i_1_n_0\,
      Q => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][0]\,
      S => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_cntr_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0\,
      D => \mem_lat_inst[3].latency_cntr[3][1]_i_1_n_0\,
      Q => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][1]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_cntr_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0\,
      D => \mem_lat_inst[3].latency_cntr[3][2]_i_1_n_0\,
      Q => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][2]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_cntr_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0\,
      D => \mem_lat_inst[3].latency_cntr[3][3]_i_1_n_0\,
      Q => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][3]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_cntr_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0\,
      D => \mem_lat_inst[3].latency_cntr[3][4]_i_2_n_0\,
      Q => \mem_lat_inst[3].latency_cntr_reg_n_0_[3][4]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].latency_measured[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => en_mem_latency_reg_n_0,
      I1 => p_2_in,
      I2 => p_0_in8_in,
      I3 => p_3_in,
      I4 => p_1_in,
      O => p_9_out
    );
\mem_lat_inst[3].latency_measured_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_9_out,
      D => p_9_out,
      Q => \mem_lat_inst[3].latency_measured_reg_n_0_[3]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].mem_latency_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_9_out,
      D => \mem_lat_inst[3].latency_cntr_r_reg[3]__0\(0),
      Q => \mem_lat_inst[3].mem_latency_reg_n_0_[3][0]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].mem_latency_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_9_out,
      D => \mem_lat_inst[3].latency_cntr_r_reg[3]__0\(1),
      Q => \mem_lat_inst[3].mem_latency_reg_n_0_[3][1]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].mem_latency_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_9_out,
      D => \mem_lat_inst[3].latency_cntr_r_reg[3]__0\(2),
      Q => \mem_lat_inst[3].mem_latency_reg_n_0_[3][2]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].mem_latency_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_9_out,
      D => \mem_lat_inst[3].latency_cntr_r_reg[3]__0\(3),
      Q => \mem_lat_inst[3].mem_latency_reg_n_0_[3][3]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].mem_latency_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_9_out,
      D => \mem_lat_inst[3].latency_cntr_r_reg[3]__0\(4),
      Q => \mem_lat_inst[3].mem_latency_reg_n_0_[3][4]\,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].phase_bslip_vld_chk[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_3_in40_in,
      I1 => edge_adv_cal_start_r,
      I2 => p_1_in38_in,
      I3 => p_0_in37_in,
      I4 => p_2_in39_in,
      O => phase_bslip_vld_3
    );
\mem_lat_inst[3].phase_bslip_vld_chk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clkdiv_phase_cal_done_r,
      D => phase_bslip_vld_3,
      Q => phase_bslip_vld_chk(3),
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].rd0_bslip_vld_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out_inferred__35/mem_lat_inst[3].rd0_bslip_vld[3]_i_1_n_0\,
      Q => p_0_in37_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].rd0_vld_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_9\,
      Q => p_0_in8_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].rd1_bslip_vld_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_21\,
      Q => p_2_in39_in,
      R => rst_stg2_r_reg
    );
\mem_lat_inst[3].rd1_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(63),
      Q => \mem_lat_inst[3].rd1_r_reg__0\(0),
      R => '0'
    );
\mem_lat_inst[3].rd1_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(64),
      Q => \mem_lat_inst[3].rd1_r_reg__0\(1),
      R => '0'
    );
\mem_lat_inst[3].rd1_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(65),
      Q => \mem_lat_inst[3].rd1_r_reg__0\(2),
      R => '0'
    );
\mem_lat_inst[3].rd1_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(66),
      Q => \mem_lat_inst[3].rd1_r_reg__0\(3),
      R => '0'
    );
\mem_lat_inst[3].rd1_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(67),
      Q => \mem_lat_inst[3].rd1_r_reg__0\(4),
      R => '0'
    );
\mem_lat_inst[3].rd1_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(68),
      Q => \mem_lat_inst[3].rd1_r_reg__0\(5),
      R => '0'
    );
\mem_lat_inst[3].rd1_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(69),
      Q => \mem_lat_inst[3].rd1_r_reg__0\(6),
      R => '0'
    );
\mem_lat_inst[3].rd1_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(70),
      Q => \mem_lat_inst[3].rd1_r_reg__0\(7),
      R => '0'
    );
\mem_lat_inst[3].rd1_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data0(71),
      Q => \mem_lat_inst[3].rd1_r_reg__0\(8),
      R => '0'
    );
\mem_lat_inst[3].rd1_vld_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_r_ptr_reg_rep[3]_5\,
      Q => p_2_in,
      R => rst_stg2_r_reg
    );
\p_0_out_inferred__28/mem_lat_inst[0].fd0_bslip_vld[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_lat_inst[0].fd1_r_reg__0\(1),
      I1 => \mem_lat_inst[0].fd1_r_reg__0\(3),
      I2 => \mem_lat_inst[0].fd1_r_reg__0\(5),
      I3 => \mem_lat_inst[0].fd1_r_reg__0\(7),
      I4 => \p_0_out_inferred__28/mem_lat_inst[0].fd0_bslip_vld[0]_i_2_n_0\,
      O => \p_0_out_inferred__28/mem_lat_inst[0].fd0_bslip_vld[0]_i_1_n_0\
    );
\p_0_out_inferred__28/mem_lat_inst[0].fd0_bslip_vld[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \mem_lat_inst[0].fd1_r_reg__0\(8),
      I1 => \mem_lat_inst[0].fd1_r_reg__0\(6),
      I2 => \mem_lat_inst[0].fd1_r_reg__0\(0),
      I3 => \mem_lat_inst[0].fd1_r_reg__0\(2),
      I4 => \mem_lat_inst[0].fd1_r_reg__0\(4),
      O => \p_0_out_inferred__28/mem_lat_inst[0].fd0_bslip_vld[0]_i_2_n_0\
    );
\p_0_out_inferred__29/mem_lat_inst[1].fd0_bslip_vld[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_lat_inst[1].fd1_r_reg__0\(1),
      I1 => \mem_lat_inst[1].fd1_r_reg__0\(3),
      I2 => \mem_lat_inst[1].fd1_r_reg__0\(5),
      I3 => \mem_lat_inst[1].fd1_r_reg__0\(7),
      I4 => \p_0_out_inferred__29/mem_lat_inst[1].fd0_bslip_vld[1]_i_2_n_0\,
      O => \p_0_out_inferred__29/mem_lat_inst[1].fd0_bslip_vld[1]_i_1_n_0\
    );
\p_0_out_inferred__29/mem_lat_inst[1].fd0_bslip_vld[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \mem_lat_inst[1].fd1_r_reg__0\(8),
      I1 => \mem_lat_inst[1].fd1_r_reg__0\(6),
      I2 => \mem_lat_inst[1].fd1_r_reg__0\(0),
      I3 => \mem_lat_inst[1].fd1_r_reg__0\(2),
      I4 => \mem_lat_inst[1].fd1_r_reg__0\(4),
      O => \p_0_out_inferred__29/mem_lat_inst[1].fd0_bslip_vld[1]_i_2_n_0\
    );
\p_0_out_inferred__30/mem_lat_inst[2].fd0_bslip_vld[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_lat_inst[2].fd1_r_reg__0\(1),
      I1 => \mem_lat_inst[2].fd1_r_reg__0\(3),
      I2 => \mem_lat_inst[2].fd1_r_reg__0\(5),
      I3 => \mem_lat_inst[2].fd1_r_reg__0\(7),
      I4 => \p_0_out_inferred__30/mem_lat_inst[2].fd0_bslip_vld[2]_i_2_n_0\,
      O => \p_0_out_inferred__30/mem_lat_inst[2].fd0_bslip_vld[2]_i_1_n_0\
    );
\p_0_out_inferred__30/mem_lat_inst[2].fd0_bslip_vld[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \mem_lat_inst[2].fd1_r_reg__0\(8),
      I1 => \mem_lat_inst[2].fd1_r_reg__0\(6),
      I2 => \mem_lat_inst[2].fd1_r_reg__0\(0),
      I3 => \mem_lat_inst[2].fd1_r_reg__0\(2),
      I4 => \mem_lat_inst[2].fd1_r_reg__0\(4),
      O => \p_0_out_inferred__30/mem_lat_inst[2].fd0_bslip_vld[2]_i_2_n_0\
    );
\p_0_out_inferred__31/mem_lat_inst[3].fd0_bslip_vld[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_lat_inst[3].fd1_r_reg__0\(1),
      I1 => \mem_lat_inst[3].fd1_r_reg__0\(3),
      I2 => \mem_lat_inst[3].fd1_r_reg__0\(5),
      I3 => \mem_lat_inst[3].fd1_r_reg__0\(7),
      I4 => \p_0_out_inferred__31/mem_lat_inst[3].fd0_bslip_vld[3]_i_2_n_0\,
      O => \p_0_out_inferred__31/mem_lat_inst[3].fd0_bslip_vld[3]_i_1_n_0\
    );
\p_0_out_inferred__31/mem_lat_inst[3].fd0_bslip_vld[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \mem_lat_inst[3].fd1_r_reg__0\(8),
      I1 => \mem_lat_inst[3].fd1_r_reg__0\(6),
      I2 => \mem_lat_inst[3].fd1_r_reg__0\(0),
      I3 => \mem_lat_inst[3].fd1_r_reg__0\(2),
      I4 => \mem_lat_inst[3].fd1_r_reg__0\(4),
      O => \p_0_out_inferred__31/mem_lat_inst[3].fd0_bslip_vld[3]_i_2_n_0\
    );
\p_0_out_inferred__32/mem_lat_inst[0].rd0_bslip_vld[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_lat_inst[0].rd1_r_reg__0\(2),
      I1 => \mem_lat_inst[0].rd1_r_reg__0\(4),
      I2 => \mem_lat_inst[0].rd1_r_reg__0\(6),
      I3 => \mem_lat_inst[0].rd1_r_reg__0\(8),
      I4 => \p_0_out_inferred__32/mem_lat_inst[0].rd0_bslip_vld[0]_i_2_n_0\,
      O => \p_0_out_inferred__32/mem_lat_inst[0].rd0_bslip_vld[0]_i_1_n_0\
    );
\p_0_out_inferred__32/mem_lat_inst[0].rd0_bslip_vld[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \mem_lat_inst[0].rd1_r_reg__0\(1),
      I1 => \mem_lat_inst[0].rd1_r_reg__0\(3),
      I2 => \mem_lat_inst[0].rd1_r_reg__0\(5),
      I3 => \mem_lat_inst[0].rd1_r_reg__0\(0),
      I4 => \mem_lat_inst[0].rd1_r_reg__0\(7),
      O => \p_0_out_inferred__32/mem_lat_inst[0].rd0_bslip_vld[0]_i_2_n_0\
    );
\p_0_out_inferred__33/mem_lat_inst[1].rd0_bslip_vld[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_lat_inst[1].rd1_r_reg__0\(2),
      I1 => \mem_lat_inst[1].rd1_r_reg__0\(4),
      I2 => \mem_lat_inst[1].rd1_r_reg__0\(6),
      I3 => \mem_lat_inst[1].rd1_r_reg__0\(8),
      I4 => \p_0_out_inferred__33/mem_lat_inst[1].rd0_bslip_vld[1]_i_2_n_0\,
      O => \p_0_out_inferred__33/mem_lat_inst[1].rd0_bslip_vld[1]_i_1_n_0\
    );
\p_0_out_inferred__33/mem_lat_inst[1].rd0_bslip_vld[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \mem_lat_inst[1].rd1_r_reg__0\(1),
      I1 => \mem_lat_inst[1].rd1_r_reg__0\(3),
      I2 => \mem_lat_inst[1].rd1_r_reg__0\(5),
      I3 => \mem_lat_inst[1].rd1_r_reg__0\(0),
      I4 => \mem_lat_inst[1].rd1_r_reg__0\(7),
      O => \p_0_out_inferred__33/mem_lat_inst[1].rd0_bslip_vld[1]_i_2_n_0\
    );
\p_0_out_inferred__34/mem_lat_inst[2].rd0_bslip_vld[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_lat_inst[2].rd1_r_reg__0\(2),
      I1 => \mem_lat_inst[2].rd1_r_reg__0\(4),
      I2 => \mem_lat_inst[2].rd1_r_reg__0\(6),
      I3 => \mem_lat_inst[2].rd1_r_reg__0\(8),
      I4 => \p_0_out_inferred__34/mem_lat_inst[2].rd0_bslip_vld[2]_i_2_n_0\,
      O => \p_0_out_inferred__34/mem_lat_inst[2].rd0_bslip_vld[2]_i_1_n_0\
    );
\p_0_out_inferred__34/mem_lat_inst[2].rd0_bslip_vld[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \mem_lat_inst[2].rd1_r_reg__0\(1),
      I1 => \mem_lat_inst[2].rd1_r_reg__0\(3),
      I2 => \mem_lat_inst[2].rd1_r_reg__0\(5),
      I3 => \mem_lat_inst[2].rd1_r_reg__0\(0),
      I4 => \mem_lat_inst[2].rd1_r_reg__0\(7),
      O => \p_0_out_inferred__34/mem_lat_inst[2].rd0_bslip_vld[2]_i_2_n_0\
    );
\p_0_out_inferred__35/mem_lat_inst[3].rd0_bslip_vld[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_lat_inst[3].rd1_r_reg__0\(2),
      I1 => \mem_lat_inst[3].rd1_r_reg__0\(4),
      I2 => \mem_lat_inst[3].rd1_r_reg__0\(6),
      I3 => \mem_lat_inst[3].rd1_r_reg__0\(8),
      I4 => \p_0_out_inferred__35/mem_lat_inst[3].rd0_bslip_vld[3]_i_2_n_0\,
      O => \p_0_out_inferred__35/mem_lat_inst[3].rd0_bslip_vld[3]_i_1_n_0\
    );
\p_0_out_inferred__35/mem_lat_inst[3].rd0_bslip_vld[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \mem_lat_inst[3].rd1_r_reg__0\(1),
      I1 => \mem_lat_inst[3].rd1_r_reg__0\(3),
      I2 => \mem_lat_inst[3].rd1_r_reg__0\(5),
      I3 => \mem_lat_inst[3].rd1_r_reg__0\(0),
      I4 => \mem_lat_inst[3].rd1_r_reg__0\(7),
      O => \p_0_out_inferred__35/mem_lat_inst[3].rd0_bslip_vld[3]_i_2_n_0\
    );
\phase_valid[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFAAFFAAFFAAFF"
    )
        port map (
      I0 => edge_adv_cal_done_i_4_n_0,
      I1 => \mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0]\,
      I2 => \mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0]\,
      I3 => edge_adv_cal_start_r,
      I4 => \mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0]\,
      I5 => \mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0]\,
      O => \^clkdiv_phase_cal_done_reg_0\
    );
\phase_valid[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => p_2_in31_in,
      I1 => p_0_in29_in,
      I2 => edge_adv_cal_start_r,
      I3 => p_3_in32_in,
      I4 => p_1_in30_in,
      I5 => edge_adv_cal_done_i_2_n_0,
      O => \^clkdiv_phase_cal_done_reg_2\
    );
\phase_valid[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => p_0_in33_in,
      I1 => p_2_in35_in,
      I2 => p_1_in34_in,
      I3 => edge_adv_cal_start_r,
      I4 => p_3_in36_in,
      I5 => edge_adv_cal_done_i_5_n_0,
      O => \^clkdiv_phase_cal_done_reg_3\
    );
\phase_valid[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF0000FFFFFFFF"
    )
        port map (
      I0 => p_2_in39_in,
      I1 => p_0_in37_in,
      I2 => p_1_in38_in,
      I3 => p_3_in40_in,
      I4 => edge_adv_cal_done_i_3_n_0,
      I5 => edge_adv_cal_start_r,
      O => \^clkdiv_phase_cal_done_reg_1\
    );
\phase_valid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\(0),
      R => rst_stg2_r_reg
    );
\phase_valid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\(1),
      R => rst_stg2_r_reg
    );
\phase_valid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\(2),
      R => rst_stg2_r_reg
    );
\phase_valid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\(3),
      R => rst_stg2_r_reg
    );
pi_edge_adv_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \pi_edge_adv_wait_cnt_reg_n_0_[2]\,
      I3 => \pi_edge_adv_wait_cnt_reg_n_0_[3]\,
      O => pi_edge_adv_reg_1
    );
pi_edge_adv_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => phase_bslip_vld_chk(3),
      I1 => phase_bslip_vld_chk(2),
      I2 => \^byte_cnt_reg[2]_1\,
      I3 => phase_bslip_vld_chk(1),
      I4 => \^byte_cnt_reg[2]_2\,
      I5 => phase_bslip_vld_chk(0),
      O => pi_edge_adv_reg_0
    );
pi_edge_adv_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clkdiv_phase_cal_done_5r_reg_0,
      Q => pi_edge_adv_r_reg,
      R => rst_stg2_r_reg
    );
\pi_edge_adv_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \pi_edge_adv_wait_cnt[0]_i_1_n_0\
    );
\pi_edge_adv_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \pi_edge_adv_wait_cnt[1]_i_1_n_0\
    );
\pi_edge_adv_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \pi_edge_adv_wait_cnt_reg_n_0_[2]\,
      O => \pi_edge_adv_wait_cnt[2]_i_1_n_0\
    );
\pi_edge_adv_wait_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clkdiv_phase_cal_done_5r\,
      I1 => \^pi_edge_adv_wait_cnt_reg[2]_0\,
      O => \pi_edge_adv_wait_cnt[3]_i_1_n_0\
    );
\pi_edge_adv_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \pi_edge_adv_wait_cnt_reg_n_0_[2]\,
      I3 => \pi_edge_adv_wait_cnt_reg_n_0_[3]\,
      O => \pi_edge_adv_wait_cnt[3]_i_2_n_0\
    );
\pi_edge_adv_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_edge_adv_wait_cnt[3]_i_1_n_0\,
      D => \pi_edge_adv_wait_cnt[0]_i_1_n_0\,
      Q => \^q\(0),
      R => rst_stg2_r_reg
    );
\pi_edge_adv_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_edge_adv_wait_cnt[3]_i_1_n_0\,
      D => \pi_edge_adv_wait_cnt[1]_i_1_n_0\,
      Q => \^q\(1),
      R => rst_stg2_r_reg
    );
\pi_edge_adv_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_edge_adv_wait_cnt[3]_i_1_n_0\,
      D => \pi_edge_adv_wait_cnt[2]_i_1_n_0\,
      Q => \pi_edge_adv_wait_cnt_reg_n_0_[2]\,
      R => rst_stg2_r_reg
    );
\pi_edge_adv_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_edge_adv_wait_cnt[3]_i_1_n_0\,
      D => \pi_edge_adv_wait_cnt[3]_i_2_n_0\,
      Q => \pi_edge_adv_wait_cnt_reg_n_0_[3]\,
      R => rst_stg2_r_reg
    );
\start_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \start_cnt_reg__0\(0),
      O => \start_cnt[0]_i_1_n_0\
    );
\start_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_cnt_reg__0\(1),
      I1 => \start_cnt_reg__0\(0),
      O => p_0_in(1)
    );
\start_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \start_cnt_reg__0\(2),
      I1 => \start_cnt_reg__0\(0),
      I2 => \start_cnt_reg__0\(1),
      O => p_0_in(2)
    );
\start_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \start_cnt_reg__0\(3),
      I1 => \start_cnt_reg__0\(1),
      I2 => \start_cnt_reg__0\(0),
      I3 => \start_cnt_reg__0\(2),
      O => p_0_in(3)
    );
\start_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => edge_adv_cal_start_r_reg_0,
      I1 => \start_cnt_reg__0\(3),
      I2 => \start_cnt_reg__0\(4),
      I3 => \start_cnt_reg__0\(0),
      I4 => \start_cnt_reg__0\(1),
      I5 => \start_cnt_reg__0\(2),
      O => start_cnt0
    );
\start_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \start_cnt_reg__0\(4),
      I1 => \start_cnt_reg__0\(2),
      I2 => \start_cnt_reg__0\(0),
      I3 => \start_cnt_reg__0\(1),
      I4 => \start_cnt_reg__0\(3),
      O => p_0_in(4)
    );
\start_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => start_cnt0,
      D => \start_cnt[0]_i_1_n_0\,
      Q => \start_cnt_reg__0\(0),
      R => rst_stg2_r_reg
    );
\start_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => start_cnt0,
      D => p_0_in(1),
      Q => \start_cnt_reg__0\(1),
      R => rst_stg2_r_reg
    );
\start_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => start_cnt0,
      D => p_0_in(2),
      Q => \start_cnt_reg__0\(2),
      R => rst_stg2_r_reg
    );
\start_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => start_cnt0,
      D => p_0_in(3),
      Q => \start_cnt_reg__0\(3),
      R => rst_stg2_r_reg
    );
\start_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => start_cnt0,
      D => p_0_in(4),
      Q => \start_cnt_reg__0\(4),
      R => rst_stg2_r_reg
    );
\valid_latency[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => max_latency(0),
      O => valid_latency0(0)
    );
\valid_latency[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => max_latency(0),
      I1 => max_latency(1),
      O => valid_latency0(1)
    );
\valid_latency[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => max_latency(2),
      I1 => max_latency(1),
      I2 => max_latency(0),
      O => \valid_latency[2]_i_1_n_0\
    );
\valid_latency[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA95"
    )
        port map (
      I0 => max_latency(3),
      I1 => max_latency(0),
      I2 => max_latency(1),
      I3 => max_latency(2),
      O => valid_latency0(3)
    );
\valid_latency[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cal_stage2_done,
      O => \valid_latency[4]_i_1_n_0\
    );
\valid_latency[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9A9A9"
    )
        port map (
      I0 => max_latency(4),
      I1 => max_latency(3),
      I2 => max_latency(2),
      I3 => max_latency(1),
      I4 => max_latency(0),
      O => valid_latency0(4)
    );
\valid_latency_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \valid_latency[4]_i_1_n_0\,
      D => valid_latency0(0),
      Q => \^cmplx_rd_data_valid_r_reg\(0),
      R => rst_stg2_r_reg
    );
\valid_latency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \valid_latency[4]_i_1_n_0\,
      D => valid_latency0(1),
      Q => \^cmplx_rd_data_valid_r_reg\(1),
      R => rst_stg2_r_reg
    );
\valid_latency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \valid_latency[4]_i_1_n_0\,
      D => \valid_latency[2]_i_1_n_0\,
      Q => \^cmplx_rd_data_valid_r_reg\(2),
      R => rst_stg2_r_reg
    );
\valid_latency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \valid_latency[4]_i_1_n_0\,
      D => valid_latency0(3),
      Q => \^cmplx_rd_data_valid_r_reg\(3),
      R => rst_stg2_r_reg
    );
\valid_latency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \valid_latency[4]_i_1_n_0\,
      D => valid_latency0(4),
      Q => \^cmplx_rd_data_valid_r_reg\(4),
      R => rst_stg2_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_vld_gen is
  port (
    app_rd_valid0 : out STD_LOGIC;
    app_rd_valid1 : out STD_LOGIC;
    p_1_out : in STD_LOGIC;
    \valid_latency_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CLK : in STD_LOGIC;
    kill_rd_valid : in STD_LOGIC;
    rst_stg2_r_reg : in STD_LOGIC;
    cal_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_vld_gen : entity is "mig_7series_v4_0_qdr_rld_phy_read_vld_gen";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_vld_gen;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_vld_gen is
  signal data_valid_int_0 : STD_LOGIC;
  signal data_valid_int_1 : STD_LOGIC;
  signal data_valid_int_r1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_valid[1].gen_data_valid_2.data_valid[1]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_rd_valid[0].u_vld_gen_srl_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_rd_valid[1].u_vld_gen_srl_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_rd_valid[0].u_vld_gen_srl_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_rd_valid[0].u_vld_gen_srl_inst\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid ";
  attribute srl_name : string;
  attribute srl_name of \gen_rd_valid[0].u_vld_gen_srl_inst\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst ";
  attribute BOX_TYPE of \gen_rd_valid[1].u_vld_gen_srl_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \gen_rd_valid[1].u_vld_gen_srl_inst\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid ";
  attribute srl_name of \gen_rd_valid[1].u_vld_gen_srl_inst\ : label is "\u_mig_7a_0_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst ";
begin
\gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => data_valid_int_r1(1),
      I1 => data_valid_int_0,
      I2 => kill_rd_valid,
      I3 => rst_stg2_r_reg,
      I4 => cal_done_reg,
      O => \gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1_n_0\
    );
\gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1_n_0\,
      Q => app_rd_valid0,
      R => '0'
    );
\gen_rd_valid[0].u_vld_gen_srl_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => \valid_latency_reg[4]\(4 downto 0),
      CE => '1',
      CLK => CLK,
      D => p_1_out,
      Q => data_valid_int_0,
      Q31 => \NLW_gen_rd_valid[0].u_vld_gen_srl_inst_Q31_UNCONNECTED\
    );
\gen_rd_valid[1].data_valid_int_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => data_valid_int_1,
      Q => data_valid_int_r1(1),
      R => '0'
    );
\gen_rd_valid[1].gen_data_valid_2.data_valid[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => data_valid_int_1,
      I1 => data_valid_int_0,
      I2 => kill_rd_valid,
      I3 => rst_stg2_r_reg,
      I4 => cal_done_reg,
      O => \gen_rd_valid[1].gen_data_valid_2.data_valid[1]_i_1_n_0\
    );
\gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_rd_valid[1].gen_data_valid_2.data_valid[1]_i_1_n_0\,
      Q => app_rd_valid1,
      R => '0'
    );
\gen_rd_valid[1].u_vld_gen_srl_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => \valid_latency_reg[4]\(4 downto 0),
      CE => '1',
      CLK => CLK,
      D => '0',
      Q => data_valid_int_1,
      Q31 => \NLW_gen_rd_valid[1].u_vld_gen_srl_inst_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_poc_top is
  port (
    \sm_r_reg[3]\ : out STD_LOGIC;
    \sm_r_reg[3]_0\ : out STD_LOGIC;
    poc_backup_r_reg : out STD_LOGIC;
    run_polarity_r_reg : out STD_LOGIC;
    run_too_small_r3 : out STD_LOGIC;
    run_too_small_r_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    inc_ns1 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pd_out_r_reg : in STD_LOGIC;
    cq_stable_r_reg : in STD_LOGIC;
    ktap_at_left_edge_r_reg : in STD_LOGIC;
    mmcm_edge_detect_rdy_r_reg : in STD_LOGIC;
    poc_sample_pd : in STD_LOGIC;
    ktap_at_right_edge_r_reg : in STD_LOGIC;
    \centering__0\ : in STD_LOGIC;
    psdone : in STD_LOGIC;
    cq_stable_r_reg_0 : in STD_LOGIC;
    reset_run_ends : in STD_LOGIC;
    ktap_at_left_edge_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ktap_at_left_edge_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_poc_top : entity is "mig_7series_v4_0_poc_top";
end mig_7a_0_mig_7series_v4_0_poc_top;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_poc_top is
  signal \center0_return1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \center0_return1__1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \center0_return1__1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \center0_return1__1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \center0_return1__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \center0_return1__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \center0_return1__1_carry_i_3_n_0\ : STD_LOGIC;
  signal center0_return3 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal \center_diff_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \center_return1__1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \center_return1__1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \center_return1__1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \center_return1__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \center_return1__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \center_return1__1_carry_i_3_n_0\ : STD_LOGIC;
  signal center_return3 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal diff : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal diff_ns00_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \diff_ns0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \diff_ns0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal diff_ns1_carry_i_1_n_0 : STD_LOGIC;
  signal diff_ns1_carry_i_2_n_0 : STD_LOGIC;
  signal diff_ns1_carry_i_3_n_0 : STD_LOGIC;
  signal diff_ns1_carry_i_4_n_0 : STD_LOGIC;
  signal diff_ns1_carry_i_5_n_0 : STD_LOGIC;
  signal diff_ns1_carry_i_7_n_0 : STD_LOGIC;
  signal diff_ns1_carry_i_8_n_0 : STD_LOGIC;
  signal \diff_r_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal edge_center : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \edge_diff_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal fall_trail_r0 : STD_LOGIC;
  signal \mod_sub0_return0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mod_sub0_return0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal mod_sub0_return1_carry_i_2_n_0 : STD_LOGIC;
  signal mod_sub0_return1_carry_i_3_n_0 : STD_LOGIC;
  signal mod_sub0_return1_carry_i_4_n_0 : STD_LOGIC;
  signal mod_sub0_return1_carry_i_5_n_0 : STD_LOGIC;
  signal mod_sub0_return1_carry_i_6_n_0 : STD_LOGIC;
  signal mod_sub0_return1_carry_i_7_n_0 : STD_LOGIC;
  signal mod_sub0_return1_carry_i_8_n_0 : STD_LOGIC;
  signal \mod_sub_return0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mod_sub_return0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal mod_sub_return1_carry_i_2_n_0 : STD_LOGIC;
  signal mod_sub_return1_carry_i_3_n_0 : STD_LOGIC;
  signal mod_sub_return1_carry_i_4_n_0 : STD_LOGIC;
  signal mod_sub_return1_carry_i_5_n_0 : STD_LOGIC;
  signal mod_sub_return1_carry_i_6_n_0 : STD_LOGIC;
  signal mod_sub_return1_carry_i_7_n_0 : STD_LOGIC;
  signal mod_sub_return1_carry_i_8_n_0 : STD_LOGIC;
  signal offset0_return0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal offset0_return3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal offset_return0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal offset_return3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rise_lead_center_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rise_lead_center_offset_r_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rise_lead_center_offset_r_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \rise_lead_center_offset_r_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \rise_lead_center_offset_r_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \rise_lead_center_offset_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rise_lead_center_offset_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rise_lead_center_offset_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rise_lead_center_offset_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rise_lead_center_offset_r_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \rise_lead_center_offset_r_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal rise_trail_center_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rise_trail_center_offset_r_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rise_trail_center_offset_r_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \rise_trail_center_offset_r_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \rise_trail_center_offset_r_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \rise_trail_center_offset_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rise_trail_center_offset_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rise_trail_center_offset_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rise_trail_center_offset_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rise_trail_center_offset_r_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \rise_trail_center_offset_r_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal rise_trail_left_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rise_trail_r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rise_trail_r_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \rise_trail_r_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \rise_trail_r_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \rise_trail_r_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \rise_trail_r_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal run_polarity_held_r : STD_LOGIC;
  signal \^run_too_small_r_reg\ : STD_LOGIC;
  signal samp_cntr_ns0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \samp_cntr_r_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \samp_cntr_r_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \samp_cntr_r_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cntr_r_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \samp_cntr_r_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \samp_cntr_r_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \samp_cntr_r_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cntr_r_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \samp_cntr_r_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \samp_cntr_r_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal samps_hi_ns0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \samps_hi_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \samps_hi_r_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \samps_hi_r_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \samps_hi_r_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \samps_hi_r_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \samps_hi_r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \samps_hi_r_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \samps_hi_r_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \samps_hi_r_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \samps_hi_r_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \samps_hi_r_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \samps_hi_r_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \samps_hi_r_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal trailing_edge : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trailing_edge0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trailing_edge00_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trailing_edge1 : STD_LOGIC;
  signal u_edge_center_n_0 : STD_LOGIC;
  signal u_edge_center_n_1 : STD_LOGIC;
  signal u_edge_center_n_10 : STD_LOGIC;
  signal u_edge_center_n_11 : STD_LOGIC;
  signal u_edge_center_n_12 : STD_LOGIC;
  signal u_edge_center_n_13 : STD_LOGIC;
  signal u_edge_center_n_2 : STD_LOGIC;
  signal u_edge_center_n_20 : STD_LOGIC;
  signal u_edge_center_n_21 : STD_LOGIC;
  signal u_edge_center_n_22 : STD_LOGIC;
  signal u_edge_center_n_23 : STD_LOGIC;
  signal u_edge_center_n_24 : STD_LOGIC;
  signal u_edge_center_n_25 : STD_LOGIC;
  signal u_edge_center_n_26 : STD_LOGIC;
  signal u_edge_center_n_27 : STD_LOGIC;
  signal u_edge_center_n_28 : STD_LOGIC;
  signal u_edge_center_n_29 : STD_LOGIC;
  signal u_edge_center_n_3 : STD_LOGIC;
  signal u_edge_center_n_30 : STD_LOGIC;
  signal u_edge_center_n_31 : STD_LOGIC;
  signal u_edge_center_n_32 : STD_LOGIC;
  signal u_edge_center_n_33 : STD_LOGIC;
  signal u_edge_center_n_34 : STD_LOGIC;
  signal u_edge_center_n_35 : STD_LOGIC;
  signal u_edge_left_n_0 : STD_LOGIC;
  signal u_edge_left_n_1 : STD_LOGIC;
  signal u_edge_left_n_9 : STD_LOGIC;
  signal u_edge_right_n_10 : STD_LOGIC;
  signal u_edge_right_n_11 : STD_LOGIC;
  signal u_edge_right_n_12 : STD_LOGIC;
  signal u_edge_right_n_13 : STD_LOGIC;
  signal u_edge_right_n_14 : STD_LOGIC;
  signal u_edge_right_n_15 : STD_LOGIC;
  signal u_edge_right_n_16 : STD_LOGIC;
  signal u_edge_right_n_17 : STD_LOGIC;
  signal u_edge_right_n_18 : STD_LOGIC;
  signal u_edge_right_n_19 : STD_LOGIC;
  signal u_edge_right_n_20 : STD_LOGIC;
  signal u_edge_right_n_21 : STD_LOGIC;
  signal u_edge_right_n_22 : STD_LOGIC;
  signal u_edge_right_n_23 : STD_LOGIC;
  signal u_edge_right_n_24 : STD_LOGIC;
  signal u_edge_right_n_25 : STD_LOGIC;
  signal u_edge_right_n_26 : STD_LOGIC;
  signal u_edge_right_n_7 : STD_LOGIC;
  signal u_edge_right_n_8 : STD_LOGIC;
  signal u_edge_right_n_9 : STD_LOGIC;
  signal u_poc_meta_n_12 : STD_LOGIC;
  signal u_poc_meta_n_16 : STD_LOGIC;
  signal u_poc_meta_n_17 : STD_LOGIC;
  signal u_poc_meta_n_18 : STD_LOGIC;
  signal u_poc_meta_n_19 : STD_LOGIC;
  signal u_poc_meta_n_20 : STD_LOGIC;
  signal u_poc_meta_n_21 : STD_LOGIC;
  signal u_poc_meta_n_22 : STD_LOGIC;
  signal u_poc_meta_n_23 : STD_LOGIC;
  signal u_poc_meta_n_43 : STD_LOGIC;
  signal u_poc_meta_n_50 : STD_LOGIC;
  signal u_poc_meta_n_51 : STD_LOGIC;
  signal u_poc_meta_n_52 : STD_LOGIC;
  signal u_poc_meta_n_53 : STD_LOGIC;
  signal u_poc_meta_n_54 : STD_LOGIC;
  signal u_poc_meta_n_55 : STD_LOGIC;
  signal u_poc_meta_n_56 : STD_LOGIC;
  signal u_poc_meta_n_57 : STD_LOGIC;
  signal u_poc_tap_base_n_1 : STD_LOGIC;
  signal u_poc_tap_base_n_10 : STD_LOGIC;
  signal u_poc_tap_base_n_11 : STD_LOGIC;
  signal u_poc_tap_base_n_12 : STD_LOGIC;
  signal u_poc_tap_base_n_13 : STD_LOGIC;
  signal u_poc_tap_base_n_14 : STD_LOGIC;
  signal u_poc_tap_base_n_15 : STD_LOGIC;
  signal u_poc_tap_base_n_16 : STD_LOGIC;
  signal u_poc_tap_base_n_17 : STD_LOGIC;
  signal u_poc_tap_base_n_18 : STD_LOGIC;
  signal u_poc_tap_base_n_19 : STD_LOGIC;
  signal u_poc_tap_base_n_2 : STD_LOGIC;
  signal u_poc_tap_base_n_20 : STD_LOGIC;
  signal u_poc_tap_base_n_21 : STD_LOGIC;
  signal u_poc_tap_base_n_23 : STD_LOGIC;
  signal u_poc_tap_base_n_24 : STD_LOGIC;
  signal u_poc_tap_base_n_25 : STD_LOGIC;
  signal u_poc_tap_base_n_26 : STD_LOGIC;
  signal u_poc_tap_base_n_27 : STD_LOGIC;
  signal u_poc_tap_base_n_28 : STD_LOGIC;
  signal u_poc_tap_base_n_29 : STD_LOGIC;
  signal u_poc_tap_base_n_3 : STD_LOGIC;
  signal u_poc_tap_base_n_30 : STD_LOGIC;
  signal u_poc_tap_base_n_31 : STD_LOGIC;
  signal u_poc_tap_base_n_32 : STD_LOGIC;
  signal u_poc_tap_base_n_33 : STD_LOGIC;
  signal u_poc_tap_base_n_34 : STD_LOGIC;
  signal u_poc_tap_base_n_35 : STD_LOGIC;
  signal u_poc_tap_base_n_36 : STD_LOGIC;
  signal u_poc_tap_base_n_37 : STD_LOGIC;
  signal u_poc_tap_base_n_38 : STD_LOGIC;
  signal u_poc_tap_base_n_39 : STD_LOGIC;
  signal u_poc_tap_base_n_4 : STD_LOGIC;
  signal u_poc_tap_base_n_40 : STD_LOGIC;
  signal u_poc_tap_base_n_41 : STD_LOGIC;
  signal u_poc_tap_base_n_42 : STD_LOGIC;
  signal u_poc_tap_base_n_43 : STD_LOGIC;
  signal u_poc_tap_base_n_44 : STD_LOGIC;
  signal u_poc_tap_base_n_45 : STD_LOGIC;
  signal u_poc_tap_base_n_46 : STD_LOGIC;
  signal u_poc_tap_base_n_47 : STD_LOGIC;
  signal u_poc_tap_base_n_48 : STD_LOGIC;
  signal u_poc_tap_base_n_49 : STD_LOGIC;
  signal u_poc_tap_base_n_5 : STD_LOGIC;
  signal u_poc_tap_base_n_50 : STD_LOGIC;
  signal u_poc_tap_base_n_51 : STD_LOGIC;
  signal u_poc_tap_base_n_52 : STD_LOGIC;
  signal u_poc_tap_base_n_53 : STD_LOGIC;
  signal u_poc_tap_base_n_54 : STD_LOGIC;
  signal u_poc_tap_base_n_55 : STD_LOGIC;
  signal u_poc_tap_base_n_56 : STD_LOGIC;
  signal u_poc_tap_base_n_57 : STD_LOGIC;
  signal u_poc_tap_base_n_58 : STD_LOGIC;
  signal u_poc_tap_base_n_59 : STD_LOGIC;
  signal u_poc_tap_base_n_60 : STD_LOGIC;
  signal u_poc_tap_base_n_61 : STD_LOGIC;
  signal u_poc_tap_base_n_62 : STD_LOGIC;
  signal u_poc_tap_base_n_7 : STD_LOGIC;
  signal u_poc_tap_base_n_8 : STD_LOGIC;
  signal u_poc_tap_base_n_9 : STD_LOGIC;
  signal window_center : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_center0_return1__0_carry__0_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_center0_return1__0_carry__0_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_center_return1__0_carry__0_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_center_return1__0_carry__0_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_r_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_diff_r_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rise_lead_center_offset_r_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_rise_lead_center_offset_r_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_rise_lead_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rise_lead_center_offset_r_reg[4]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rise_lead_center_offset_r_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rise_lead_center_offset_r_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rise_trail_center_offset_r_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_rise_trail_center_offset_r_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_rise_trail_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rise_trail_center_offset_r_reg[4]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rise_trail_center_offset_r_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rise_trail_center_offset_r_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rise_trail_r_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rise_trail_r_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_samp_cntr_r_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_samp_cntr_r_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_samps_hi_r_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_samps_hi_r_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  run_too_small_r_reg <= \^run_too_small_r_reg\;
\center0_return1__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rise_trail_left_0(5),
      I1 => u_poc_meta_n_50,
      I2 => rise_trail_left_0(6),
      O => \center0_return1__0_carry__0_i_2_n_0\
    );
\center0_return1__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFF800000"
    )
        port map (
      I0 => center0_return3(6),
      I1 => center0_return3(5),
      I2 => center0_return3(7),
      I3 => center0_return3(8),
      I4 => u_poc_meta_n_51,
      I5 => \center0_return1__0_carry__0_i_7_n_0\,
      O => \center0_return1__0_carry__0_i_3_n_0\
    );
\center0_return1__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA955555556AAA"
    )
        port map (
      I0 => u_poc_meta_n_51,
      I1 => center0_return3(6),
      I2 => center0_return3(5),
      I3 => center0_return3(7),
      I4 => center0_return3(8),
      I5 => rise_trail_left_0(4),
      O => \center0_return1__0_carry__0_i_4_n_0\
    );
\center0_return1__0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(3),
      I1 => u_poc_meta_n_52,
      O => \center0_return1__0_carry__0_i_5_n_0\
    );
\center0_return1__0_carry__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => u_poc_meta_n_23,
      CO(3 downto 1) => \NLW_center0_return1__0_carry__0_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => center0_return3(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_center0_return1__0_carry__0_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\center0_return1__0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(5),
      I1 => u_poc_meta_n_50,
      O => \center0_return1__0_carry__0_i_7_n_0\
    );
\center0_return1__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(2),
      I1 => u_poc_meta_n_53,
      O => \center0_return1__0_carry_i_1_n_0\
    );
\center0_return1__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(1),
      I1 => u_poc_meta_n_54,
      O => \center0_return1__0_carry_i_2_n_0\
    );
\center0_return1__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(0),
      I1 => u_poc_meta_n_55,
      O => \center0_return1__0_carry_i_3_n_0\
    );
\center0_return1__1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(5),
      I1 => u_poc_meta_n_50,
      O => \center0_return1__1_carry__0_i_2_n_0\
    );
\center0_return1__1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(4),
      I1 => u_poc_meta_n_51,
      O => \center0_return1__1_carry__0_i_3_n_0\
    );
\center0_return1__1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(3),
      I1 => u_poc_meta_n_52,
      O => \center0_return1__1_carry__0_i_4_n_0\
    );
\center0_return1__1_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(2),
      I1 => u_poc_meta_n_53,
      O => \center0_return1__1_carry_i_1_n_0\
    );
\center0_return1__1_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(1),
      I1 => u_poc_meta_n_54,
      O => \center0_return1__1_carry_i_2_n_0\
    );
\center0_return1__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(0),
      I1 => u_poc_meta_n_55,
      O => \center0_return1__1_carry_i_3_n_0\
    );
\center_diff_r_reg[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_edge_right_n_22,
      O => \center_diff_r_reg[0]_i_2_n_0\
    );
\center_return1__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => diff(6),
      I2 => p_0_in1_in(7),
      O => \center_return1__0_carry__0_i_2_n_0\
    );
\center_return1__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFF800000"
    )
        port map (
      I0 => center_return3(6),
      I1 => center_return3(5),
      I2 => center_return3(7),
      I3 => center_return3(8),
      I4 => diff(5),
      I5 => \center_return1__0_carry__0_i_7_n_0\,
      O => \center_return1__0_carry__0_i_3_n_0\
    );
\center_return1__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA955555556AAA"
    )
        port map (
      I0 => diff(5),
      I1 => center_return3(6),
      I2 => center_return3(5),
      I3 => center_return3(7),
      I4 => center_return3(8),
      I5 => p_0_in1_in(5),
      O => \center_return1__0_carry__0_i_4_n_0\
    );
\center_return1__0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => diff(4),
      O => \center_return1__0_carry__0_i_5_n_0\
    );
\center_return1__0_carry__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => u_poc_meta_n_12,
      CO(3 downto 1) => \NLW_center_return1__0_carry__0_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => center_return3(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_center_return1__0_carry__0_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\center_return1__0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => diff(6),
      O => \center_return1__0_carry__0_i_7_n_0\
    );
\center_return1__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => diff(3),
      O => \center_return1__0_carry_i_1_n_0\
    );
\center_return1__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => diff(2),
      O => \center_return1__0_carry_i_2_n_0\
    );
\center_return1__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => diff(1),
      O => \center_return1__0_carry_i_3_n_0\
    );
\center_return1__1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => diff(6),
      O => \center_return1__1_carry__0_i_2_n_0\
    );
\center_return1__1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => diff(5),
      O => \center_return1__1_carry__0_i_3_n_0\
    );
\center_return1__1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => diff(4),
      O => \center_return1__1_carry__0_i_4_n_0\
    );
\center_return1__1_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => diff(3),
      O => \center_return1__1_carry_i_1_n_0\
    );
\center_return1__1_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => diff(2),
      O => \center_return1__1_carry_i_2_n_0\
    );
\center_return1__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => diff(1),
      O => \center_return1__1_carry_i_3_n_0\
    );
\diff_ns0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => edge_center(6),
      I1 => window_center(6),
      O => \diff_ns0_carry__0_i_2_n_0\
    );
\diff_ns0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => edge_center(5),
      I1 => window_center(5),
      O => \diff_ns0_carry__0_i_5_n_0\
    );
diff_ns1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => window_center(6),
      I1 => edge_center(6),
      I2 => edge_center(7),
      I3 => window_center(7),
      O => diff_ns1_carry_i_1_n_0
    );
diff_ns1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => window_center(4),
      I1 => edge_center(4),
      I2 => edge_center(5),
      I3 => window_center(5),
      O => diff_ns1_carry_i_2_n_0
    );
diff_ns1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => window_center(2),
      I1 => edge_center(2),
      I2 => edge_center(3),
      I3 => window_center(3),
      O => diff_ns1_carry_i_3_n_0
    );
diff_ns1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => window_center(0),
      I1 => edge_center(0),
      I2 => edge_center(1),
      I3 => window_center(1),
      O => diff_ns1_carry_i_4_n_0
    );
diff_ns1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => window_center(6),
      I1 => edge_center(6),
      I2 => window_center(7),
      I3 => edge_center(7),
      O => diff_ns1_carry_i_5_n_0
    );
diff_ns1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => window_center(2),
      I1 => edge_center(2),
      I2 => window_center(3),
      I3 => edge_center(3),
      O => diff_ns1_carry_i_7_n_0
    );
diff_ns1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => window_center(0),
      I1 => edge_center(0),
      I2 => window_center(1),
      I3 => edge_center(1),
      O => diff_ns1_carry_i_8_n_0
    );
\diff_r_reg[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_poc_meta_n_57,
      O => diff_ns00_in(0)
    );
\diff_r_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => u_poc_meta_n_43,
      CO(3 downto 1) => \NLW_diff_r_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \diff_r_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_diff_r_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\edge_diff_r_reg[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_poc_meta_n_56,
      O => \edge_diff_r_reg[0]_i_2_n_0\
    );
\mod_sub0_return0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rise_trail_left_0(5),
      I1 => u_edge_right_n_11,
      O => \mod_sub0_return0_carry__0_i_1_n_0\
    );
\mod_sub0_return0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_edge_right_n_12,
      I1 => rise_trail_left_0(4),
      O => \mod_sub0_return0_carry__0_i_4_n_0\
    );
mod_sub0_return1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => u_edge_right_n_12,
      I1 => rise_trail_left_0(4),
      I2 => rise_trail_left_0(5),
      I3 => u_edge_right_n_11,
      O => mod_sub0_return1_carry_i_2_n_0
    );
mod_sub0_return1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => u_edge_right_n_14,
      I1 => rise_trail_left_0(2),
      I2 => rise_trail_left_0(3),
      I3 => u_edge_right_n_13,
      O => mod_sub0_return1_carry_i_3_n_0
    );
mod_sub0_return1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => u_edge_right_n_16,
      I1 => rise_trail_left_0(0),
      I2 => rise_trail_left_0(1),
      I3 => u_edge_right_n_15,
      O => mod_sub0_return1_carry_i_4_n_0
    );
mod_sub0_return1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rise_trail_left_0(6),
      I1 => u_edge_right_n_10,
      O => mod_sub0_return1_carry_i_5_n_0
    );
mod_sub0_return1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => u_edge_right_n_12,
      I1 => rise_trail_left_0(4),
      I2 => u_edge_right_n_11,
      I3 => rise_trail_left_0(5),
      O => mod_sub0_return1_carry_i_6_n_0
    );
mod_sub0_return1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => u_edge_right_n_14,
      I1 => rise_trail_left_0(2),
      I2 => u_edge_right_n_13,
      I3 => rise_trail_left_0(3),
      O => mod_sub0_return1_carry_i_7_n_0
    );
mod_sub0_return1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => u_edge_right_n_16,
      I1 => rise_trail_left_0(0),
      I2 => u_edge_right_n_15,
      I3 => rise_trail_left_0(1),
      O => mod_sub0_return1_carry_i_8_n_0
    );
\mod_sub_return0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => u_poc_meta_n_17,
      O => \mod_sub_return0_carry__0_i_1_n_0\
    );
\mod_sub_return0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_poc_meta_n_18,
      I1 => p_0_in1_in(5),
      O => \mod_sub_return0_carry__0_i_4_n_0\
    );
mod_sub_return1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => u_poc_meta_n_18,
      I1 => p_0_in1_in(5),
      I2 => p_0_in1_in(6),
      I3 => u_poc_meta_n_17,
      O => mod_sub_return1_carry_i_2_n_0
    );
mod_sub_return1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => u_poc_meta_n_20,
      I1 => p_0_in1_in(3),
      I2 => p_0_in1_in(4),
      I3 => u_poc_meta_n_19,
      O => mod_sub_return1_carry_i_3_n_0
    );
mod_sub_return1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => u_poc_meta_n_22,
      I1 => p_0_in1_in(1),
      I2 => p_0_in1_in(2),
      I3 => u_poc_meta_n_21,
      O => mod_sub_return1_carry_i_4_n_0
    );
mod_sub_return1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => u_poc_meta_n_16,
      O => mod_sub_return1_carry_i_5_n_0
    );
mod_sub_return1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => u_poc_meta_n_18,
      I1 => p_0_in1_in(5),
      I2 => u_poc_meta_n_17,
      I3 => p_0_in1_in(6),
      O => mod_sub_return1_carry_i_6_n_0
    );
mod_sub_return1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => u_poc_meta_n_20,
      I1 => p_0_in1_in(3),
      I2 => u_poc_meta_n_19,
      I3 => p_0_in1_in(4),
      O => mod_sub_return1_carry_i_7_n_0
    );
mod_sub_return1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => u_poc_meta_n_22,
      I1 => p_0_in1_in(1),
      I2 => u_poc_meta_n_21,
      I3 => p_0_in1_in(2),
      O => mod_sub_return1_carry_i_8_n_0
    );
\rise_lead_center_offset_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rise_lead_center_offset_r_reg[1]_i_1_n_0\,
      CO(2) => \rise_lead_center_offset_r_reg[1]_i_1_n_1\,
      CO(1) => \rise_lead_center_offset_r_reg[1]_i_1_n_2\,
      CO(0) => \rise_lead_center_offset_r_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => rise_lead_center_0(4 downto 2),
      DI(0) => '0',
      O(3) => offset_return3(4),
      O(2 downto 1) => \NLW_rise_lead_center_offset_r_reg[1]_i_1_O_UNCONNECTED\(2 downto 1),
      O(0) => offset_return0(1),
      S(3) => u_edge_center_n_20,
      S(2) => u_edge_center_n_21,
      S(1) => u_edge_center_n_22,
      S(0) => u_edge_center_n_23
    );
\rise_lead_center_offset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rise_lead_center_offset_r_reg[4]_i_1_n_0\,
      CO(2) => \rise_lead_center_offset_r_reg[4]_i_1_n_1\,
      CO(1) => \rise_lead_center_offset_r_reg[4]_i_1_n_2\,
      CO(0) => \rise_lead_center_offset_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => rise_lead_center_0(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => offset_return0(4 downto 2),
      O(0) => \NLW_rise_lead_center_offset_r_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => u_edge_center_n_0,
      S(2) => u_edge_center_n_1,
      S(1) => u_edge_center_n_2,
      S(0) => u_edge_center_n_3
    );
\rise_lead_center_offset_r_reg[4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rise_lead_center_offset_r_reg[1]_i_1_n_0\,
      CO(3) => \NLW_rise_lead_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\(3),
      CO(2) => offset_return3(7),
      CO(1) => \NLW_rise_lead_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\(1),
      CO(0) => \rise_lead_center_offset_r_reg[4]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => rise_lead_center_0(6 downto 5),
      O(3 downto 2) => \NLW_rise_lead_center_offset_r_reg[4]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => offset_return3(6 downto 5),
      S(3 downto 2) => B"01",
      S(1) => u_edge_center_n_24,
      S(0) => u_edge_center_n_25
    );
\rise_lead_center_offset_r_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rise_lead_center_offset_r_reg[4]_i_1_n_0\,
      CO(3 downto 1) => \NLW_rise_lead_center_offset_r_reg[6]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rise_lead_center_offset_r_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_rise_lead_center_offset_r_reg[6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => offset_return0(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => u_edge_center_n_26,
      S(0) => u_edge_center_n_27
    );
\rise_trail_center_offset_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rise_trail_center_offset_r_reg[1]_i_1_n_0\,
      CO(2) => \rise_trail_center_offset_r_reg[1]_i_1_n_1\,
      CO(1) => \rise_trail_center_offset_r_reg[1]_i_1_n_2\,
      CO(0) => \rise_trail_center_offset_r_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => rise_trail_center_0(4 downto 2),
      DI(0) => '0',
      O(3) => offset0_return3(4),
      O(2 downto 1) => \NLW_rise_trail_center_offset_r_reg[1]_i_1_O_UNCONNECTED\(2 downto 1),
      O(0) => offset0_return0(1),
      S(3) => u_edge_center_n_28,
      S(2) => u_edge_center_n_29,
      S(1) => u_edge_center_n_30,
      S(0) => u_edge_center_n_31
    );
\rise_trail_center_offset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rise_trail_center_offset_r_reg[4]_i_1_n_0\,
      CO(2) => \rise_trail_center_offset_r_reg[4]_i_1_n_1\,
      CO(1) => \rise_trail_center_offset_r_reg[4]_i_1_n_2\,
      CO(0) => \rise_trail_center_offset_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => rise_trail_center_0(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => offset0_return0(4 downto 2),
      O(0) => \NLW_rise_trail_center_offset_r_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => u_edge_center_n_10,
      S(2) => u_edge_center_n_11,
      S(1) => u_edge_center_n_12,
      S(0) => u_edge_center_n_13
    );
\rise_trail_center_offset_r_reg[4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rise_trail_center_offset_r_reg[1]_i_1_n_0\,
      CO(3) => \NLW_rise_trail_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\(3),
      CO(2) => offset0_return3(7),
      CO(1) => \NLW_rise_trail_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\(1),
      CO(0) => \rise_trail_center_offset_r_reg[4]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => rise_trail_center_0(6 downto 5),
      O(3 downto 2) => \NLW_rise_trail_center_offset_r_reg[4]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => offset0_return3(6 downto 5),
      S(3 downto 2) => B"01",
      S(1) => u_edge_center_n_32,
      S(0) => u_edge_center_n_33
    );
\rise_trail_center_offset_r_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rise_trail_center_offset_r_reg[4]_i_1_n_0\,
      CO(3 downto 1) => \NLW_rise_trail_center_offset_r_reg[6]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rise_trail_center_offset_r_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_rise_trail_center_offset_r_reg[6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => offset0_return0(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => u_edge_center_n_34,
      S(0) => u_edge_center_n_35
    );
\rise_trail_r_reg[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_poc_tap_base_n_31,
      O => trailing_edge00_in(0)
    );
\rise_trail_r_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rise_trail_r_reg[3]_i_2_n_0\,
      CO(2) => \rise_trail_r_reg[3]_i_2_n_1\,
      CO(1) => \rise_trail_r_reg[3]_i_2_n_2\,
      CO(0) => \rise_trail_r_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => u_poc_tap_base_n_10,
      DI(2) => u_poc_tap_base_n_11,
      DI(1) => u_poc_tap_base_n_12,
      DI(0) => u_poc_tap_base_n_13,
      O(3 downto 0) => trailing_edge0(3 downto 0),
      S(3) => u_poc_tap_base_n_59,
      S(2) => u_poc_tap_base_n_60,
      S(1) => u_poc_tap_base_n_61,
      S(0) => u_poc_tap_base_n_62
    );
\rise_trail_r_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rise_trail_r_reg[3]_i_2_n_0\,
      CO(3 downto 2) => \NLW_rise_trail_r_reg[6]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rise_trail_r_reg[6]_i_3_n_2\,
      CO(0) => \rise_trail_r_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => u_poc_tap_base_n_8,
      DI(0) => u_poc_tap_base_n_9,
      O(3) => \NLW_rise_trail_r_reg[6]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => trailing_edge0(6 downto 4),
      S(3) => '0',
      S(2) => u_poc_tap_base_n_24,
      S(1) => u_poc_tap_base_n_25,
      S(0) => u_poc_tap_base_n_26
    );
\samp_cntr_r_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_cntr_r_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_samp_cntr_r_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \samp_cntr_r_reg[11]_i_3_n_2\,
      CO(0) => \samp_cntr_r_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_samp_cntr_r_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => samp_cntr_ns0(11 downto 9),
      S(3) => '0',
      S(2) => u_poc_tap_base_n_40,
      S(1) => u_poc_tap_base_n_41,
      S(0) => u_poc_tap_base_n_42
    );
\samp_cntr_r_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \samp_cntr_r_reg[4]_i_2_n_0\,
      CO(2) => \samp_cntr_r_reg[4]_i_2_n_1\,
      CO(1) => \samp_cntr_r_reg[4]_i_2_n_2\,
      CO(0) => \samp_cntr_r_reg[4]_i_2_n_3\,
      CYINIT => u_poc_tap_base_n_14,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => samp_cntr_ns0(4 downto 1),
      S(3) => u_poc_tap_base_n_32,
      S(2) => u_poc_tap_base_n_33,
      S(1) => u_poc_tap_base_n_34,
      S(0) => u_poc_tap_base_n_35
    );
\samp_cntr_r_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_cntr_r_reg[4]_i_2_n_0\,
      CO(3) => \samp_cntr_r_reg[8]_i_2_n_0\,
      CO(2) => \samp_cntr_r_reg[8]_i_2_n_1\,
      CO(1) => \samp_cntr_r_reg[8]_i_2_n_2\,
      CO(0) => \samp_cntr_r_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => samp_cntr_ns0(8 downto 5),
      S(3) => u_poc_tap_base_n_36,
      S(2) => u_poc_tap_base_n_37,
      S(1) => u_poc_tap_base_n_38,
      S(0) => u_poc_tap_base_n_39
    );
\samps_hi_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_poc_tap_base_n_23,
      I1 => pd_out_r_reg,
      O => \samps_hi_r[3]_i_6_n_0\
    );
\samps_hi_r_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \samps_hi_r_reg[7]_i_2_n_0\,
      CO(3) => \samps_hi_r_reg[11]_i_2_n_0\,
      CO(2) => \samps_hi_r_reg[11]_i_2_n_1\,
      CO(1) => \samps_hi_r_reg[11]_i_2_n_2\,
      CO(0) => \samps_hi_r_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => samps_hi_ns0(11 downto 8),
      S(3) => u_poc_tap_base_n_50,
      S(2) => u_poc_tap_base_n_51,
      S(1) => u_poc_tap_base_n_52,
      S(0) => u_poc_tap_base_n_53
    );
\samps_hi_r_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \samps_hi_r_reg[11]_i_2_n_0\,
      CO(3 downto 0) => \NLW_samps_hi_r_reg[12]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_samps_hi_r_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => samps_hi_ns0(12),
      S(3 downto 1) => B"000",
      S(0) => u_poc_tap_base_n_54
    );
\samps_hi_r_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \samps_hi_r_reg[3]_i_2_n_0\,
      CO(2) => \samps_hi_r_reg[3]_i_2_n_1\,
      CO(1) => \samps_hi_r_reg[3]_i_2_n_2\,
      CO(0) => \samps_hi_r_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => u_poc_tap_base_n_23,
      O(3 downto 0) => samps_hi_ns0(3 downto 0),
      S(3) => u_poc_tap_base_n_43,
      S(2) => u_poc_tap_base_n_44,
      S(1) => u_poc_tap_base_n_45,
      S(0) => \samps_hi_r[3]_i_6_n_0\
    );
\samps_hi_r_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \samps_hi_r_reg[3]_i_2_n_0\,
      CO(3) => \samps_hi_r_reg[7]_i_2_n_0\,
      CO(2) => \samps_hi_r_reg[7]_i_2_n_1\,
      CO(1) => \samps_hi_r_reg[7]_i_2_n_2\,
      CO(0) => \samps_hi_r_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => samps_hi_ns0(7 downto 4),
      S(3) => u_poc_tap_base_n_46,
      S(2) => u_poc_tap_base_n_47,
      S(1) => u_poc_tap_base_n_48,
      S(0) => u_poc_tap_base_n_49
    );
u_edge_center: entity work.mig_7a_0_mig_7series_v4_0_poc_edge_store
     port map (
      CLK => CLK,
      D(6 downto 0) => trailing_edge(6 downto 0),
      I484(1) => u_edge_center_n_34,
      I484(0) => u_edge_center_n_35,
      Q(5 downto 1) => rise_lead_center_0(6 downto 2),
      Q(0) => rise_lead_center_0(0),
      S(3) => u_edge_center_n_0,
      S(2) => u_edge_center_n_1,
      S(1) => u_edge_center_n_2,
      S(0) => u_edge_center_n_3,
      ktap_at_left_edge_r_reg(0) => ktap_at_left_edge_r_reg_0(0),
      ktap_at_left_edge_r_reg_0(0) => ktap_at_left_edge_r_reg_1(0),
      offset0_return3(3 downto 0) => offset0_return3(7 downto 4),
      offset_return3(3 downto 0) => offset_return3(7 downto 4),
      \rise_lead_center_offset_r_reg[1]\(3) => u_edge_center_n_20,
      \rise_lead_center_offset_r_reg[1]\(2) => u_edge_center_n_21,
      \rise_lead_center_offset_r_reg[1]\(1) => u_edge_center_n_22,
      \rise_lead_center_offset_r_reg[1]\(0) => u_edge_center_n_23,
      \rise_lead_center_offset_r_reg[4]\(1) => u_edge_center_n_24,
      \rise_lead_center_offset_r_reg[4]\(0) => u_edge_center_n_25,
      \rise_lead_center_offset_r_reg[6]\(1) => u_edge_center_n_26,
      \rise_lead_center_offset_r_reg[6]\(0) => u_edge_center_n_27,
      \rise_trail_center_offset_r_reg[1]\(3) => u_edge_center_n_28,
      \rise_trail_center_offset_r_reg[1]\(2) => u_edge_center_n_29,
      \rise_trail_center_offset_r_reg[1]\(1) => u_edge_center_n_30,
      \rise_trail_center_offset_r_reg[1]\(0) => u_edge_center_n_31,
      \rise_trail_center_offset_r_reg[4]\(3) => u_edge_center_n_10,
      \rise_trail_center_offset_r_reg[4]\(2) => u_edge_center_n_11,
      \rise_trail_center_offset_r_reg[4]\(1) => u_edge_center_n_12,
      \rise_trail_center_offset_r_reg[4]\(0) => u_edge_center_n_13,
      \rise_trail_center_offset_r_reg[4]_0\(1) => u_edge_center_n_32,
      \rise_trail_center_offset_r_reg[4]_0\(0) => u_edge_center_n_33,
      \rise_trail_center_offset_r_reg[6]\(5 downto 1) => rise_trail_center_0(6 downto 2),
      \rise_trail_center_offset_r_reg[6]\(0) => rise_trail_center_0(0),
      \tap_r_reg[6]\(6) => u_poc_tap_base_n_7,
      \tap_r_reg[6]\(5) => u_poc_tap_base_n_8,
      \tap_r_reg[6]\(4) => u_poc_tap_base_n_9,
      \tap_r_reg[6]\(3) => u_poc_tap_base_n_10,
      \tap_r_reg[6]\(2) => u_poc_tap_base_n_11,
      \tap_r_reg[6]\(1) => u_poc_tap_base_n_12,
      \tap_r_reg[6]\(0) => u_poc_tap_base_n_13
    );
u_edge_left: entity work.mig_7a_0_mig_7series_v4_0_poc_edge_store_12
     port map (
      CLK => CLK,
      D(6 downto 0) => trailing_edge(6 downto 0),
      E(0) => u_poc_tap_base_n_5,
      Q(6 downto 0) => rise_trail_left_0(6 downto 0),
      S(1) => u_edge_left_n_0,
      S(0) => u_edge_left_n_1,
      \rise_lead_r_reg[6]\(1) => u_edge_right_n_10,
      \rise_lead_r_reg[6]\(0) => u_edge_right_n_11,
      \window_center_r_reg[7]\(0) => u_edge_left_n_9
    );
u_edge_right: entity work.mig_7a_0_mig_7series_v4_0_poc_edge_store_13
     port map (
      CLK => CLK,
      CO(0) => trailing_edge1,
      DI(3) => u_poc_tap_base_n_18,
      DI(2) => u_poc_tap_base_n_19,
      DI(1) => u_poc_tap_base_n_20,
      DI(0) => u_poc_tap_base_n_21,
      E(0) => fall_trail_r0,
      Q(6) => u_poc_tap_base_n_7,
      Q(5) => u_poc_tap_base_n_8,
      Q(4) => u_poc_tap_base_n_9,
      Q(3) => u_poc_tap_base_n_10,
      Q(2) => u_poc_tap_base_n_11,
      Q(1) => u_poc_tap_base_n_12,
      Q(0) => u_poc_tap_base_n_13,
      S(3) => u_poc_tap_base_n_55,
      S(2) => u_poc_tap_base_n_56,
      S(1) => u_poc_tap_base_n_57,
      S(0) => u_poc_tap_base_n_58,
      \center_diff_r_reg[0]\ => u_edge_right_n_22,
      \center_diff_r_reg[3]\(3) => u_edge_right_n_18,
      \center_diff_r_reg[3]\(2) => u_edge_right_n_19,
      \center_diff_r_reg[3]\(1) => u_edge_right_n_20,
      \center_diff_r_reg[3]\(0) => u_edge_right_n_21,
      \center_diff_r_reg[3]_0\(3) => u_edge_right_n_23,
      \center_diff_r_reg[3]_0\(2) => u_edge_right_n_24,
      \center_diff_r_reg[3]_0\(1) => u_edge_right_n_25,
      \center_diff_r_reg[3]_0\(0) => u_edge_right_n_26,
      \center_diff_r_reg[6]\(2) => u_edge_right_n_7,
      \center_diff_r_reg[6]\(1) => u_edge_right_n_8,
      \center_diff_r_reg[6]\(0) => u_edge_right_n_9,
      \center_diff_r_reg[6]_0\(6) => u_edge_right_n_10,
      \center_diff_r_reg[6]_0\(5) => u_edge_right_n_11,
      \center_diff_r_reg[6]_0\(4) => u_edge_right_n_12,
      \center_diff_r_reg[6]_0\(3) => u_edge_right_n_13,
      \center_diff_r_reg[6]_0\(2) => u_edge_right_n_14,
      \center_diff_r_reg[6]_0\(1) => u_edge_right_n_15,
      \center_diff_r_reg[6]_0\(0) => u_edge_right_n_16,
      \center_diff_r_reg[6]_1\(0) => u_edge_right_n_17,
      \rise_trail_r_reg[6]\(6 downto 0) => rise_trail_left_0(6 downto 0),
      \run_r_reg[5]\(1) => u_poc_tap_base_n_3,
      \run_r_reg[5]\(0) => u_poc_tap_base_n_4,
      \run_r_reg[5]_0\(2) => u_poc_tap_base_n_15,
      \run_r_reg[5]_0\(1) => u_poc_tap_base_n_16,
      \run_r_reg[5]_0\(0) => u_poc_tap_base_n_17,
      \tap_r_reg[3]\(3) => u_poc_tap_base_n_27,
      \tap_r_reg[3]\(2) => u_poc_tap_base_n_28,
      \tap_r_reg[3]\(1) => u_poc_tap_base_n_29,
      \tap_r_reg[3]\(0) => u_poc_tap_base_n_30,
      trailing_edge00_in(5 downto 0) => trailing_edge00_in(6 downto 1)
    );
u_poc_meta: entity work.mig_7a_0_mig_7series_v4_0_poc_meta
     port map (
      CLK => CLK,
      CO(0) => u_poc_meta_n_12,
      D(6 downto 1) => offset_return0(6 downto 1),
      D(0) => rise_lead_center_0(0),
      DI(2) => mod_sub_return1_carry_i_2_n_0,
      DI(1) => mod_sub_return1_carry_i_3_n_0,
      DI(0) => mod_sub_return1_carry_i_4_n_0,
      O(2 downto 0) => center_return3(7 downto 5),
      Q(6 downto 0) => p_0_in1_in(7 downto 1),
      S(2) => \center_return1__1_carry_i_1_n_0\,
      S(1) => \center_return1__1_carry_i_2_n_0\,
      S(0) => \center_return1__1_carry_i_3_n_0\,
      SR(0) => SR(0),
      \centering__0\ => \centering__0\,
      cq_stable_r_reg => cq_stable_r_reg,
      \diff_r_reg[0]_0\ => u_poc_meta_n_57,
      \diff_r_reg[7]_0\(7 downto 0) => window_center(7 downto 0),
      \diff_r_reg[7]_1\(7 downto 0) => edge_center(7 downto 0),
      \diff_r_reg[8]_0\(0) => u_poc_meta_n_43,
      \edge_center_r_reg[5]_0\(0) => \diff_ns0_carry__0_i_5_n_0\,
      \edge_center_r_reg[6]_0\(0) => \diff_ns0_carry__0_i_2_n_0\,
      \edge_center_r_reg[7]_0\(5 downto 0) => diff(6 downto 1),
      \edge_diff_r_reg[0]_0\ => u_poc_meta_n_56,
      \edge_diff_r_reg[6]_0\(6) => u_poc_meta_n_16,
      \edge_diff_r_reg[6]_0\(5) => u_poc_meta_n_17,
      \edge_diff_r_reg[6]_0\(4) => u_poc_meta_n_18,
      \edge_diff_r_reg[6]_0\(3) => u_poc_meta_n_19,
      \edge_diff_r_reg[6]_0\(2) => u_poc_meta_n_20,
      \edge_diff_r_reg[6]_0\(1) => u_poc_meta_n_21,
      \edge_diff_r_reg[6]_0\(0) => u_poc_meta_n_22,
      inc_ns1 => inc_ns1,
      ktap_at_left_edge_r_reg => ktap_at_left_edge_r_reg,
      ktap_at_right_edge_r_reg => ktap_at_right_edge_r_reg,
      mmcm_edge_detect_rdy_r_reg => mmcm_edge_detect_rdy_r_reg,
      poc_backup_r_reg_0 => poc_backup_r_reg,
      reset_run_ends => reset_run_ends,
      \rise_lead_center_offset_r_reg[2]_0\(2) => \center_return1__0_carry_i_1_n_0\,
      \rise_lead_center_offset_r_reg[2]_0\(1) => \center_return1__0_carry_i_2_n_0\,
      \rise_lead_center_offset_r_reg[2]_0\(0) => \center_return1__0_carry_i_3_n_0\,
      \rise_lead_center_offset_r_reg[5]_0\(2) => \center_return1__1_carry__0_i_2_n_0\,
      \rise_lead_center_offset_r_reg[5]_0\(1) => \center_return1__1_carry__0_i_3_n_0\,
      \rise_lead_center_offset_r_reg[5]_0\(0) => \center_return1__1_carry__0_i_4_n_0\,
      \rise_lead_center_offset_r_reg[5]_1\(3) => \center_return1__0_carry__0_i_2_n_0\,
      \rise_lead_center_offset_r_reg[5]_1\(2) => \center_return1__0_carry__0_i_3_n_0\,
      \rise_lead_center_offset_r_reg[5]_1\(1) => \center_return1__0_carry__0_i_4_n_0\,
      \rise_lead_center_offset_r_reg[5]_1\(0) => \center_return1__0_carry__0_i_5_n_0\,
      \rise_lead_center_offset_r_reg[5]_2\(0) => \mod_sub_return0_carry__0_i_1_n_0\,
      \rise_lead_center_offset_r_reg[5]_3\(0) => center_return3(8),
      \rise_lead_center_offset_r_reg[6]_0\(3) => mod_sub_return1_carry_i_5_n_0,
      \rise_lead_center_offset_r_reg[6]_0\(2) => mod_sub_return1_carry_i_6_n_0,
      \rise_lead_center_offset_r_reg[6]_0\(1) => mod_sub_return1_carry_i_7_n_0,
      \rise_lead_center_offset_r_reg[6]_0\(0) => mod_sub_return1_carry_i_8_n_0,
      \rise_lead_r_reg[0]\ => \center_diff_r_reg[0]_i_2_n_0\,
      \rise_lead_r_reg[3]\(3) => u_edge_right_n_23,
      \rise_lead_r_reg[3]\(2) => u_edge_right_n_24,
      \rise_lead_r_reg[3]\(1) => u_edge_right_n_25,
      \rise_lead_r_reg[3]\(0) => u_edge_right_n_26,
      \rise_lead_r_reg[3]_0\(3) => u_edge_right_n_18,
      \rise_lead_r_reg[3]_0\(2) => u_edge_right_n_19,
      \rise_lead_r_reg[3]_0\(1) => u_edge_right_n_20,
      \rise_lead_r_reg[3]_0\(0) => u_edge_right_n_21,
      \rise_lead_r_reg[5]\(5) => u_edge_right_n_11,
      \rise_lead_r_reg[5]\(4) => u_edge_right_n_12,
      \rise_lead_r_reg[5]\(3) => u_edge_right_n_13,
      \rise_lead_r_reg[5]\(2) => u_edge_right_n_14,
      \rise_lead_r_reg[5]\(1) => u_edge_right_n_15,
      \rise_lead_r_reg[5]\(0) => u_edge_right_n_16,
      \rise_lead_r_reg[6]\(3) => u_edge_right_n_17,
      \rise_lead_r_reg[6]\(2) => mod_sub0_return1_carry_i_2_n_0,
      \rise_lead_r_reg[6]\(1) => mod_sub0_return1_carry_i_3_n_0,
      \rise_lead_r_reg[6]\(0) => mod_sub0_return1_carry_i_4_n_0,
      \rise_lead_r_reg[6]_0\(2) => u_edge_right_n_7,
      \rise_lead_r_reg[6]_0\(1) => u_edge_right_n_8,
      \rise_lead_r_reg[6]_0\(0) => u_edge_right_n_9,
      \rise_trail_center_offset_r_reg[0]_0\ => \edge_diff_r_reg[0]_i_2_n_0\,
      \rise_trail_center_offset_r_reg[4]_0\(0) => \mod_sub_return0_carry__0_i_4_n_0\,
      \rise_trail_r_reg[2]\(2) => \center0_return1__1_carry_i_1_n_0\,
      \rise_trail_r_reg[2]\(1) => \center0_return1__1_carry_i_2_n_0\,
      \rise_trail_r_reg[2]\(0) => \center0_return1__1_carry_i_3_n_0\,
      \rise_trail_r_reg[2]_0\(2) => \center0_return1__0_carry_i_1_n_0\,
      \rise_trail_r_reg[2]_0\(1) => \center0_return1__0_carry_i_2_n_0\,
      \rise_trail_r_reg[2]_0\(0) => \center0_return1__0_carry_i_3_n_0\,
      \rise_trail_r_reg[4]\(6 downto 1) => offset0_return0(6 downto 1),
      \rise_trail_r_reg[4]\(0) => rise_trail_center_0(0),
      \rise_trail_r_reg[5]\(5 downto 0) => rise_trail_left_0(5 downto 0),
      \rise_trail_r_reg[5]_0\(3) => \center0_return1__0_carry__0_i_2_n_0\,
      \rise_trail_r_reg[5]_0\(2) => \center0_return1__0_carry__0_i_3_n_0\,
      \rise_trail_r_reg[5]_0\(1) => \center0_return1__0_carry__0_i_4_n_0\,
      \rise_trail_r_reg[5]_0\(0) => \center0_return1__0_carry__0_i_5_n_0\,
      \rise_trail_r_reg[5]_1\(0) => \mod_sub0_return0_carry__0_i_1_n_0\,
      \rise_trail_r_reg[5]_2\(2) => u_edge_left_n_0,
      \rise_trail_r_reg[5]_2\(1) => u_edge_left_n_1,
      \rise_trail_r_reg[5]_2\(0) => \mod_sub0_return0_carry__0_i_4_n_0\,
      \rise_trail_r_reg[5]_3\(0) => center0_return3(8),
      \rise_trail_r_reg[6]\(3) => u_edge_left_n_9,
      \rise_trail_r_reg[6]\(2) => \center0_return1__1_carry__0_i_2_n_0\,
      \rise_trail_r_reg[6]\(1) => \center0_return1__1_carry__0_i_3_n_0\,
      \rise_trail_r_reg[6]\(0) => \center0_return1__1_carry__0_i_4_n_0\,
      \rise_trail_r_reg[6]_0\(3) => mod_sub0_return1_carry_i_5_n_0,
      \rise_trail_r_reg[6]_0\(2) => mod_sub0_return1_carry_i_6_n_0,
      \rise_trail_r_reg[6]_0\(1) => mod_sub0_return1_carry_i_7_n_0,
      \rise_trail_r_reg[6]_0\(0) => mod_sub0_return1_carry_i_8_n_0,
      run_polarity_held_r => run_polarity_held_r,
      run_polarity_r_reg => u_poc_tap_base_n_2,
      run_polarity_r_reg_0 => \^run_too_small_r_reg\,
      run_too_small_r3 => run_too_small_r3,
      run_too_small_r_reg => u_poc_tap_base_n_1,
      \sm_r_reg[3]\ => \sm_r_reg[3]\,
      \sm_r_reg[3]_0\ => \sm_r_reg[3]_0\,
      \window_center_r_reg[0]_0\(0) => diff_ns00_in(0),
      \window_center_r_reg[6]_0\(3) => diff_ns1_carry_i_1_n_0,
      \window_center_r_reg[6]_0\(2) => diff_ns1_carry_i_2_n_0,
      \window_center_r_reg[6]_0\(1) => diff_ns1_carry_i_3_n_0,
      \window_center_r_reg[6]_0\(0) => diff_ns1_carry_i_4_n_0,
      \window_center_r_reg[6]_1\(2) => diff_ns1_carry_i_5_n_0,
      \window_center_r_reg[6]_1\(1) => diff_ns1_carry_i_7_n_0,
      \window_center_r_reg[6]_1\(0) => diff_ns1_carry_i_8_n_0,
      \window_center_r_reg[7]_0\(0) => u_poc_meta_n_23,
      \window_center_r_reg[7]_1\(2 downto 0) => center0_return3(7 downto 5),
      \window_center_r_reg[7]_2\(5) => u_poc_meta_n_50,
      \window_center_r_reg[7]_2\(4) => u_poc_meta_n_51,
      \window_center_r_reg[7]_2\(3) => u_poc_meta_n_52,
      \window_center_r_reg[7]_2\(2) => u_poc_meta_n_53,
      \window_center_r_reg[7]_2\(1) => u_poc_meta_n_54,
      \window_center_r_reg[7]_2\(0) => u_poc_meta_n_55,
      \window_center_r_reg[7]_3\(0) => \diff_r_reg[8]_i_2_n_3\
    );
u_poc_tap_base: entity work.mig_7a_0_mig_7series_v4_0_poc_tap_base
     port map (
      CLK => CLK,
      CO(0) => trailing_edge1,
      D(6 downto 0) => trailing_edge(6 downto 0),
      DI(3) => u_poc_tap_base_n_18,
      DI(2) => u_poc_tap_base_n_19,
      DI(1) => u_poc_tap_base_n_20,
      DI(0) => u_poc_tap_base_n_21,
      E(0) => u_poc_tap_base_n_5,
      Q(6) => u_poc_tap_base_n_7,
      Q(5) => u_poc_tap_base_n_8,
      Q(4) => u_poc_tap_base_n_9,
      Q(3) => u_poc_tap_base_n_10,
      Q(2) => u_poc_tap_base_n_11,
      Q(1) => u_poc_tap_base_n_12,
      Q(0) => u_poc_tap_base_n_13,
      S(2) => u_poc_tap_base_n_24,
      S(1) => u_poc_tap_base_n_25,
      S(0) => u_poc_tap_base_n_26,
      cq_stable_r_reg => cq_stable_r_reg,
      cq_stable_r_reg_0 => cq_stable_r_reg_0,
      ktap_at_left_edge_r_reg => ktap_at_left_edge_r_reg,
      ktap_at_right_edge_r_reg => ktap_at_right_edge_r_reg,
      poc_sample_pd => poc_sample_pd,
      psdone => psdone,
      \qcntr_r_reg[0]\(0) => E(0),
      \rise_lead_r_reg[6]\(0) => fall_trail_r0,
      \rise_trail_r_reg[0]\ => u_poc_tap_base_n_31,
      \rise_trail_r_reg[0]_0\(3) => u_poc_tap_base_n_55,
      \rise_trail_r_reg[0]_0\(2) => u_poc_tap_base_n_56,
      \rise_trail_r_reg[0]_0\(1) => u_poc_tap_base_n_57,
      \rise_trail_r_reg[0]_0\(0) => u_poc_tap_base_n_58,
      \rise_trail_r_reg[3]\(3) => u_poc_tap_base_n_27,
      \rise_trail_r_reg[3]\(2) => u_poc_tap_base_n_28,
      \rise_trail_r_reg[3]\(1) => u_poc_tap_base_n_29,
      \rise_trail_r_reg[3]\(0) => u_poc_tap_base_n_30,
      \rise_trail_r_reg[3]_0\(3) => u_poc_tap_base_n_59,
      \rise_trail_r_reg[3]_0\(2) => u_poc_tap_base_n_60,
      \rise_trail_r_reg[3]_0\(1) => u_poc_tap_base_n_61,
      \rise_trail_r_reg[3]_0\(0) => u_poc_tap_base_n_62,
      \rise_trail_r_reg[6]\(1) => u_poc_tap_base_n_3,
      \rise_trail_r_reg[6]\(0) => u_poc_tap_base_n_4,
      \rise_trail_r_reg[6]_0\(2) => u_poc_tap_base_n_15,
      \rise_trail_r_reg[6]_0\(1) => u_poc_tap_base_n_16,
      \rise_trail_r_reg[6]_0\(0) => u_poc_tap_base_n_17,
      run_polarity_held_r => run_polarity_held_r,
      run_polarity_held_r_reg => u_poc_tap_base_n_2,
      run_polarity_r_reg_0 => run_polarity_r_reg,
      run_too_small_r3_reg => u_poc_tap_base_n_1,
      run_too_small_r_reg_0 => \^run_too_small_r_reg\,
      samp_cntr_ns0(10 downto 0) => samp_cntr_ns0(11 downto 1),
      \samp_cntr_r_reg[0]_0\(0) => u_poc_tap_base_n_14,
      \samp_cntr_r_reg[11]_0\(2) => u_poc_tap_base_n_40,
      \samp_cntr_r_reg[11]_0\(1) => u_poc_tap_base_n_41,
      \samp_cntr_r_reg[11]_0\(0) => u_poc_tap_base_n_42,
      \samp_cntr_r_reg[4]_0\(3) => u_poc_tap_base_n_32,
      \samp_cntr_r_reg[4]_0\(2) => u_poc_tap_base_n_33,
      \samp_cntr_r_reg[4]_0\(1) => u_poc_tap_base_n_34,
      \samp_cntr_r_reg[4]_0\(0) => u_poc_tap_base_n_35,
      \samp_cntr_r_reg[8]_0\(3) => u_poc_tap_base_n_36,
      \samp_cntr_r_reg[8]_0\(2) => u_poc_tap_base_n_37,
      \samp_cntr_r_reg[8]_0\(1) => u_poc_tap_base_n_38,
      \samp_cntr_r_reg[8]_0\(0) => u_poc_tap_base_n_39,
      samps_hi_ns0(12 downto 0) => samps_hi_ns0(12 downto 0),
      \samps_hi_r_reg[11]_0\(3) => u_poc_tap_base_n_50,
      \samps_hi_r_reg[11]_0\(2) => u_poc_tap_base_n_51,
      \samps_hi_r_reg[11]_0\(1) => u_poc_tap_base_n_52,
      \samps_hi_r_reg[11]_0\(0) => u_poc_tap_base_n_53,
      \samps_hi_r_reg[12]_0\(0) => u_poc_tap_base_n_54,
      \samps_hi_r_reg[3]_0\(0) => u_poc_tap_base_n_23,
      \samps_hi_r_reg[3]_1\(2) => u_poc_tap_base_n_43,
      \samps_hi_r_reg[3]_1\(1) => u_poc_tap_base_n_44,
      \samps_hi_r_reg[3]_1\(0) => u_poc_tap_base_n_45,
      \samps_hi_r_reg[7]_0\(3) => u_poc_tap_base_n_46,
      \samps_hi_r_reg[7]_0\(2) => u_poc_tap_base_n_47,
      \samps_hi_r_reg[7]_0\(1) => u_poc_tap_base_n_48,
      \samps_hi_r_reg[7]_0\(0) => u_poc_tap_base_n_49,
      trailing_edge0(6 downto 0) => trailing_edge0(6 downto 0),
      trailing_edge00_in(6 downto 0) => trailing_edge00_in(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane is
  port (
    my_empty_reg : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    my_empty_reg_0 : out STD_LOGIC;
    A_po_delay_done : out STD_LOGIC;
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    phy_din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    A_pi_counter_read_en_reg : in STD_LOGIC;
    A_pi_edge_adv : in STD_LOGIC;
    A_pi_fine_enable_reg : in STD_LOGIC;
    A_pi_fine_inc_reg : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    \qdriip_cq_n[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    if_empty_2r : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC;
    skewd_iserdes_clkb : in STD_LOGIC;
    I : in STD_LOGIC_VECTOR ( 8 downto 0 );
    idelay_ld : in STD_LOGIC;
    \dlyval_dq_r_reg[179]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane : entity is "mig_7series_v4_0_qdr_rld_byte_lane";
end mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane is
  signal A_if_a_empty : STD_LOGIC;
  signal A_if_full : STD_LOGIC;
  signal \PHASER_IN_inst.phaser_in_n_0\ : STD_LOGIC;
  signal coarse_delay_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal coarse_delay_cnt0 : STD_LOGIC;
  signal \coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal fine_delay_cnt0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fine_delay_cnt0_0 : STD_LOGIC;
  signal \fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \in_fifo_inst.in_fifo_n_1\ : STD_LOGIC;
  signal is_rst : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal iserdes_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^my_empty_reg\ : STD_LOGIC;
  signal \^my_empty_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_delay_done0 : STD_LOGIC;
  signal po_delay_done_i_2_n_0 : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHASER_IN_inst.phaser_in\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coarse_delay_cnt[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1\ : label is "soft_lutpair137";
  attribute BOX_TYPE of \in_fifo_inst.in_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \in_fifo_inst.in_fifo\ : label is "INDEPENDENT";
  attribute SOFT_HLUTNM of po_delay_done_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \wait_cnt[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2\ : label is "soft_lutpair139";
begin
  my_empty_reg <= \^my_empty_reg\;
  my_empty_reg_0 <= \^my_empty_reg_0\;
  iserdes_dout(0) <= 'Z';
  iserdes_dout(1) <= 'Z';
  iserdes_dout(2) <= 'Z';
  iserdes_dout(32) <= 'Z';
  iserdes_dout(33) <= 'Z';
  iserdes_dout(34) <= 'Z';
  iserdes_dout(35) <= 'Z';
  iserdes_dout(3) <= 'Z';
  iserdes_dout(4) <= 'Z';
  iserdes_dout(5) <= 'Z';
  iserdes_dout(6) <= 'Z';
  iserdes_dout(7) <= 'Z';
\PHASER_IN_inst.phaser_in\: unisim.vcomponents.PHASER_IN
    generic map(
      CLKOUT_DIV => 2,
      DQS_BIAS_MODE => "FALSE",
      EN_ISERDES_RST => "TRUE",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "NONE",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.000000,
      OUTPUT_CLK_SRC => "DELAYED_PHASE_REF",
      PHASEREFCLK_PERIOD => 2.000000,
      REFCLK_PERIOD => 2.000000,
      SEL_CLK_OFFSET => 5,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(5 downto 0) => B"000000",
      COUNTERREADEN => A_pi_counter_read_en_reg,
      COUNTERREADVAL(5 downto 0) => COUNTERREADVAL(5 downto 0),
      DIVIDERST => '0',
      EDGEADV => A_pi_edge_adv,
      FINEENABLE => A_pi_fine_enable_reg,
      FINEINC => A_pi_fine_inc_reg,
      FINEOVERFLOW => \PHASER_IN_inst.phaser_in_n_0\,
      FREQREFCLK => freq_refclk,
      ICLK => \^my_empty_reg\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => is_rst,
      MEMREFCLK => mem_refclk,
      PHASEREFCLK => \qdriip_cq_n[0]\,
      RANKSEL(1 downto 0) => B"00",
      RCLK => \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\,
      RST => SR(0),
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => coarse_delay_cnt0,
      I1 => coarse_delay_cnt(0),
      O => \coarse_delay_cnt[0]_i_1_n_0\
    );
\coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => coarse_delay_cnt(0),
      I1 => coarse_delay_cnt0,
      I2 => coarse_delay_cnt(1),
      O => \coarse_delay_cnt[1]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => coarse_delay_cnt(0),
      I1 => coarse_delay_cnt(1),
      I2 => coarse_delay_cnt0,
      I3 => coarse_delay_cnt(2),
      O => \coarse_delay_cnt[2]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => po_dec_done_reg,
      I4 => \wait_cnt_reg__0\(3),
      I5 => \coarse_delay_cnt[2]_i_3_n_0\,
      O => coarse_delay_cnt0
    );
\coarse_delay_cnt[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      O => \coarse_delay_cnt[2]_i_3_n_0\
    );
\coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1_n_0\,
      Q => coarse_delay_cnt(0),
      R => rstdiv0_sync_r1
    );
\coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1_n_0\,
      Q => coarse_delay_cnt(1),
      R => rstdiv0_sync_r1
    );
\coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1_n_0\,
      Q => coarse_delay_cnt(2),
      R => rstdiv0_sync_r1
    );
\fine_delay_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(0),
      O => fine_delay_cnt0(0)
    );
\fine_delay_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(1),
      I1 => \fine_delay_cnt_reg__0\(0),
      O => fine_delay_cnt0(1)
    );
\fine_delay_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(2),
      I1 => \fine_delay_cnt_reg__0\(0),
      I2 => \fine_delay_cnt_reg__0\(1),
      O => fine_delay_cnt0(2)
    );
\fine_delay_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(3),
      I1 => \fine_delay_cnt_reg__0\(1),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(2),
      O => fine_delay_cnt0(3)
    );
\fine_delay_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      O => fine_delay_cnt0(4)
    );
\fine_delay_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => po_dec_done_reg,
      I4 => \wait_cnt_reg__0\(3),
      I5 => po_delay_done_i_2_n_0,
      O => fine_delay_cnt0_0
    );
\fine_delay_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(5),
      I1 => \fine_delay_cnt_reg__0\(3),
      I2 => \fine_delay_cnt_reg__0\(1),
      I3 => \fine_delay_cnt_reg__0\(0),
      I4 => \fine_delay_cnt_reg__0\(2),
      I5 => \fine_delay_cnt_reg__0\(4),
      O => fine_delay_cnt0(5)
    );
\fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0_0,
      D => fine_delay_cnt0(0),
      Q => \fine_delay_cnt_reg__0\(0),
      R => SS(0)
    );
\fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0_0,
      D => fine_delay_cnt0(1),
      Q => \fine_delay_cnt_reg__0\(1),
      R => SS(0)
    );
\fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0_0,
      D => fine_delay_cnt0(2),
      Q => \fine_delay_cnt_reg__0\(2),
      R => SS(0)
    );
\fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0_0,
      D => fine_delay_cnt0(3),
      Q => \fine_delay_cnt_reg__0\(3),
      R => SS(0)
    );
\fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0_0,
      D => fine_delay_cnt0(4),
      Q => \fine_delay_cnt_reg__0\(4),
      R => SS(0)
    );
\fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0_0,
      D => fine_delay_cnt0(5),
      Q => \fine_delay_cnt_reg__0\(5),
      R => SS(0)
    );
\in_fifo_inst.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => A_if_a_empty,
      ALMOSTFULL => \in_fifo_inst.in_fifo_n_1\,
      D0(3 downto 0) => iserdes_dout(3 downto 0),
      D1(3 downto 0) => iserdes_dout(7 downto 4),
      D2(3 downto 0) => iserdes_dout(11 downto 8),
      D3(3 downto 0) => iserdes_dout(15 downto 12),
      D4(3 downto 0) => iserdes_dout(19 downto 16),
      D5(7 downto 4) => iserdes_dout(43 downto 40),
      D5(3 downto 0) => iserdes_dout(23 downto 20),
      D6(7 downto 4) => iserdes_dout(47 downto 44),
      D6(3 downto 0) => iserdes_dout(27 downto 24),
      D7(3 downto 0) => iserdes_dout(31 downto 28),
      D8(3 downto 0) => iserdes_dout(35 downto 32),
      D9(3 downto 0) => iserdes_dout(39 downto 36),
      EMPTY => \^my_empty_reg_0\,
      FULL => A_if_full,
      Q0(7 downto 0) => rd_data(7 downto 0),
      Q1(7 downto 0) => rd_data(15 downto 8),
      Q2(7 downto 0) => rd_data(23 downto 16),
      Q3(7 downto 0) => rd_data(31 downto 24),
      Q4(7 downto 0) => rd_data(39 downto 32),
      Q5(7 downto 0) => rd_data(47 downto 40),
      Q6(7 downto 0) => rd_data(55 downto 48),
      Q7(7 downto 0) => rd_data(63 downto 56),
      Q8(7 downto 0) => rd_data(71 downto 64),
      Q9(7 downto 0) => rd_data(79 downto 72),
      RDCLK => CLK,
      RDEN => '1',
      RESET => is_rst,
      WRCLK => iserdes_clkdiv,
      WREN => '1'
    );
po_delay_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => po_dec_done_reg,
      I4 => po_delay_done_i_2_n_0,
      O => po_delay_done0
    );
po_delay_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      I5 => \fine_delay_cnt_reg__0\(5),
      O => po_delay_done_i_2_n_0
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done0,
      Q => A_po_delay_done,
      R => rstdiv0_sync_r1
    );
\post_fifo.qdr_rld_if_post_fifo\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_10
     port map (
      A_pi_counter_read_en_reg => \^my_empty_reg_0\,
      CLK => CLK,
      d_in(53 downto 48) => rd_data(77 downto 72),
      d_in(47 downto 0) => rd_data(59 downto 12),
      if_empty_2r => if_empty_2r,
      phy_din(35 downto 0) => phy_din(35 downto 0),
      \rd_ptr_reg[0]_0\ => \rd_ptr_reg[0]\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1
    );
qdr_rld_byte_group_io: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io
     port map (
      CLK => CLK,
      I(8 downto 0) => I(8 downto 0),
      \dlyval_dq_r_reg[179]\(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      idelay_ld => idelay_ld,
      is_rst => is_rst,
      iserdes_clk => \^my_empty_reg\,
      iserdes_clkdiv => iserdes_clkdiv,
      iserdes_q(35 downto 24) => iserdes_dout(47 downto 36),
      iserdes_q(23 downto 0) => iserdes_dout(31 downto 8),
      skewd_iserdes_clkb => skewd_iserdes_clkb
    );
\wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      I1 => \wait_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_cnt_reg__0\(2),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(1),
      I3 => \wait_cnt_reg__0\(3),
      O => p_0_in(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => p_0_in(0),
      Q => \wait_cnt_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => p_0_in(1),
      Q => \wait_cnt_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => p_0_in(2),
      Q => \wait_cnt_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => p_0_in(3),
      Q => \wait_cnt_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized0\ is
  port (
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    B_po_delay_done : out STD_LOGIC;
    if_empty_r_reg : out STD_LOGIC;
    phy_din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    B_pi_counter_read_en_reg : in STD_LOGIC;
    B_pi_edge_adv : in STD_LOGIC;
    B_pi_fine_enable_reg : in STD_LOGIC;
    B_pi_fine_inc_reg : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    \qdriip_cq_n[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    if_empty_2r : in STD_LOGIC;
    C_pi_counter_read_en_reg : in STD_LOGIC;
    my_empty_reg : in STD_LOGIC;
    my_empty_reg_0 : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC;
    skewd_iserdes_clkb_3 : in STD_LOGIC;
    I : in STD_LOGIC_VECTOR ( 8 downto 0 );
    idelay_ld : in STD_LOGIC;
    \dlyval_dq_r_reg[134]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized0\ : entity is "mig_7series_v4_0_qdr_rld_byte_lane";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized0\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized0\ is
  signal B_if_a_empty : STD_LOGIC;
  signal B_if_full : STD_LOGIC;
  signal \PHASER_IN_inst.phaser_in_n_0\ : STD_LOGIC;
  signal coarse_delay_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal coarse_delay_cnt0 : STD_LOGIC;
  signal \coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal fine_delay_cnt0 : STD_LOGIC;
  signal \fine_delay_cnt0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \in_fifo_inst.in_fifo_n_1\ : STD_LOGIC;
  signal \in_fifo_inst.in_fifo_n_2\ : STD_LOGIC;
  signal is_rst : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal iserdes_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_delay_done0 : STD_LOGIC;
  signal \po_delay_done_i_2__0_n_0\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr_ptr_reg[1]\ : STD_LOGIC;
  signal \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHASER_IN_inst.phaser_in\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coarse_delay_cnt[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_3__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__0\ : label is "soft_lutpair145";
  attribute BOX_TYPE of \in_fifo_inst.in_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \in_fifo_inst.in_fifo\ : label is "INDEPENDENT";
  attribute SOFT_HLUTNM of \po_delay_done_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wait_cnt[0]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2__0\ : label is "soft_lutpair147";
begin
  \wr_ptr_reg[1]\ <= \^wr_ptr_reg[1]\;
  iserdes_dout(24) <= 'Z';
  iserdes_dout(25) <= 'Z';
  iserdes_dout(26) <= 'Z';
  iserdes_dout(27) <= 'Z';
  iserdes_dout(28) <= 'Z';
  iserdes_dout(29) <= 'Z';
  iserdes_dout(30) <= 'Z';
  iserdes_dout(31) <= 'Z';
  iserdes_dout(36) <= 'Z';
  iserdes_dout(37) <= 'Z';
  iserdes_dout(38) <= 'Z';
  iserdes_dout(39) <= 'Z';
\PHASER_IN_inst.phaser_in\: unisim.vcomponents.PHASER_IN
    generic map(
      CLKOUT_DIV => 2,
      DQS_BIAS_MODE => "FALSE",
      EN_ISERDES_RST => "TRUE",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "NONE",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.000000,
      OUTPUT_CLK_SRC => "DELAYED_PHASE_REF",
      PHASEREFCLK_PERIOD => 2.000000,
      REFCLK_PERIOD => 2.000000,
      SEL_CLK_OFFSET => 5,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(5 downto 0) => B"000000",
      COUNTERREADEN => B_pi_counter_read_en_reg,
      COUNTERREADVAL(5 downto 0) => COUNTERREADVAL(5 downto 0),
      DIVIDERST => '0',
      EDGEADV => B_pi_edge_adv,
      FINEENABLE => B_pi_fine_enable_reg,
      FINEINC => B_pi_fine_inc_reg,
      FINEOVERFLOW => \PHASER_IN_inst.phaser_in_n_0\,
      FREQREFCLK => freq_refclk,
      ICLK => \^wr_ptr_reg[1]\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => is_rst,
      MEMREFCLK => mem_refclk,
      PHASEREFCLK => \qdriip_cq_n[0]\,
      RANKSEL(1 downto 0) => B"00",
      RCLK => \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\,
      RST => SR(0),
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => coarse_delay_cnt0,
      I1 => coarse_delay_cnt(0),
      O => \coarse_delay_cnt[0]_i_1_n_0\
    );
\coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => coarse_delay_cnt(0),
      I1 => coarse_delay_cnt0,
      I2 => coarse_delay_cnt(1),
      O => \coarse_delay_cnt[1]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => coarse_delay_cnt(0),
      I1 => coarse_delay_cnt(1),
      I2 => coarse_delay_cnt0,
      I3 => coarse_delay_cnt(2),
      O => \coarse_delay_cnt[2]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => po_dec_done_reg,
      I4 => \wait_cnt_reg__0\(3),
      I5 => \coarse_delay_cnt[2]_i_3__0_n_0\,
      O => coarse_delay_cnt0
    );
\coarse_delay_cnt[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      O => \coarse_delay_cnt[2]_i_3__0_n_0\
    );
\coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1_n_0\,
      Q => coarse_delay_cnt(0),
      R => rstdiv0_sync_r1
    );
\coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1_n_0\,
      Q => coarse_delay_cnt(1),
      R => rstdiv0_sync_r1
    );
\coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1_n_0\,
      Q => coarse_delay_cnt(2),
      R => rstdiv0_sync_r1
    );
\fine_delay_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(0),
      O => \fine_delay_cnt0__0\(0)
    );
\fine_delay_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(1),
      I1 => \fine_delay_cnt_reg__0\(0),
      O => \fine_delay_cnt0__0\(1)
    );
\fine_delay_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(2),
      I1 => \fine_delay_cnt_reg__0\(0),
      I2 => \fine_delay_cnt_reg__0\(1),
      O => \fine_delay_cnt0__0\(2)
    );
\fine_delay_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(3),
      I1 => \fine_delay_cnt_reg__0\(1),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(2),
      O => \fine_delay_cnt0__0\(3)
    );
\fine_delay_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      O => \fine_delay_cnt0__0\(4)
    );
\fine_delay_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => po_dec_done_reg,
      I4 => \wait_cnt_reg__0\(3),
      I5 => \po_delay_done_i_2__0_n_0\,
      O => fine_delay_cnt0
    );
\fine_delay_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(5),
      I1 => \fine_delay_cnt_reg__0\(3),
      I2 => \fine_delay_cnt_reg__0\(1),
      I3 => \fine_delay_cnt_reg__0\(0),
      I4 => \fine_delay_cnt_reg__0\(2),
      I5 => \fine_delay_cnt_reg__0\(4),
      O => \fine_delay_cnt0__0\(5)
    );
\fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__0\(0),
      Q => \fine_delay_cnt_reg__0\(0),
      R => SS(0)
    );
\fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__0\(1),
      Q => \fine_delay_cnt_reg__0\(1),
      R => SS(0)
    );
\fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__0\(2),
      Q => \fine_delay_cnt_reg__0\(2),
      R => SS(0)
    );
\fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__0\(3),
      Q => \fine_delay_cnt_reg__0\(3),
      R => SS(0)
    );
\fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__0\(4),
      Q => \fine_delay_cnt_reg__0\(4),
      R => SS(0)
    );
\fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__0\(5),
      Q => \fine_delay_cnt_reg__0\(5),
      R => SS(0)
    );
\in_fifo_inst.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => B_if_a_empty,
      ALMOSTFULL => \in_fifo_inst.in_fifo_n_1\,
      D0(3 downto 0) => iserdes_dout(3 downto 0),
      D1(3 downto 0) => iserdes_dout(7 downto 4),
      D2(3 downto 0) => iserdes_dout(11 downto 8),
      D3(3 downto 0) => iserdes_dout(15 downto 12),
      D4(3 downto 0) => iserdes_dout(19 downto 16),
      D5(7 downto 4) => iserdes_dout(43 downto 40),
      D5(3 downto 0) => iserdes_dout(23 downto 20),
      D6(7 downto 4) => iserdes_dout(47 downto 44),
      D6(3 downto 0) => iserdes_dout(27 downto 24),
      D7(3 downto 0) => iserdes_dout(31 downto 28),
      D8(3 downto 0) => iserdes_dout(35 downto 32),
      D9(3 downto 0) => iserdes_dout(39 downto 36),
      EMPTY => \in_fifo_inst.in_fifo_n_2\,
      FULL => B_if_full,
      Q0(7 downto 0) => rd_data(7 downto 0),
      Q1(7 downto 0) => rd_data(15 downto 8),
      Q2(7 downto 0) => rd_data(23 downto 16),
      Q3(7 downto 0) => rd_data(31 downto 24),
      Q4(7 downto 0) => rd_data(39 downto 32),
      Q5(7 downto 0) => rd_data(47 downto 40),
      Q6(7 downto 0) => rd_data(55 downto 48),
      Q7(7 downto 0) => rd_data(63 downto 56),
      Q8(7 downto 0) => rd_data(71 downto 64),
      Q9(7 downto 0) => rd_data(79 downto 72),
      RDCLK => CLK,
      RDEN => '1',
      RESET => is_rst,
      WRCLK => iserdes_clkdiv,
      WREN => '1'
    );
\po_delay_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => po_dec_done_reg,
      I4 => \po_delay_done_i_2__0_n_0\,
      O => po_delay_done0
    );
\po_delay_done_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      I5 => \fine_delay_cnt_reg__0\(5),
      O => \po_delay_done_i_2__0_n_0\
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done0,
      Q => B_po_delay_done,
      R => rstdiv0_sync_r1
    );
\post_fifo.qdr_rld_if_post_fifo\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_9
     port map (
      B_pi_counter_read_en_reg => \in_fifo_inst.in_fifo_n_2\,
      CLK => CLK,
      C_pi_counter_read_en_reg => C_pi_counter_read_en_reg,
      I122(71 downto 0) => rd_data(71 downto 0),
      if_empty_2r => if_empty_2r,
      if_empty_r_reg => if_empty_r_reg,
      my_empty_reg_0 => my_empty_reg,
      my_empty_reg_1 => my_empty_reg_0,
      phy_din(35 downto 0) => phy_din(35 downto 0),
      rstdiv0_sync_r1 => rstdiv0_sync_r1
    );
qdr_rld_byte_group_io: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized0\
     port map (
      CLK => CLK,
      I(8 downto 0) => I(8 downto 0),
      \dlyval_dq_r_reg[134]\(4 downto 0) => \dlyval_dq_r_reg[134]\(4 downto 0),
      idelay_ld => idelay_ld,
      is_rst => is_rst,
      iserdes_clk => \^wr_ptr_reg[1]\,
      iserdes_clkdiv => iserdes_clkdiv,
      iserdes_q(35 downto 28) => iserdes_dout(47 downto 40),
      iserdes_q(27 downto 24) => iserdes_dout(35 downto 32),
      iserdes_q(23 downto 0) => iserdes_dout(23 downto 0),
      skewd_iserdes_clkb_3 => skewd_iserdes_clkb_3
    );
\wait_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\wait_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      I1 => \wait_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\wait_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\wait_cnt[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_cnt_reg__0\(2),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(1),
      I3 => \wait_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__0\(0),
      Q => \wait_cnt_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__0\(1),
      Q => \wait_cnt_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__0\(2),
      Q => \wait_cnt_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__0\(3),
      Q => \wait_cnt_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized1\ is
  port (
    my_full_reg : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    my_full_reg_0 : out STD_LOGIC;
    C_po_delay_done : out STD_LOGIC;
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    phy_din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    po_delay_done_w : out STD_LOGIC_VECTOR ( 0 to 0 );
    C_pi_counter_read_en_reg : in STD_LOGIC;
    C_pi_edge_adv : in STD_LOGIC;
    C_pi_fine_enable_reg : in STD_LOGIC;
    C_pi_fine_inc_reg : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    \qdriip_cq_n[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    if_empty_2r : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC;
    D_po_delay_done : in STD_LOGIC;
    A_po_delay_done : in STD_LOGIC;
    B_po_delay_done : in STD_LOGIC;
    skewd_iserdes_clkb_4 : in STD_LOGIC;
    I : in STD_LOGIC_VECTOR ( 8 downto 0 );
    idelay_ld : in STD_LOGIC;
    \dlyval_dq_r_reg[89]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized1\ : entity is "mig_7series_v4_0_qdr_rld_byte_lane";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized1\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized1\ is
  signal C_if_a_empty : STD_LOGIC;
  signal C_if_full : STD_LOGIC;
  signal \^c_po_delay_done\ : STD_LOGIC;
  signal \PHASER_IN_inst.phaser_in_n_0\ : STD_LOGIC;
  signal coarse_delay_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal coarse_delay_cnt0 : STD_LOGIC;
  signal \coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_3__1_n_0\ : STD_LOGIC;
  signal fine_delay_cnt0 : STD_LOGIC;
  signal \fine_delay_cnt0__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \in_fifo_inst.in_fifo_n_1\ : STD_LOGIC;
  signal is_rst : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal iserdes_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^my_full_reg\ : STD_LOGIC;
  signal \^my_full_reg_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_delay_done0 : STD_LOGIC;
  signal \po_delay_done_i_2__1_n_0\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHASER_IN_inst.phaser_in\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coarse_delay_cnt[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_3__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__1\ : label is "soft_lutpair153";
  attribute BOX_TYPE of \in_fifo_inst.in_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \in_fifo_inst.in_fifo\ : label is "INDEPENDENT";
  attribute SOFT_HLUTNM of \po_delay_done_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \wait_cnt[0]_i_1__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2__1\ : label is "soft_lutpair155";
begin
  C_po_delay_done <= \^c_po_delay_done\;
  my_full_reg <= \^my_full_reg\;
  my_full_reg_0 <= \^my_full_reg_0\;
  iserdes_dout(10) <= 'Z';
  iserdes_dout(11) <= 'Z';
  iserdes_dout(12) <= 'Z';
  iserdes_dout(13) <= 'Z';
  iserdes_dout(14) <= 'Z';
  iserdes_dout(15) <= 'Z';
  iserdes_dout(4) <= 'Z';
  iserdes_dout(5) <= 'Z';
  iserdes_dout(6) <= 'Z';
  iserdes_dout(7) <= 'Z';
  iserdes_dout(8) <= 'Z';
  iserdes_dout(9) <= 'Z';
\PHASER_IN_inst.phaser_in\: unisim.vcomponents.PHASER_IN
    generic map(
      CLKOUT_DIV => 2,
      DQS_BIAS_MODE => "FALSE",
      EN_ISERDES_RST => "TRUE",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "NONE",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.000000,
      OUTPUT_CLK_SRC => "DELAYED_PHASE_REF",
      PHASEREFCLK_PERIOD => 2.000000,
      REFCLK_PERIOD => 2.000000,
      SEL_CLK_OFFSET => 5,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(5 downto 0) => B"000000",
      COUNTERREADEN => C_pi_counter_read_en_reg,
      COUNTERREADVAL(5 downto 0) => COUNTERREADVAL(5 downto 0),
      DIVIDERST => '0',
      EDGEADV => C_pi_edge_adv,
      FINEENABLE => C_pi_fine_enable_reg,
      FINEINC => C_pi_fine_inc_reg,
      FINEOVERFLOW => \PHASER_IN_inst.phaser_in_n_0\,
      FREQREFCLK => freq_refclk,
      ICLK => \^my_full_reg\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => is_rst,
      MEMREFCLK => mem_refclk,
      PHASEREFCLK => \qdriip_cq_n[0]\,
      RANKSEL(1 downto 0) => B"00",
      RCLK => \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\,
      RST => SR(0),
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => coarse_delay_cnt0,
      I1 => coarse_delay_cnt(0),
      O => \coarse_delay_cnt[0]_i_1_n_0\
    );
\coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => coarse_delay_cnt(0),
      I1 => coarse_delay_cnt0,
      I2 => coarse_delay_cnt(1),
      O => \coarse_delay_cnt[1]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => coarse_delay_cnt(0),
      I1 => coarse_delay_cnt(1),
      I2 => coarse_delay_cnt0,
      I3 => coarse_delay_cnt(2),
      O => \coarse_delay_cnt[2]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => po_dec_done_reg,
      I4 => \wait_cnt_reg__0\(3),
      I5 => \coarse_delay_cnt[2]_i_3__1_n_0\,
      O => coarse_delay_cnt0
    );
\coarse_delay_cnt[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      O => \coarse_delay_cnt[2]_i_3__1_n_0\
    );
\coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1_n_0\,
      Q => coarse_delay_cnt(0),
      R => rstdiv0_sync_r1
    );
\coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1_n_0\,
      Q => coarse_delay_cnt(1),
      R => rstdiv0_sync_r1
    );
\coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1_n_0\,
      Q => coarse_delay_cnt(2),
      R => rstdiv0_sync_r1
    );
\fine_delay_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(0),
      O => \fine_delay_cnt0__1\(0)
    );
\fine_delay_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(1),
      I1 => \fine_delay_cnt_reg__0\(0),
      O => \fine_delay_cnt0__1\(1)
    );
\fine_delay_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(2),
      I1 => \fine_delay_cnt_reg__0\(0),
      I2 => \fine_delay_cnt_reg__0\(1),
      O => \fine_delay_cnt0__1\(2)
    );
\fine_delay_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(3),
      I1 => \fine_delay_cnt_reg__0\(1),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(2),
      O => \fine_delay_cnt0__1\(3)
    );
\fine_delay_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      O => \fine_delay_cnt0__1\(4)
    );
\fine_delay_cnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => po_dec_done_reg,
      I4 => \wait_cnt_reg__0\(3),
      I5 => \po_delay_done_i_2__1_n_0\,
      O => fine_delay_cnt0
    );
\fine_delay_cnt[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(5),
      I1 => \fine_delay_cnt_reg__0\(3),
      I2 => \fine_delay_cnt_reg__0\(1),
      I3 => \fine_delay_cnt_reg__0\(0),
      I4 => \fine_delay_cnt_reg__0\(2),
      I5 => \fine_delay_cnt_reg__0\(4),
      O => \fine_delay_cnt0__1\(5)
    );
\fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__1\(0),
      Q => \fine_delay_cnt_reg__0\(0),
      R => SS(0)
    );
\fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__1\(1),
      Q => \fine_delay_cnt_reg__0\(1),
      R => SS(0)
    );
\fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__1\(2),
      Q => \fine_delay_cnt_reg__0\(2),
      R => SS(0)
    );
\fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__1\(3),
      Q => \fine_delay_cnt_reg__0\(3),
      R => SS(0)
    );
\fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__1\(4),
      Q => \fine_delay_cnt_reg__0\(4),
      R => SS(0)
    );
\fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__1\(5),
      Q => \fine_delay_cnt_reg__0\(5),
      R => SS(0)
    );
\in_fifo_inst.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => C_if_a_empty,
      ALMOSTFULL => \in_fifo_inst.in_fifo_n_1\,
      D0(3 downto 0) => iserdes_dout(3 downto 0),
      D1(3 downto 0) => iserdes_dout(7 downto 4),
      D2(3 downto 0) => iserdes_dout(11 downto 8),
      D3(3 downto 0) => iserdes_dout(15 downto 12),
      D4(3 downto 0) => iserdes_dout(19 downto 16),
      D5(7 downto 4) => iserdes_dout(43 downto 40),
      D5(3 downto 0) => iserdes_dout(23 downto 20),
      D6(7 downto 4) => iserdes_dout(47 downto 44),
      D6(3 downto 0) => iserdes_dout(27 downto 24),
      D7(3 downto 0) => iserdes_dout(31 downto 28),
      D8(3 downto 0) => iserdes_dout(35 downto 32),
      D9(3 downto 0) => iserdes_dout(39 downto 36),
      EMPTY => \^my_full_reg_0\,
      FULL => C_if_full,
      Q0(7 downto 0) => rd_data(7 downto 0),
      Q1(7 downto 0) => rd_data(15 downto 8),
      Q2(7 downto 0) => rd_data(23 downto 16),
      Q3(7 downto 0) => rd_data(31 downto 24),
      Q4(7 downto 0) => rd_data(39 downto 32),
      Q5(7 downto 0) => rd_data(47 downto 40),
      Q6(7 downto 0) => rd_data(55 downto 48),
      Q7(7 downto 0) => rd_data(63 downto 56),
      Q8(7 downto 0) => rd_data(71 downto 64),
      Q9(7 downto 0) => rd_data(79 downto 72),
      RDCLK => CLK,
      RDEN => '1',
      RESET => is_rst,
      WRCLK => iserdes_clkdiv,
      WREN => '1'
    );
init_calib_complete_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^c_po_delay_done\,
      I1 => D_po_delay_done,
      I2 => A_po_delay_done,
      I3 => B_po_delay_done,
      O => po_delay_done_w(0)
    );
\po_delay_done_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => po_dec_done_reg,
      I4 => \po_delay_done_i_2__1_n_0\,
      O => po_delay_done0
    );
\po_delay_done_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      I5 => \fine_delay_cnt_reg__0\(5),
      O => \po_delay_done_i_2__1_n_0\
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done0,
      Q => \^c_po_delay_done\,
      R => rstdiv0_sync_r1_reg_rep
    );
\post_fifo.qdr_rld_if_post_fifo\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo_8
     port map (
      CLK => CLK,
      C_pi_counter_read_en_reg => \^my_full_reg_0\,
      I132(53 downto 6) => rd_data(77 downto 30),
      I132(5 downto 0) => rd_data(5 downto 0),
      if_empty_2r => if_empty_2r,
      phy_din(35 downto 0) => phy_din(35 downto 0),
      \rd_ptr_reg[0]_0\ => \rd_ptr_reg[0]\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep
    );
qdr_rld_byte_group_io: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized1\
     port map (
      CLK => CLK,
      I(8 downto 0) => I(8 downto 0),
      \dlyval_dq_r_reg[89]\(4 downto 0) => \dlyval_dq_r_reg[89]\(4 downto 0),
      idelay_ld => idelay_ld,
      is_rst => is_rst,
      iserdes_clk => \^my_full_reg\,
      iserdes_clkdiv => iserdes_clkdiv,
      iserdes_q(35 downto 4) => iserdes_dout(47 downto 16),
      iserdes_q(3 downto 0) => iserdes_dout(3 downto 0),
      skewd_iserdes_clkb_4 => skewd_iserdes_clkb_4
    );
\wait_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\wait_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      I1 => \wait_cnt_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\wait_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      O => \p_0_in__1\(2)
    );
\wait_cnt[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_cnt_reg__0\(2),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(1),
      I3 => \wait_cnt_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__1\(0),
      Q => \wait_cnt_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__1\(1),
      Q => \wait_cnt_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__1\(2),
      Q => \wait_cnt_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__1\(3),
      Q => \wait_cnt_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized2\ is
  port (
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    D_po_delay_done : out STD_LOGIC;
    if_empty_r_reg : out STD_LOGIC;
    phy_din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D_pi_counter_read_en_reg : in STD_LOGIC;
    D_pi_edge_adv : in STD_LOGIC;
    D_pi_fine_enable_reg : in STD_LOGIC;
    D_pi_fine_inc_reg : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    \qdriip_cq_n[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    if_empty_2r : in STD_LOGIC;
    my_empty_reg : in STD_LOGIC;
    A_pi_counter_read_en_reg : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC;
    skewd_iserdes_clkb_5 : in STD_LOGIC;
    I : in STD_LOGIC_VECTOR ( 8 downto 0 );
    idelay_ld : in STD_LOGIC;
    \dlyval_dq_r_reg[44]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    COUNTERREADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \calib_sel_reg[0]\ : in STD_LOGIC;
    C_pi_counter_read_en_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \calib_sel_reg[1]\ : in STD_LOGIC;
    A_pi_counter_read_en_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized2\ : entity is "mig_7series_v4_0_qdr_rld_byte_lane";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized2\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized2\ is
  signal D_if_a_empty : STD_LOGIC;
  signal D_if_full : STD_LOGIC;
  signal D_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \PHASER_IN_inst.phaser_in_n_0\ : STD_LOGIC;
  signal coarse_delay_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal coarse_delay_cnt0 : STD_LOGIC;
  signal \coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_3__2_n_0\ : STD_LOGIC;
  signal fine_delay_cnt0 : STD_LOGIC;
  signal \fine_delay_cnt0__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \in_fifo_inst.in_fifo_n_1\ : STD_LOGIC;
  signal \in_fifo_inst.in_fifo_n_2\ : STD_LOGIC;
  signal is_rst : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal iserdes_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_delay_done0 : STD_LOGIC;
  signal \po_delay_done_i_2__2_n_0\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr_ptr_reg[1]\ : STD_LOGIC;
  signal \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHASER_IN_inst.phaser_in\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coarse_delay_cnt[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_3__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__2\ : label is "soft_lutpair161";
  attribute BOX_TYPE of \in_fifo_inst.in_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \in_fifo_inst.in_fifo\ : label is "INDEPENDENT";
  attribute SOFT_HLUTNM of \po_delay_done_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \wait_cnt[0]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2__2\ : label is "soft_lutpair163";
begin
  \wr_ptr_reg[1]\ <= \^wr_ptr_reg[1]\;
  iserdes_dout(0) <= 'Z';
  iserdes_dout(10) <= 'Z';
  iserdes_dout(11) <= 'Z';
  iserdes_dout(1) <= 'Z';
  iserdes_dout(2) <= 'Z';
  iserdes_dout(3) <= 'Z';
  iserdes_dout(4) <= 'Z';
  iserdes_dout(5) <= 'Z';
  iserdes_dout(6) <= 'Z';
  iserdes_dout(7) <= 'Z';
  iserdes_dout(8) <= 'Z';
  iserdes_dout(9) <= 'Z';
\PHASER_IN_inst.phaser_in\: unisim.vcomponents.PHASER_IN
    generic map(
      CLKOUT_DIV => 2,
      DQS_BIAS_MODE => "FALSE",
      EN_ISERDES_RST => "TRUE",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "NONE",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.000000,
      OUTPUT_CLK_SRC => "DELAYED_PHASE_REF",
      PHASEREFCLK_PERIOD => 2.000000,
      REFCLK_PERIOD => 2.000000,
      SEL_CLK_OFFSET => 5,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(5 downto 0) => B"000000",
      COUNTERREADEN => D_pi_counter_read_en_reg,
      COUNTERREADVAL(5 downto 0) => D_pi_counter_read_val(5 downto 0),
      DIVIDERST => '0',
      EDGEADV => D_pi_edge_adv,
      FINEENABLE => D_pi_fine_enable_reg,
      FINEINC => D_pi_fine_inc_reg,
      FINEOVERFLOW => \PHASER_IN_inst.phaser_in_n_0\,
      FREQREFCLK => freq_refclk,
      ICLK => \^wr_ptr_reg[1]\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => is_rst,
      MEMREFCLK => mem_refclk,
      PHASEREFCLK => \qdriip_cq_n[0]\,
      RANKSEL(1 downto 0) => B"00",
      RCLK => \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\,
      RST => SR(0),
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => coarse_delay_cnt0,
      I1 => coarse_delay_cnt(0),
      O => \coarse_delay_cnt[0]_i_1_n_0\
    );
\coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => coarse_delay_cnt(0),
      I1 => coarse_delay_cnt0,
      I2 => coarse_delay_cnt(1),
      O => \coarse_delay_cnt[1]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => coarse_delay_cnt(0),
      I1 => coarse_delay_cnt(1),
      I2 => coarse_delay_cnt0,
      I3 => coarse_delay_cnt(2),
      O => \coarse_delay_cnt[2]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => po_dec_done_reg,
      I4 => \wait_cnt_reg__0\(3),
      I5 => \coarse_delay_cnt[2]_i_3__2_n_0\,
      O => coarse_delay_cnt0
    );
\coarse_delay_cnt[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      O => \coarse_delay_cnt[2]_i_3__2_n_0\
    );
\coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1_n_0\,
      Q => coarse_delay_cnt(0),
      R => rstdiv0_sync_r1
    );
\coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1_n_0\,
      Q => coarse_delay_cnt(1),
      R => rstdiv0_sync_r1
    );
\coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1_n_0\,
      Q => coarse_delay_cnt(2),
      R => rstdiv0_sync_r1
    );
\fine_delay_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(0),
      O => \fine_delay_cnt0__2\(0)
    );
\fine_delay_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(1),
      I1 => \fine_delay_cnt_reg__0\(0),
      O => \fine_delay_cnt0__2\(1)
    );
\fine_delay_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(2),
      I1 => \fine_delay_cnt_reg__0\(0),
      I2 => \fine_delay_cnt_reg__0\(1),
      O => \fine_delay_cnt0__2\(2)
    );
\fine_delay_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(3),
      I1 => \fine_delay_cnt_reg__0\(1),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(2),
      O => \fine_delay_cnt0__2\(3)
    );
\fine_delay_cnt[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      O => \fine_delay_cnt0__2\(4)
    );
\fine_delay_cnt[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => po_dec_done_reg,
      I4 => \wait_cnt_reg__0\(3),
      I5 => \po_delay_done_i_2__2_n_0\,
      O => fine_delay_cnt0
    );
\fine_delay_cnt[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(5),
      I1 => \fine_delay_cnt_reg__0\(3),
      I2 => \fine_delay_cnt_reg__0\(1),
      I3 => \fine_delay_cnt_reg__0\(0),
      I4 => \fine_delay_cnt_reg__0\(2),
      I5 => \fine_delay_cnt_reg__0\(4),
      O => \fine_delay_cnt0__2\(5)
    );
\fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__2\(0),
      Q => \fine_delay_cnt_reg__0\(0),
      R => SS(0)
    );
\fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__2\(1),
      Q => \fine_delay_cnt_reg__0\(1),
      R => SS(0)
    );
\fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__2\(2),
      Q => \fine_delay_cnt_reg__0\(2),
      R => SS(0)
    );
\fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__2\(3),
      Q => \fine_delay_cnt_reg__0\(3),
      R => SS(0)
    );
\fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__2\(4),
      Q => \fine_delay_cnt_reg__0\(4),
      R => SS(0)
    );
\fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_delay_cnt0,
      D => \fine_delay_cnt0__2\(5),
      Q => \fine_delay_cnt_reg__0\(5),
      R => SS(0)
    );
\in_fifo_inst.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => D_if_a_empty,
      ALMOSTFULL => \in_fifo_inst.in_fifo_n_1\,
      D0(3 downto 0) => iserdes_dout(3 downto 0),
      D1(3 downto 0) => iserdes_dout(7 downto 4),
      D2(3 downto 0) => iserdes_dout(11 downto 8),
      D3(3 downto 0) => iserdes_dout(15 downto 12),
      D4(3 downto 0) => iserdes_dout(19 downto 16),
      D5(7 downto 4) => iserdes_dout(43 downto 40),
      D5(3 downto 0) => iserdes_dout(23 downto 20),
      D6(7 downto 4) => iserdes_dout(47 downto 44),
      D6(3 downto 0) => iserdes_dout(27 downto 24),
      D7(3 downto 0) => iserdes_dout(31 downto 28),
      D8(3 downto 0) => iserdes_dout(35 downto 32),
      D9(3 downto 0) => iserdes_dout(39 downto 36),
      EMPTY => \in_fifo_inst.in_fifo_n_2\,
      FULL => D_if_full,
      Q0(7 downto 0) => rd_data(7 downto 0),
      Q1(7 downto 0) => rd_data(15 downto 8),
      Q2(7 downto 0) => rd_data(23 downto 16),
      Q3(7 downto 0) => rd_data(31 downto 24),
      Q4(7 downto 0) => rd_data(39 downto 32),
      Q5(7 downto 0) => rd_data(47 downto 40),
      Q6(7 downto 0) => rd_data(55 downto 48),
      Q7(7 downto 0) => rd_data(63 downto 56),
      Q8(7 downto 0) => rd_data(71 downto 64),
      Q9(7 downto 0) => rd_data(79 downto 72),
      RDCLK => CLK,
      RDEN => '1',
      RESET => is_rst,
      WRCLK => iserdes_clkdiv,
      WREN => '1'
    );
\pi_counter_read_val[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => D_pi_counter_read_val(0),
      I1 => COUNTERREADVAL(0),
      I2 => \calib_sel_reg[0]\,
      I3 => C_pi_counter_read_en_reg(0),
      I4 => \calib_sel_reg[1]\,
      I5 => A_pi_counter_read_en_reg_0(0),
      O => D(0)
    );
\pi_counter_read_val[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => D_pi_counter_read_val(1),
      I1 => COUNTERREADVAL(1),
      I2 => \calib_sel_reg[0]\,
      I3 => C_pi_counter_read_en_reg(1),
      I4 => \calib_sel_reg[1]\,
      I5 => A_pi_counter_read_en_reg_0(1),
      O => D(1)
    );
\pi_counter_read_val[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => D_pi_counter_read_val(2),
      I1 => COUNTERREADVAL(2),
      I2 => \calib_sel_reg[0]\,
      I3 => C_pi_counter_read_en_reg(2),
      I4 => \calib_sel_reg[1]\,
      I5 => A_pi_counter_read_en_reg_0(2),
      O => D(2)
    );
\pi_counter_read_val[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => D_pi_counter_read_val(3),
      I1 => COUNTERREADVAL(3),
      I2 => \calib_sel_reg[0]\,
      I3 => C_pi_counter_read_en_reg(3),
      I4 => \calib_sel_reg[1]\,
      I5 => A_pi_counter_read_en_reg_0(3),
      O => D(3)
    );
\pi_counter_read_val[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => D_pi_counter_read_val(4),
      I1 => COUNTERREADVAL(4),
      I2 => \calib_sel_reg[0]\,
      I3 => C_pi_counter_read_en_reg(4),
      I4 => \calib_sel_reg[1]\,
      I5 => A_pi_counter_read_en_reg_0(4),
      O => D(4)
    );
\pi_counter_read_val[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => D_pi_counter_read_val(5),
      I1 => COUNTERREADVAL(5),
      I2 => \calib_sel_reg[0]\,
      I3 => C_pi_counter_read_en_reg(5),
      I4 => \calib_sel_reg[1]\,
      I5 => A_pi_counter_read_en_reg_0(5),
      O => D(5)
    );
\po_delay_done_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => po_dec_done_reg,
      I4 => \po_delay_done_i_2__2_n_0\,
      O => po_delay_done0
    );
\po_delay_done_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      I5 => \fine_delay_cnt_reg__0\(5),
      O => \po_delay_done_i_2__2_n_0\
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done0,
      Q => D_po_delay_done,
      R => rstdiv0_sync_r1_reg_rep
    );
\post_fifo.qdr_rld_if_post_fifo\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_if_post_fifo
     port map (
      A_pi_counter_read_en_reg => A_pi_counter_read_en_reg,
      CLK => CLK,
      D_pi_counter_read_en_reg => \in_fifo_inst.in_fifo_n_2\,
      I142(53 downto 0) => rd_data(77 downto 24),
      if_empty_2r => if_empty_2r,
      if_empty_r_reg => if_empty_r_reg,
      my_empty_reg_0 => my_empty_reg,
      phy_din(35 downto 0) => phy_din(35 downto 0),
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep
    );
qdr_rld_byte_group_io: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized2\
     port map (
      CLK => CLK,
      I(8 downto 0) => I(8 downto 0),
      \dlyval_dq_r_reg[44]\(4 downto 0) => \dlyval_dq_r_reg[44]\(4 downto 0),
      idelay_ld => idelay_ld,
      is_rst => is_rst,
      iserdes_clk => \^wr_ptr_reg[1]\,
      iserdes_clkdiv => iserdes_clkdiv,
      iserdes_q(35 downto 0) => iserdes_dout(47 downto 12),
      skewd_iserdes_clkb_5 => skewd_iserdes_clkb_5
    );
\wait_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\wait_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      I1 => \wait_cnt_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\wait_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      O => \p_0_in__2\(2)
    );
\wait_cnt[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_cnt_reg__0\(2),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(1),
      I3 => \wait_cnt_reg__0\(3),
      O => \p_0_in__2\(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__2\(0),
      Q => \wait_cnt_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__2\(1),
      Q => \wait_cnt_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__2\(2),
      Q => \wait_cnt_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg_0(0),
      D => \p_0_in__2\(3),
      Q => \wait_cnt_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized3\ is
  port (
    po_coarse_enable_w_reg_0 : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    CLK : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    A_po_sel_fine_oclk_delay_reg : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    of_cmd_wr_en_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    po_dec_done_reg_0 : in STD_LOGIC;
    A_po_fine_inc : in STD_LOGIC;
    A_po_fine_enable : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized3\ : entity is "mig_7series_v4_0_qdr_rld_byte_lane";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized3\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized3\ is
  signal A_of_a_full : STD_LOGIC;
  signal A_of_empty : STD_LOGIC;
  signal A_po_coarse_overflow : STD_LOGIC;
  signal A_po_fine_overflow : STD_LOGIC;
  signal coarse_delay_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_2__7_n_0\ : STD_LOGIC;
  signal fine_delay_cnt0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \fine_delay_cnt[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren : STD_LOGIC;
  signal os_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dqts_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_fifo_inst.out_fifo_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_coarse_enable_w : STD_LOGIC;
  signal \po_coarse_enable_w_i_1__2_n_0\ : STD_LOGIC;
  signal \^po_coarse_enable_w_reg_0\ : STD_LOGIC;
  signal po_coarse_inc_w : STD_LOGIC;
  signal po_coarse_skew_delay_en : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_1__3_n_0\ : STD_LOGIC;
  signal po_delay_done0 : STD_LOGIC;
  signal po_fine_enable_w : STD_LOGIC;
  signal \po_fine_enable_w_i_1__3_n_0\ : STD_LOGIC;
  signal po_fine_inc_w : STD_LOGIC;
  signal \po_fine_inc_w_i_1__3_n_0\ : STD_LOGIC;
  signal po_fine_skew_delay_en : STD_LOGIC;
  signal po_fine_skew_delay_en0 : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal pre_fifo_dout : STD_LOGIC_VECTOR ( 77 downto 2 );
  signal \^rd_ptr_reg[0]\ : STD_LOGIC;
  signal \wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHASER_OUT_inst.phaser_out\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_2__7\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__7\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__7\ : label is "soft_lutpair175";
  attribute BOX_TYPE of \out_fifo_inst.out_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \out_fifo_inst.out_fifo\ : label is "INDEPENDENT";
  attribute SOFT_HLUTNM of \po_coarse_enable_w_i_1__2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \po_fine_enable_w_i_1__3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2__7\ : label is "soft_lutpair176";
begin
  po_coarse_enable_w_reg_0 <= \^po_coarse_enable_w_reg_0\;
  \rd_ptr_reg[0]\ <= \^rd_ptr_reg[0]\;
\GEN_PRE_FIFO.u_qdr_rld_pre_fifo\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_7
     port map (
      CLK => CLK,
      d_in(15 downto 0) => d_in(15 downto 0),
      of_cmd_wr_en_reg => of_cmd_wr_en_reg,
      of_wren => of_wren,
      po_coarse_enable_w_reg => \^rd_ptr_reg[0]\,
      pre_fifo_dout(59 downto 6) => pre_fifo_dout(77 downto 24),
      pre_fifo_dout(5 downto 0) => pre_fifo_dout(7 downto 2),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\
    );
\PHASER_OUT_inst.phaser_out\: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.000000,
      OCLKDELAY_INV => "TRUE",
      OCLK_DELAY => 1,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 2.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.000000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => po_coarse_enable_w,
      COARSEINC => po_coarse_inc_w,
      COARSEOVERFLOW => A_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => '1',
      COUNTERREADVAL(8 downto 0) => COUNTERREADVAL(8 downto 0),
      CTSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\(1 downto 0),
      DQSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dqts_in(1 downto 0),
      ENCALIBPHY(1 downto 0) => B"00",
      FINEENABLE => po_fine_enable_w,
      FINEINC => po_fine_inc_w,
      FINEOVERFLOW => A_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => os_rst,
      PHASEREFCLK => '0',
      RDENABLE => po_rd_enable,
      RST => rstdiv0_sync_r1,
      SELFINEOCLKDELAY => A_po_sel_fine_oclk_delay_reg,
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF40404000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__7_n_0\,
      I1 => po_dec_done_reg_0,
      I2 => \wait_cnt_reg__0\(3),
      I3 => coarse_delay_cnt(2),
      I4 => coarse_delay_cnt(1),
      I5 => coarse_delay_cnt(0),
      O => \coarse_delay_cnt[0]_i_1_n_0\
    );
\coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA98AAAAAA"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \coarse_delay_cnt[2]_i_2__7_n_0\,
      O => \coarse_delay_cnt[1]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0F0F0F0"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \coarse_delay_cnt[2]_i_2__7_n_0\,
      O => \coarse_delay_cnt[2]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      O => \coarse_delay_cnt[2]_i_2__7_n_0\
    );
\coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1_n_0\,
      Q => coarse_delay_cnt(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1_n_0\,
      Q => coarse_delay_cnt(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1_n_0\,
      Q => coarse_delay_cnt(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\fine_delay_cnt[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(0),
      O => fine_delay_cnt0(0)
    );
\fine_delay_cnt[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(1),
      I1 => \fine_delay_cnt_reg__0\(0),
      O => fine_delay_cnt0(1)
    );
\fine_delay_cnt[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(2),
      I1 => \fine_delay_cnt_reg__0\(0),
      I2 => \fine_delay_cnt_reg__0\(1),
      O => fine_delay_cnt0(2)
    );
\fine_delay_cnt[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(3),
      I1 => \fine_delay_cnt_reg__0\(1),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(2),
      O => fine_delay_cnt0(3)
    );
\fine_delay_cnt[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      O => fine_delay_cnt0(4)
    );
\fine_delay_cnt[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => \wait_cnt_reg__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \fine_delay_cnt[5]_i_3__3_n_0\,
      O => po_fine_skew_delay_en0
    );
\fine_delay_cnt[5]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(5),
      I1 => \fine_delay_cnt_reg__0\(3),
      I2 => \fine_delay_cnt_reg__0\(1),
      I3 => \fine_delay_cnt_reg__0\(0),
      I4 => \fine_delay_cnt_reg__0\(2),
      I5 => \fine_delay_cnt_reg__0\(4),
      O => fine_delay_cnt0(5)
    );
\fine_delay_cnt[5]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      I5 => \fine_delay_cnt_reg__0\(5),
      O => \fine_delay_cnt[5]_i_3__3_n_0\
    );
\fine_delay_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(0),
      Q => \fine_delay_cnt_reg__0\(0),
      S => SS(0)
    );
\fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(1),
      Q => \fine_delay_cnt_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(2),
      Q => \fine_delay_cnt_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(3),
      Q => \fine_delay_cnt_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(4),
      Q => \fine_delay_cnt_reg__0\(4),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\fine_delay_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(5),
      Q => \fine_delay_cnt_reg__0\(5),
      S => SS(0)
    );
\out_fifo_inst.out_fifo\: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "TRUE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \out_fifo_inst.out_fifo_n_0\,
      ALMOSTFULL => A_of_a_full,
      D0(7 downto 2) => pre_fifo_dout(7 downto 2),
      D0(1 downto 0) => pre_fifo_dout(7 downto 6),
      D1(7 downto 6) => pre_fifo_dout(3 downto 2),
      D1(5 downto 0) => pre_fifo_dout(7 downto 2),
      D2(7 downto 4) => pre_fifo_dout(5 downto 2),
      D2(3 downto 0) => pre_fifo_dout(7 downto 4),
      D3(7 downto 0) => pre_fifo_dout(31 downto 24),
      D4(7 downto 0) => pre_fifo_dout(39 downto 32),
      D5(7 downto 0) => pre_fifo_dout(47 downto 40),
      D6(7 downto 0) => pre_fifo_dout(55 downto 48),
      D7(7 downto 0) => pre_fifo_dout(63 downto 56),
      D8(7 downto 0) => pre_fifo_dout(71 downto 64),
      D9(7 downto 6) => pre_fifo_dout(7 downto 6),
      D9(5 downto 0) => pre_fifo_dout(77 downto 72),
      EMPTY => A_of_empty,
      FULL => \^rd_ptr_reg[0]\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => os_rst,
      WRCLK => CLK,
      WREN => of_wren
    );
\po_coarse_enable_w_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => po_coarse_skew_delay_en,
      I1 => po_dec_done_reg_0,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => \po_coarse_enable_w_i_1__2_n_0\
    );
po_coarse_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_coarse_enable_w_i_1__2_n_0\,
      Q => po_coarse_enable_w,
      R => rstdiv0_sync_r1_reg_rep
    );
po_coarse_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => po_dec_done_reg(0),
      Q => po_coarse_inc_w,
      S => rstdiv0_sync_r1_reg_rep
    );
\po_coarse_skew_delay_en_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055540000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__7_n_0\,
      I1 => coarse_delay_cnt(2),
      I2 => coarse_delay_cnt(0),
      I3 => coarse_delay_cnt(1),
      I4 => \wait_cnt_reg__0\(3),
      I5 => \rstdiv0_sync_r1_reg_rep__4_0\,
      O => \po_coarse_skew_delay_en_i_1__3_n_0\
    );
po_coarse_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_coarse_skew_delay_en_i_1__3_n_0\,
      Q => po_coarse_skew_delay_en,
      R => '0'
    );
\po_delay_done_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => po_dec_done_reg_0,
      I4 => \fine_delay_cnt[5]_i_3__3_n_0\,
      O => po_delay_done0
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done0,
      Q => \^po_coarse_enable_w_reg_0\,
      R => rstdiv0_sync_r1_reg_rep
    );
\po_fine_enable_w_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => A_po_fine_enable,
      I1 => \^po_coarse_enable_w_reg_0\,
      I2 => po_dec_done_reg_0,
      I3 => po_fine_skew_delay_en,
      O => \po_fine_enable_w_i_1__3_n_0\
    );
po_fine_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_fine_enable_w_i_1__3_n_0\,
      Q => po_fine_enable_w,
      R => rstdiv0_sync_r1_reg_rep
    );
\po_fine_inc_w_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => A_po_fine_inc,
      I1 => po_dec_done_reg_0,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => \po_fine_inc_w_i_1__3_n_0\
    );
po_fine_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \po_fine_inc_w_i_1__3_n_0\,
      Q => po_fine_inc_w,
      S => rstdiv0_sync_r1_reg_rep
    );
po_fine_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_fine_skew_delay_en0,
      Q => po_fine_skew_delay_en,
      R => rstdiv0_sync_r1_reg_rep
    );
qdr_rld_byte_group_io: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized3\
     port map (
      O(8 downto 0) => O(8 downto 0),
      os_rst => os_rst,
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_d(35 downto 32) => of_q6(7 downto 4),
      oserdes_d(31 downto 28) => of_q5(7 downto 4),
      oserdes_d(27 downto 24) => of_q9(3 downto 0),
      oserdes_d(23 downto 20) => of_q8(3 downto 0),
      oserdes_d(19 downto 16) => of_q7(3 downto 0),
      oserdes_d(15 downto 12) => of_q6(3 downto 0),
      oserdes_d(11 downto 8) => of_q5(3 downto 0),
      oserdes_d(7 downto 4) => of_q4(3 downto 0),
      oserdes_d(3 downto 0) => of_q3(3 downto 0)
    );
\wait_cnt[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\wait_cnt[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      I1 => \wait_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\wait_cnt[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\wait_cnt[3]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_cnt_reg__0\(2),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(1),
      I3 => \wait_cnt_reg__0\(3),
      O => p_0_in(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => p_0_in(0),
      Q => \wait_cnt_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => p_0_in(1),
      Q => \wait_cnt_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => p_0_in(2),
      Q => \wait_cnt_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => p_0_in(3),
      Q => \wait_cnt_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized4\ is
  port (
    po_coarse_enable_w_reg_0 : out STD_LOGIC;
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    init_calib_complete_r_reg_rep : out STD_LOGIC;
    \calib_sel_reg[0]\ : out STD_LOGIC;
    \byte_sel_cnt_reg[2]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    CLK : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    B_po_sel_fine_oclk_delay_reg : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    of_cmd_wr_en_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    \po_delay_done_w__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_delay_done_w : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_delay_done_reg_0 : in STD_LOGIC;
    cq_stable_r : in STD_LOGIC;
    init_calib_complete_r_reg_rep_0 : in STD_LOGIC;
    po_dec_done_reg_0 : in STD_LOGIC;
    B_po_fine_inc : in STD_LOGIC;
    B_po_fine_enable : in STD_LOGIC;
    iob_addr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    COUNTERREADVAL : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \calib_sel_reg[1]\ : in STD_LOGIC;
    \calib_sel_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized4\ : entity is "mig_7series_v4_0_qdr_rld_byte_lane";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized4\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized4\ is
  signal B_of_a_full : STD_LOGIC;
  signal B_of_empty : STD_LOGIC;
  signal B_po_coarse_overflow : STD_LOGIC;
  signal B_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal B_po_fine_overflow : STD_LOGIC;
  signal \^byte_sel_cnt_reg[2]\ : STD_LOGIC;
  signal coarse_delay_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_2__8_n_0\ : STD_LOGIC;
  signal \fine_delay_cnt0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \fine_delay_cnt[5]_i_3__4_n_0\ : STD_LOGIC;
  signal \fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren : STD_LOGIC;
  signal os_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dqts_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_fifo_inst.out_fifo_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_coarse_enable_w : STD_LOGIC;
  signal \po_coarse_enable_w_i_1__3_n_0\ : STD_LOGIC;
  signal \^po_coarse_enable_w_reg_0\ : STD_LOGIC;
  signal po_coarse_inc_w : STD_LOGIC;
  signal po_coarse_skew_delay_en : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_1__4_n_0\ : STD_LOGIC;
  signal po_delay_done0 : STD_LOGIC;
  signal po_fine_enable_w : STD_LOGIC;
  signal \po_fine_enable_w_i_1__4_n_0\ : STD_LOGIC;
  signal po_fine_inc_w : STD_LOGIC;
  signal \po_fine_inc_w_i_1__4_n_0\ : STD_LOGIC;
  signal po_fine_skew_delay_en : STD_LOGIC;
  signal po_fine_skew_delay_en0 : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal pre_fifo_dout : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \^rd_ptr_reg[0]\ : STD_LOGIC;
  signal \wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHASER_OUT_inst.phaser_out\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_2__8\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__8\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__8\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__8\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__8\ : label is "soft_lutpair182";
  attribute BOX_TYPE of \out_fifo_inst.out_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \out_fifo_inst.out_fifo\ : label is "INDEPENDENT";
  attribute SOFT_HLUTNM of \po_coarse_enable_w_i_1__3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \po_fine_enable_w_i_1__4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__8\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__8\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2__8\ : label is "soft_lutpair183";
begin
  \byte_sel_cnt_reg[2]\ <= \^byte_sel_cnt_reg[2]\;
  po_coarse_enable_w_reg_0 <= \^po_coarse_enable_w_reg_0\;
  \rd_ptr_reg[0]\ <= \^rd_ptr_reg[0]\;
\GEN_PRE_FIFO.u_qdr_rld_pre_fifo\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_6
     port map (
      CLK => CLK,
      iob_addr(23 downto 0) => iob_addr(23 downto 0),
      of_cmd_wr_en_reg => of_cmd_wr_en_reg,
      of_wren => of_wren,
      po_coarse_enable_w_reg => \^rd_ptr_reg[0]\,
      pre_fifo_dout(79 downto 0) => pre_fifo_dout(79 downto 0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\
    );
\PHASER_OUT_inst.phaser_out\: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.000000,
      OCLKDELAY_INV => "TRUE",
      OCLK_DELAY => 1,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 2.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.000000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => po_coarse_enable_w,
      COARSEINC => po_coarse_inc_w,
      COARSEOVERFLOW => B_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => '1',
      COUNTERREADVAL(8 downto 0) => B_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\(1 downto 0),
      DQSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dqts_in(1 downto 0),
      ENCALIBPHY(1 downto 0) => B"00",
      FINEENABLE => po_fine_enable_w,
      FINEINC => po_fine_inc_w,
      FINEOVERFLOW => B_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => os_rst,
      PHASEREFCLK => '0',
      RDENABLE => po_rd_enable,
      RST => rstdiv0_sync_r1,
      SELFINEOCLKDELAY => B_po_sel_fine_oclk_delay_reg,
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\byte_sel_cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \po_delay_done_w__0\(0),
      I1 => po_delay_done_w(0),
      I2 => \^po_coarse_enable_w_reg_0\,
      I3 => po_delay_done_reg_0,
      O => \^byte_sel_cnt_reg[2]\
    );
\calib_sel[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^byte_sel_cnt_reg[2]\,
      I1 => init_calib_complete_r_reg_rep_0,
      O => \calib_sel_reg[0]\
    );
\coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF40404000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__8_n_0\,
      I1 => po_dec_done_reg_0,
      I2 => \wait_cnt_reg__0\(3),
      I3 => coarse_delay_cnt(2),
      I4 => coarse_delay_cnt(1),
      I5 => coarse_delay_cnt(0),
      O => \coarse_delay_cnt[0]_i_1_n_0\
    );
\coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA98AAAAAA"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \coarse_delay_cnt[2]_i_2__8_n_0\,
      O => \coarse_delay_cnt[1]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0F0F0F0"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \coarse_delay_cnt[2]_i_2__8_n_0\,
      O => \coarse_delay_cnt[2]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      O => \coarse_delay_cnt[2]_i_2__8_n_0\
    );
\coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1_n_0\,
      Q => coarse_delay_cnt(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1_n_0\,
      Q => coarse_delay_cnt(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1_n_0\,
      Q => coarse_delay_cnt(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\fine_delay_cnt[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(0),
      O => \fine_delay_cnt0__0\(0)
    );
\fine_delay_cnt[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(1),
      I1 => \fine_delay_cnt_reg__0\(0),
      O => \fine_delay_cnt0__0\(1)
    );
\fine_delay_cnt[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(2),
      I1 => \fine_delay_cnt_reg__0\(0),
      I2 => \fine_delay_cnt_reg__0\(1),
      O => \fine_delay_cnt0__0\(2)
    );
\fine_delay_cnt[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(3),
      I1 => \fine_delay_cnt_reg__0\(1),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(2),
      O => \fine_delay_cnt0__0\(3)
    );
\fine_delay_cnt[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      O => \fine_delay_cnt0__0\(4)
    );
\fine_delay_cnt[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => \wait_cnt_reg__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \fine_delay_cnt[5]_i_3__4_n_0\,
      O => po_fine_skew_delay_en0
    );
\fine_delay_cnt[5]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(5),
      I1 => \fine_delay_cnt_reg__0\(3),
      I2 => \fine_delay_cnt_reg__0\(1),
      I3 => \fine_delay_cnt_reg__0\(0),
      I4 => \fine_delay_cnt_reg__0\(2),
      I5 => \fine_delay_cnt_reg__0\(4),
      O => \fine_delay_cnt0__0\(5)
    );
\fine_delay_cnt[5]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      I5 => \fine_delay_cnt_reg__0\(5),
      O => \fine_delay_cnt[5]_i_3__4_n_0\
    );
\fine_delay_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(0),
      Q => \fine_delay_cnt_reg__0\(0),
      S => \rstdiv0_sync_r1_reg_rep__3\
    );
\fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(1),
      Q => \fine_delay_cnt_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(2),
      Q => \fine_delay_cnt_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(3),
      Q => \fine_delay_cnt_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(4),
      Q => \fine_delay_cnt_reg__0\(4),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\fine_delay_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(5),
      Q => \fine_delay_cnt_reg__0\(5),
      S => \rstdiv0_sync_r1_reg_rep__3\
    );
init_calib_complete_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \po_delay_done_w__0\(0),
      I1 => po_delay_done_w(0),
      I2 => \^po_coarse_enable_w_reg_0\,
      I3 => po_delay_done_reg_0,
      I4 => cq_stable_r,
      O => init_calib_complete_r_reg_rep
    );
\out_fifo_inst.out_fifo\: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "TRUE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \out_fifo_inst.out_fifo_n_0\,
      ALMOSTFULL => B_of_a_full,
      D0(7 downto 0) => pre_fifo_dout(7 downto 0),
      D1(7 downto 0) => pre_fifo_dout(15 downto 8),
      D2(7 downto 0) => pre_fifo_dout(23 downto 16),
      D3(7 downto 0) => pre_fifo_dout(31 downto 24),
      D4(7 downto 0) => pre_fifo_dout(39 downto 32),
      D5(7 downto 0) => pre_fifo_dout(47 downto 40),
      D6(7 downto 0) => pre_fifo_dout(55 downto 48),
      D7(7 downto 0) => pre_fifo_dout(63 downto 56),
      D8(7 downto 0) => pre_fifo_dout(71 downto 64),
      D9(7 downto 0) => pre_fifo_dout(79 downto 72),
      EMPTY => B_of_empty,
      FULL => \^rd_ptr_reg[0]\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => os_rst,
      WRCLK => CLK,
      WREN => of_wren
    );
\po_coarse_enable_w_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => po_coarse_skew_delay_en,
      I1 => po_dec_done_reg_0,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => \po_coarse_enable_w_i_1__3_n_0\
    );
po_coarse_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_coarse_enable_w_i_1__3_n_0\,
      Q => po_coarse_enable_w,
      R => rstdiv0_sync_r1_reg_rep
    );
po_coarse_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => po_dec_done_reg(0),
      Q => po_coarse_inc_w,
      S => rstdiv0_sync_r1_reg_rep
    );
\po_coarse_skew_delay_en_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055540000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__8_n_0\,
      I1 => coarse_delay_cnt(2),
      I2 => coarse_delay_cnt(0),
      I3 => coarse_delay_cnt(1),
      I4 => \wait_cnt_reg__0\(3),
      I5 => \rstdiv0_sync_r1_reg_rep__4_0\,
      O => \po_coarse_skew_delay_en_i_1__4_n_0\
    );
po_coarse_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_coarse_skew_delay_en_i_1__4_n_0\,
      Q => po_coarse_skew_delay_en,
      R => '0'
    );
\po_counter_read_val[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => B_po_counter_read_val(0),
      I1 => COUNTERREADVAL(0),
      I2 => \calib_sel_reg[1]\,
      I3 => \calib_sel_reg[0]_0\,
      O => D(0)
    );
\po_counter_read_val[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => B_po_counter_read_val(1),
      I1 => COUNTERREADVAL(1),
      I2 => \calib_sel_reg[1]\,
      I3 => \calib_sel_reg[0]_0\,
      O => D(1)
    );
\po_counter_read_val[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => B_po_counter_read_val(2),
      I1 => COUNTERREADVAL(2),
      I2 => \calib_sel_reg[1]\,
      I3 => \calib_sel_reg[0]_0\,
      O => D(2)
    );
\po_counter_read_val[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => B_po_counter_read_val(3),
      I1 => COUNTERREADVAL(3),
      I2 => \calib_sel_reg[1]\,
      I3 => \calib_sel_reg[0]_0\,
      O => D(3)
    );
\po_counter_read_val[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => B_po_counter_read_val(4),
      I1 => COUNTERREADVAL(4),
      I2 => \calib_sel_reg[1]\,
      I3 => \calib_sel_reg[0]_0\,
      O => D(4)
    );
\po_counter_read_val[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => B_po_counter_read_val(5),
      I1 => COUNTERREADVAL(5),
      I2 => \calib_sel_reg[1]\,
      I3 => \calib_sel_reg[0]_0\,
      O => D(5)
    );
\po_counter_read_val[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => B_po_counter_read_val(6),
      I1 => COUNTERREADVAL(6),
      I2 => \calib_sel_reg[1]\,
      I3 => \calib_sel_reg[0]_0\,
      O => D(6)
    );
\po_counter_read_val[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => B_po_counter_read_val(7),
      I1 => COUNTERREADVAL(7),
      I2 => \calib_sel_reg[1]\,
      I3 => \calib_sel_reg[0]_0\,
      O => D(7)
    );
\po_counter_read_val[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => B_po_counter_read_val(8),
      I1 => COUNTERREADVAL(8),
      I2 => \calib_sel_reg[1]\,
      I3 => \calib_sel_reg[0]_0\,
      O => D(8)
    );
\po_delay_done_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => po_dec_done_reg_0,
      I4 => \fine_delay_cnt[5]_i_3__4_n_0\,
      O => po_delay_done0
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done0,
      Q => \^po_coarse_enable_w_reg_0\,
      R => rstdiv0_sync_r1_reg_rep
    );
\po_fine_enable_w_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => B_po_fine_enable,
      I1 => \^po_coarse_enable_w_reg_0\,
      I2 => po_dec_done_reg_0,
      I3 => po_fine_skew_delay_en,
      O => \po_fine_enable_w_i_1__4_n_0\
    );
po_fine_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_fine_enable_w_i_1__4_n_0\,
      Q => po_fine_enable_w,
      R => rstdiv0_sync_r1_reg_rep
    );
\po_fine_inc_w_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => B_po_fine_inc,
      I1 => po_dec_done_reg_0,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => \po_fine_inc_w_i_1__4_n_0\
    );
po_fine_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \po_fine_inc_w_i_1__4_n_0\,
      Q => po_fine_inc_w,
      S => rstdiv0_sync_r1_reg_rep
    );
po_fine_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_fine_skew_delay_en0,
      Q => po_fine_skew_delay_en,
      R => rstdiv0_sync_r1_reg_rep
    );
qdr_rld_byte_group_io: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized4\
     port map (
      O(11 downto 0) => O(11 downto 0),
      os_rst => os_rst,
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_d(47 downto 44) => of_q6(7 downto 4),
      oserdes_d(43 downto 40) => of_q5(7 downto 4),
      oserdes_d(39 downto 36) => of_q9(3 downto 0),
      oserdes_d(35 downto 32) => of_q8(3 downto 0),
      oserdes_d(31 downto 28) => of_q7(3 downto 0),
      oserdes_d(27 downto 24) => of_q6(3 downto 0),
      oserdes_d(23 downto 20) => of_q5(3 downto 0),
      oserdes_d(19 downto 16) => of_q4(3 downto 0),
      oserdes_d(15 downto 12) => of_q3(3 downto 0),
      oserdes_d(11 downto 8) => of_q2(3 downto 0),
      oserdes_d(7 downto 4) => of_q1(3 downto 0),
      oserdes_d(3 downto 0) => of_q0(3 downto 0)
    );
\wait_cnt[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\wait_cnt[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      I1 => \wait_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\wait_cnt[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\wait_cnt[3]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_cnt_reg__0\(2),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(1),
      I3 => \wait_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__0\(0),
      Q => \wait_cnt_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__0\(1),
      Q => \wait_cnt_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__0\(2),
      Q => \wait_cnt_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__0\(3),
      Q => \wait_cnt_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized5\ is
  port (
    po_coarse_enable_w_reg_0 : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 8 downto 0 );
    A_of_full_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    A_po_sel_fine_oclk_delay_reg : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    po_dec_done_reg_0 : in STD_LOGIC;
    A_po_fine_inc : in STD_LOGIC;
    A_po_fine_enable : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized5\ : entity is "mig_7series_v4_0_qdr_rld_byte_lane";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized5\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized5\ is
  signal A_of_a_full : STD_LOGIC;
  signal A_of_empty : STD_LOGIC;
  signal \^a_of_full_0\ : STD_LOGIC;
  signal A_po_coarse_overflow : STD_LOGIC;
  signal A_po_fine_overflow : STD_LOGIC;
  signal coarse_delay_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \coarse_delay_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_2__4_n_0\ : STD_LOGIC;
  signal fine_delay_cnt0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \fine_delay_cnt[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \fine_delay_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren : STD_LOGIC;
  signal os_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dqts_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_fifo_inst.out_fifo_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_coarse_enable_w : STD_LOGIC;
  signal po_coarse_enable_w_i_1_n_0 : STD_LOGIC;
  signal \^po_coarse_enable_w_reg_0\ : STD_LOGIC;
  signal po_coarse_inc_w : STD_LOGIC;
  signal po_coarse_skew_delay_en : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_1__0_n_0\ : STD_LOGIC;
  signal po_delay_done0 : STD_LOGIC;
  signal po_fine_enable_w : STD_LOGIC;
  signal \po_fine_enable_w_i_1__0_n_0\ : STD_LOGIC;
  signal po_fine_inc_w : STD_LOGIC;
  signal \po_fine_inc_w_i_1__0_n_0\ : STD_LOGIC;
  signal po_fine_skew_delay_en : STD_LOGIC;
  signal po_fine_skew_delay_en0 : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal pre_fifo_dout : STD_LOGIC_VECTOR ( 77 downto 2 );
  signal \wait_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHASER_OUT_inst.phaser_out\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_2__4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__4\ : label is "soft_lutpair192";
  attribute BOX_TYPE of \out_fifo_inst.out_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \out_fifo_inst.out_fifo\ : label is "INDEPENDENT";
  attribute SOFT_HLUTNM of po_coarse_enable_w_i_1 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \po_fine_enable_w_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2__4\ : label is "soft_lutpair193";
begin
  A_of_full_0 <= \^a_of_full_0\;
  po_coarse_enable_w_reg_0 <= \^po_coarse_enable_w_reg_0\;
\GEN_PRE_FIFO.u_qdr_rld_pre_fifo\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_5
     port map (
      CLK => CLK,
      d_in(39 downto 0) => d_in(39 downto 0),
      of_wren => of_wren,
      \out\ => \out\,
      po_coarse_enable_w_reg => \^a_of_full_0\,
      pre_fifo_dout(71 downto 6) => pre_fifo_dout(77 downto 12),
      pre_fifo_dout(5 downto 0) => pre_fifo_dout(7 downto 2),
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\
    );
\PHASER_OUT_inst.phaser_out\: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.000000,
      OCLKDELAY_INV => "TRUE",
      OCLK_DELAY => 1,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 2.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.000000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => po_coarse_enable_w,
      COARSEINC => po_coarse_inc_w,
      COARSEOVERFLOW => A_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => '1',
      COUNTERREADVAL(8 downto 0) => COUNTERREADVAL(8 downto 0),
      CTSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\(1 downto 0),
      DQSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dqts_in(1 downto 0),
      ENCALIBPHY(1 downto 0) => B"00",
      FINEENABLE => po_fine_enable_w,
      FINEINC => po_fine_inc_w,
      FINEOVERFLOW => A_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => os_rst,
      PHASEREFCLK => '0',
      RDENABLE => po_rd_enable,
      RST => rstdiv0_sync_r1,
      SELFINEOCLKDELAY => A_po_sel_fine_oclk_delay_reg,
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\coarse_delay_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF40404000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__4_n_0\,
      I1 => po_dec_done_reg_0,
      I2 => \wait_cnt_reg__0__0\(3),
      I3 => coarse_delay_cnt(2),
      I4 => coarse_delay_cnt(1),
      I5 => coarse_delay_cnt(0),
      O => \coarse_delay_cnt[0]_i_1__0_n_0\
    );
\coarse_delay_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA98AAAAAA"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \coarse_delay_cnt[2]_i_2__4_n_0\,
      O => \coarse_delay_cnt[1]_i_1__0_n_0\
    );
\coarse_delay_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0F0F0F0"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \coarse_delay_cnt[2]_i_2__4_n_0\,
      O => \coarse_delay_cnt[2]_i_1__0_n_0\
    );
\coarse_delay_cnt[2]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(1),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(2),
      O => \coarse_delay_cnt[2]_i_2__4_n_0\
    );
\coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1__0_n_0\,
      Q => coarse_delay_cnt(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1__0_n_0\,
      Q => coarse_delay_cnt(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1__0_n_0\,
      Q => coarse_delay_cnt(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\fine_delay_cnt[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(0),
      O => fine_delay_cnt0(0)
    );
\fine_delay_cnt[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(1),
      I1 => \fine_delay_cnt_reg__0__0\(0),
      O => fine_delay_cnt0(1)
    );
\fine_delay_cnt[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(2),
      I1 => \fine_delay_cnt_reg__0__0\(0),
      I2 => \fine_delay_cnt_reg__0__0\(1),
      O => fine_delay_cnt0(2)
    );
\fine_delay_cnt[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(3),
      I1 => \fine_delay_cnt_reg__0__0\(1),
      I2 => \fine_delay_cnt_reg__0__0\(0),
      I3 => \fine_delay_cnt_reg__0__0\(2),
      O => fine_delay_cnt0(3)
    );
\fine_delay_cnt[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(4),
      I1 => \fine_delay_cnt_reg__0__0\(2),
      I2 => \fine_delay_cnt_reg__0__0\(0),
      I3 => \fine_delay_cnt_reg__0__0\(1),
      I4 => \fine_delay_cnt_reg__0__0\(3),
      O => fine_delay_cnt0(4)
    );
\fine_delay_cnt[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(1),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(2),
      I3 => \wait_cnt_reg__0__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \fine_delay_cnt[5]_i_3__0_n_0\,
      O => po_fine_skew_delay_en0
    );
\fine_delay_cnt[5]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(5),
      I1 => \fine_delay_cnt_reg__0__0\(3),
      I2 => \fine_delay_cnt_reg__0__0\(1),
      I3 => \fine_delay_cnt_reg__0__0\(0),
      I4 => \fine_delay_cnt_reg__0__0\(2),
      I5 => \fine_delay_cnt_reg__0__0\(4),
      O => fine_delay_cnt0(5)
    );
\fine_delay_cnt[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(4),
      I1 => \fine_delay_cnt_reg__0__0\(2),
      I2 => \fine_delay_cnt_reg__0__0\(0),
      I3 => \fine_delay_cnt_reg__0__0\(1),
      I4 => \fine_delay_cnt_reg__0__0\(3),
      I5 => \fine_delay_cnt_reg__0__0\(5),
      O => \fine_delay_cnt[5]_i_3__0_n_0\
    );
\fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(0),
      Q => \fine_delay_cnt_reg__0__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(1),
      Q => \fine_delay_cnt_reg__0__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(2),
      Q => \fine_delay_cnt_reg__0__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(3),
      Q => \fine_delay_cnt_reg__0__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(4),
      Q => \fine_delay_cnt_reg__0__0\(4),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(5),
      Q => \fine_delay_cnt_reg__0__0\(5),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\out_fifo_inst.out_fifo\: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "TRUE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \out_fifo_inst.out_fifo_n_0\,
      ALMOSTFULL => A_of_a_full,
      D0(7 downto 2) => pre_fifo_dout(7 downto 2),
      D0(1 downto 0) => pre_fifo_dout(7 downto 6),
      D1(7 downto 4) => pre_fifo_dout(15 downto 12),
      D1(3 downto 0) => pre_fifo_dout(5 downto 2),
      D2(7 downto 0) => pre_fifo_dout(23 downto 16),
      D3(7 downto 0) => pre_fifo_dout(31 downto 24),
      D4(7 downto 0) => pre_fifo_dout(39 downto 32),
      D5(7 downto 0) => pre_fifo_dout(47 downto 40),
      D6(7 downto 0) => pre_fifo_dout(55 downto 48),
      D7(7 downto 0) => pre_fifo_dout(63 downto 56),
      D8(7 downto 0) => pre_fifo_dout(71 downto 64),
      D9(7 downto 6) => pre_fifo_dout(7 downto 6),
      D9(5 downto 0) => pre_fifo_dout(77 downto 72),
      EMPTY => A_of_empty,
      FULL => \^a_of_full_0\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => os_rst,
      WRCLK => CLK,
      WREN => of_wren
    );
po_coarse_enable_w_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => po_coarse_skew_delay_en,
      I1 => po_dec_done_reg_0,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => po_coarse_enable_w_i_1_n_0
    );
po_coarse_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_coarse_enable_w_i_1_n_0,
      Q => po_coarse_enable_w,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
po_coarse_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => po_dec_done_reg(0),
      Q => po_coarse_inc_w,
      S => \rstdiv0_sync_r1_reg_rep__0\
    );
\po_coarse_skew_delay_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055540000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__4_n_0\,
      I1 => coarse_delay_cnt(2),
      I2 => coarse_delay_cnt(0),
      I3 => coarse_delay_cnt(1),
      I4 => \wait_cnt_reg__0__0\(3),
      I5 => \rstdiv0_sync_r1_reg_rep__4_0\,
      O => \po_coarse_skew_delay_en_i_1__0_n_0\
    );
po_coarse_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_coarse_skew_delay_en_i_1__0_n_0\,
      Q => po_coarse_skew_delay_en,
      R => '0'
    );
\po_delay_done_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => po_dec_done_reg_0,
      I4 => \fine_delay_cnt[5]_i_3__0_n_0\,
      O => po_delay_done0
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done0,
      Q => \^po_coarse_enable_w_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\po_fine_enable_w_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => A_po_fine_enable,
      I1 => \^po_coarse_enable_w_reg_0\,
      I2 => po_dec_done_reg_0,
      I3 => po_fine_skew_delay_en,
      O => \po_fine_enable_w_i_1__0_n_0\
    );
po_fine_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_fine_enable_w_i_1__0_n_0\,
      Q => po_fine_enable_w,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\po_fine_inc_w_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => A_po_fine_inc,
      I1 => po_dec_done_reg_0,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => \po_fine_inc_w_i_1__0_n_0\
    );
po_fine_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \po_fine_inc_w_i_1__0_n_0\,
      Q => po_fine_inc_w,
      S => \rstdiv0_sync_r1_reg_rep__0\
    );
po_fine_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_fine_skew_delay_en0,
      Q => po_fine_skew_delay_en,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
qdr_rld_byte_group_io: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized5\
     port map (
      O(9 downto 0) => O(9 downto 0),
      os_rst => os_rst,
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_d(39 downto 36) => of_q6(7 downto 4),
      oserdes_d(35 downto 32) => of_q5(7 downto 4),
      oserdes_d(31 downto 28) => of_q9(3 downto 0),
      oserdes_d(27 downto 24) => of_q8(3 downto 0),
      oserdes_d(23 downto 20) => of_q7(3 downto 0),
      oserdes_d(19 downto 16) => of_q6(3 downto 0),
      oserdes_d(15 downto 12) => of_q5(3 downto 0),
      oserdes_d(11 downto 8) => of_q4(3 downto 0),
      oserdes_d(7 downto 4) => of_q3(3 downto 0),
      oserdes_d(3 downto 0) => of_q2(3 downto 0)
    );
\wait_cnt[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(0),
      O => p_0_in(0)
    );
\wait_cnt[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(0),
      I1 => \wait_cnt_reg__0__0\(1),
      O => p_0_in(1)
    );
\wait_cnt[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(1),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(2),
      O => p_0_in(2)
    );
\wait_cnt[3]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(2),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(1),
      I3 => \wait_cnt_reg__0__0\(3),
      O => p_0_in(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => p_0_in(0),
      Q => \wait_cnt_reg__0__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => p_0_in(1),
      Q => \wait_cnt_reg__0__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => p_0_in(2),
      Q => \wait_cnt_reg__0__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => p_0_in(3),
      Q => \wait_cnt_reg__0__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized6\ is
  port (
    po_coarse_enable_w_reg_0 : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 8 downto 0 );
    of_cmd_wr_en_reg : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    B_po_sel_fine_oclk_delay_reg : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    po_dec_done_reg_0 : in STD_LOGIC;
    B_po_fine_inc : in STD_LOGIC;
    B_po_fine_enable : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    B_of_full : in STD_LOGIC;
    A_of_full : in STD_LOGIC;
    A_of_full_0 : in STD_LOGIC;
    D_of_full : in STD_LOGIC;
    C_of_full : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized6\ : entity is "mig_7series_v4_0_qdr_rld_byte_lane";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized6\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized6\ is
  signal B_of_a_full : STD_LOGIC;
  signal B_of_empty : STD_LOGIC;
  signal B_of_full_1 : STD_LOGIC;
  signal B_po_coarse_overflow : STD_LOGIC;
  signal B_po_fine_overflow : STD_LOGIC;
  signal coarse_delay_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \coarse_delay_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \fine_delay_cnt0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \fine_delay_cnt[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \fine_delay_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren : STD_LOGIC;
  signal os_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dqts_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_fifo_inst.out_fifo_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_coarse_enable_w : STD_LOGIC;
  signal \po_coarse_enable_w_i_1__0_n_0\ : STD_LOGIC;
  signal \^po_coarse_enable_w_reg_0\ : STD_LOGIC;
  signal po_coarse_inc_w : STD_LOGIC;
  signal po_coarse_skew_delay_en : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_1__1_n_0\ : STD_LOGIC;
  signal po_delay_done0 : STD_LOGIC;
  signal po_fine_enable_w : STD_LOGIC;
  signal \po_fine_enable_w_i_1__1_n_0\ : STD_LOGIC;
  signal po_fine_inc_w : STD_LOGIC;
  signal \po_fine_inc_w_i_1__1_n_0\ : STD_LOGIC;
  signal po_fine_skew_delay_en : STD_LOGIC;
  signal po_fine_skew_delay_en0 : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal pre_fifo_dout : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \wait_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHASER_OUT_inst.phaser_out\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_2__5\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__5\ : label is "soft_lutpair199";
  attribute BOX_TYPE of \out_fifo_inst.out_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \out_fifo_inst.out_fifo\ : label is "INDEPENDENT";
  attribute SOFT_HLUTNM of \po_coarse_enable_w_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \po_fine_enable_w_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2__5\ : label is "soft_lutpair200";
begin
  po_coarse_enable_w_reg_0 <= \^po_coarse_enable_w_reg_0\;
\GEN_PRE_FIFO.u_qdr_rld_pre_fifo\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_4
     port map (
      B_of_full_1 => B_of_full_1,
      CLK => CLK,
      d_in(39 downto 0) => d_in(39 downto 0),
      of_wren => of_wren,
      \out\ => \out\,
      pre_fifo_dout(65 downto 64) => pre_fifo_dout(71 downto 70),
      pre_fifo_dout(63 downto 0) => pre_fifo_dout(63 downto 0),
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\
    );
\PHASER_OUT_inst.phaser_out\: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.000000,
      OCLKDELAY_INV => "TRUE",
      OCLK_DELAY => 1,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 2.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.000000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => po_coarse_enable_w,
      COARSEINC => po_coarse_inc_w,
      COARSEOVERFLOW => B_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => '1',
      COUNTERREADVAL(8 downto 0) => COUNTERREADVAL(8 downto 0),
      CTSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\(1 downto 0),
      DQSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dqts_in(1 downto 0),
      ENCALIBPHY(1 downto 0) => B"00",
      FINEENABLE => po_fine_enable_w,
      FINEINC => po_fine_inc_w,
      FINEOVERFLOW => B_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => os_rst,
      PHASEREFCLK => '0',
      RDENABLE => po_rd_enable,
      RST => rstdiv0_sync_r1,
      SELFINEOCLKDELAY => B_po_sel_fine_oclk_delay_reg,
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\coarse_delay_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF40404000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__5_n_0\,
      I1 => po_dec_done_reg_0,
      I2 => \wait_cnt_reg__0__0\(3),
      I3 => coarse_delay_cnt(2),
      I4 => coarse_delay_cnt(1),
      I5 => coarse_delay_cnt(0),
      O => \coarse_delay_cnt[0]_i_1__0_n_0\
    );
\coarse_delay_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA98AAAAAA"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \coarse_delay_cnt[2]_i_2__5_n_0\,
      O => \coarse_delay_cnt[1]_i_1__0_n_0\
    );
\coarse_delay_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0F0F0F0"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \coarse_delay_cnt[2]_i_2__5_n_0\,
      O => \coarse_delay_cnt[2]_i_1__0_n_0\
    );
\coarse_delay_cnt[2]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(1),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(2),
      O => \coarse_delay_cnt[2]_i_2__5_n_0\
    );
\coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1__0_n_0\,
      Q => coarse_delay_cnt(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1__0_n_0\,
      Q => coarse_delay_cnt(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1__0_n_0\,
      Q => coarse_delay_cnt(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\fine_delay_cnt[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(0),
      O => \fine_delay_cnt0__0\(0)
    );
\fine_delay_cnt[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(1),
      I1 => \fine_delay_cnt_reg__0__0\(0),
      O => \fine_delay_cnt0__0\(1)
    );
\fine_delay_cnt[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(2),
      I1 => \fine_delay_cnt_reg__0__0\(0),
      I2 => \fine_delay_cnt_reg__0__0\(1),
      O => \fine_delay_cnt0__0\(2)
    );
\fine_delay_cnt[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(3),
      I1 => \fine_delay_cnt_reg__0__0\(1),
      I2 => \fine_delay_cnt_reg__0__0\(0),
      I3 => \fine_delay_cnt_reg__0__0\(2),
      O => \fine_delay_cnt0__0\(3)
    );
\fine_delay_cnt[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(4),
      I1 => \fine_delay_cnt_reg__0__0\(2),
      I2 => \fine_delay_cnt_reg__0__0\(0),
      I3 => \fine_delay_cnt_reg__0__0\(1),
      I4 => \fine_delay_cnt_reg__0__0\(3),
      O => \fine_delay_cnt0__0\(4)
    );
\fine_delay_cnt[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(1),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(2),
      I3 => \wait_cnt_reg__0__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \fine_delay_cnt[5]_i_3__1_n_0\,
      O => po_fine_skew_delay_en0
    );
\fine_delay_cnt[5]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(5),
      I1 => \fine_delay_cnt_reg__0__0\(3),
      I2 => \fine_delay_cnt_reg__0__0\(1),
      I3 => \fine_delay_cnt_reg__0__0\(0),
      I4 => \fine_delay_cnt_reg__0__0\(2),
      I5 => \fine_delay_cnt_reg__0__0\(4),
      O => \fine_delay_cnt0__0\(5)
    );
\fine_delay_cnt[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(4),
      I1 => \fine_delay_cnt_reg__0__0\(2),
      I2 => \fine_delay_cnt_reg__0__0\(0),
      I3 => \fine_delay_cnt_reg__0__0\(1),
      I4 => \fine_delay_cnt_reg__0__0\(3),
      I5 => \fine_delay_cnt_reg__0__0\(5),
      O => \fine_delay_cnt[5]_i_3__1_n_0\
    );
\fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(0),
      Q => \fine_delay_cnt_reg__0__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(1),
      Q => \fine_delay_cnt_reg__0__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(2),
      Q => \fine_delay_cnt_reg__0__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(3),
      Q => \fine_delay_cnt_reg__0__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(4),
      Q => \fine_delay_cnt_reg__0__0\(4),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__0\(5),
      Q => \fine_delay_cnt_reg__0__0\(5),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\out_fifo_inst.out_fifo\: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "TRUE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \out_fifo_inst.out_fifo_n_0\,
      ALMOSTFULL => B_of_a_full,
      D0(7 downto 0) => pre_fifo_dout(7 downto 0),
      D1(7 downto 0) => pre_fifo_dout(15 downto 8),
      D2(7 downto 0) => pre_fifo_dout(23 downto 16),
      D3(7 downto 0) => pre_fifo_dout(31 downto 24),
      D4(7 downto 0) => pre_fifo_dout(39 downto 32),
      D5(7 downto 0) => pre_fifo_dout(47 downto 40),
      D6(7 downto 0) => pre_fifo_dout(55 downto 48),
      D7(7 downto 0) => pre_fifo_dout(63 downto 56),
      D8(7 downto 6) => pre_fifo_dout(71 downto 70),
      D8(5 downto 2) => pre_fifo_dout(63 downto 60),
      D8(1 downto 0) => pre_fifo_dout(71 downto 70),
      D9(7 downto 6) => pre_fifo_dout(61 downto 60),
      D9(5 downto 4) => pre_fifo_dout(71 downto 70),
      D9(3 downto 0) => pre_fifo_dout(63 downto 60),
      EMPTY => B_of_empty,
      FULL => B_of_full_1,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => os_rst,
      WRCLK => CLK,
      WREN => of_wren
    );
\po_coarse_enable_w_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => po_coarse_skew_delay_en,
      I1 => po_dec_done_reg_0,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => \po_coarse_enable_w_i_1__0_n_0\
    );
po_coarse_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_coarse_enable_w_i_1__0_n_0\,
      Q => po_coarse_enable_w,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
po_coarse_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => po_dec_done_reg(0),
      Q => po_coarse_inc_w,
      S => \rstdiv0_sync_r1_reg_rep__0\
    );
\po_coarse_skew_delay_en_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055540000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__5_n_0\,
      I1 => coarse_delay_cnt(2),
      I2 => coarse_delay_cnt(0),
      I3 => coarse_delay_cnt(1),
      I4 => \wait_cnt_reg__0__0\(3),
      I5 => \rstdiv0_sync_r1_reg_rep__4_0\,
      O => \po_coarse_skew_delay_en_i_1__1_n_0\
    );
po_coarse_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_coarse_skew_delay_en_i_1__1_n_0\,
      Q => po_coarse_skew_delay_en,
      R => '0'
    );
\po_delay_done_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => po_dec_done_reg_0,
      I4 => \fine_delay_cnt[5]_i_3__1_n_0\,
      O => po_delay_done0
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done0,
      Q => \^po_coarse_enable_w_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\po_fine_enable_w_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => B_po_fine_enable,
      I1 => \^po_coarse_enable_w_reg_0\,
      I2 => po_dec_done_reg_0,
      I3 => po_fine_skew_delay_en,
      O => \po_fine_enable_w_i_1__1_n_0\
    );
po_fine_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_fine_enable_w_i_1__1_n_0\,
      Q => po_fine_enable_w,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\po_fine_inc_w_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => B_po_fine_inc,
      I1 => po_dec_done_reg_0,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => \po_fine_inc_w_i_1__1_n_0\
    );
po_fine_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \po_fine_inc_w_i_1__1_n_0\,
      Q => po_fine_inc_w,
      S => \rstdiv0_sync_r1_reg_rep__0\
    );
po_fine_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_fine_skew_delay_en0,
      Q => po_fine_skew_delay_en,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
qdr_rld_byte_group_io: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized6\
     port map (
      O(9 downto 0) => O(9 downto 0),
      os_rst => os_rst,
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_d(39 downto 36) => of_q6(7 downto 4),
      oserdes_d(35 downto 32) => of_q5(7 downto 4),
      oserdes_d(31 downto 28) => of_q7(3 downto 0),
      oserdes_d(27 downto 24) => of_q6(3 downto 0),
      oserdes_d(23 downto 20) => of_q5(3 downto 0),
      oserdes_d(19 downto 16) => of_q4(3 downto 0),
      oserdes_d(15 downto 12) => of_q3(3 downto 0),
      oserdes_d(11 downto 8) => of_q2(3 downto 0),
      oserdes_d(7 downto 4) => of_q1(3 downto 0),
      oserdes_d(3 downto 0) => of_q0(3 downto 0)
    );
\u_qdr_rld_phy_cntrl_init//i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => B_of_full,
      I1 => A_of_full,
      I2 => B_of_full_1,
      I3 => A_of_full_0,
      I4 => D_of_full,
      I5 => C_of_full,
      O => of_cmd_wr_en_reg
    );
\wait_cnt[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(0),
      O => \p_0_in__0\(0)
    );
\wait_cnt[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(0),
      I1 => \wait_cnt_reg__0__0\(1),
      O => \p_0_in__0\(1)
    );
\wait_cnt[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(1),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(2),
      O => \p_0_in__0\(2)
    );
\wait_cnt[3]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(2),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(1),
      I3 => \wait_cnt_reg__0__0\(3),
      O => \p_0_in__0\(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__0\(0),
      Q => \wait_cnt_reg__0__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__0\(1),
      Q => \wait_cnt_reg__0__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__0\(2),
      Q => \wait_cnt_reg__0__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__0\(3),
      Q => \wait_cnt_reg__0__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized7\ is
  port (
    po_coarse_enable_w_reg_0 : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 8 downto 0 );
    C_of_full : out STD_LOGIC;
    \po_delay_done_w__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 10 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    C_po_sel_fine_oclk_delay_reg : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    po_dec_done_reg_0 : in STD_LOGIC;
    C_po_fine_inc : in STD_LOGIC;
    C_po_fine_enable : in STD_LOGIC;
    po_delay_done_reg_0 : in STD_LOGIC;
    po_delay_done_reg_1 : in STD_LOGIC;
    po_delay_done_reg_2 : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 43 downto 0 );
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized7\ : entity is "mig_7series_v4_0_qdr_rld_byte_lane";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized7\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized7\ is
  signal C_of_a_full : STD_LOGIC;
  signal C_of_empty : STD_LOGIC;
  signal \^c_of_full\ : STD_LOGIC;
  signal C_po_coarse_overflow : STD_LOGIC;
  signal C_po_fine_overflow : STD_LOGIC;
  signal coarse_delay_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \coarse_delay_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \fine_delay_cnt0__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \fine_delay_cnt[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \fine_delay_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren : STD_LOGIC;
  signal os_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dqts_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_fifo_inst.out_fifo_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_coarse_enable_w : STD_LOGIC;
  signal \po_coarse_enable_w_i_1__1_n_0\ : STD_LOGIC;
  signal \^po_coarse_enable_w_reg_0\ : STD_LOGIC;
  signal po_coarse_inc_w : STD_LOGIC;
  signal po_coarse_skew_delay_en : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_1__2_n_0\ : STD_LOGIC;
  signal po_delay_done0 : STD_LOGIC;
  signal po_fine_enable_w : STD_LOGIC;
  signal \po_fine_enable_w_i_1__2_n_0\ : STD_LOGIC;
  signal po_fine_inc_w : STD_LOGIC;
  signal \po_fine_inc_w_i_1__2_n_0\ : STD_LOGIC;
  signal po_fine_skew_delay_en : STD_LOGIC;
  signal po_fine_skew_delay_en0 : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal pre_fifo_dout : STD_LOGIC_VECTOR ( 77 downto 0 );
  signal \wait_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHASER_OUT_inst.phaser_out\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_2__6\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__6\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__6\ : label is "soft_lutpair206";
  attribute BOX_TYPE of \out_fifo_inst.out_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \out_fifo_inst.out_fifo\ : label is "INDEPENDENT";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__6\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__6\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2__6\ : label is "soft_lutpair207";
begin
  C_of_full <= \^c_of_full\;
  po_coarse_enable_w_reg_0 <= \^po_coarse_enable_w_reg_0\;
\GEN_PRE_FIFO.u_qdr_rld_pre_fifo\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo_3
     port map (
      CLK => CLK,
      d_in(43 downto 0) => d_in(43 downto 0),
      of_wren => of_wren,
      \out\ => \out\,
      po_coarse_enable_w_reg => \^c_of_full\,
      pre_fifo_dout(77 downto 0) => pre_fifo_dout(77 downto 0),
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\
    );
\PHASER_OUT_inst.phaser_out\: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.000000,
      OCLKDELAY_INV => "TRUE",
      OCLK_DELAY => 1,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 2.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.000000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => po_coarse_enable_w,
      COARSEINC => po_coarse_inc_w,
      COARSEOVERFLOW => C_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => '1',
      COUNTERREADVAL(8 downto 0) => COUNTERREADVAL(8 downto 0),
      CTSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\(1 downto 0),
      DQSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dqts_in(1 downto 0),
      ENCALIBPHY(1 downto 0) => B"00",
      FINEENABLE => po_fine_enable_w,
      FINEINC => po_fine_inc_w,
      FINEOVERFLOW => C_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => os_rst,
      PHASEREFCLK => '0',
      RDENABLE => po_rd_enable,
      RST => rstdiv0_sync_r1,
      SELFINEOCLKDELAY => C_po_sel_fine_oclk_delay_reg,
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\coarse_delay_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF40404000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__6_n_0\,
      I1 => po_dec_done_reg_0,
      I2 => \wait_cnt_reg__0__0\(3),
      I3 => coarse_delay_cnt(2),
      I4 => coarse_delay_cnt(1),
      I5 => coarse_delay_cnt(0),
      O => \coarse_delay_cnt[0]_i_1__0_n_0\
    );
\coarse_delay_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA98AAAAAA"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \coarse_delay_cnt[2]_i_2__6_n_0\,
      O => \coarse_delay_cnt[1]_i_1__0_n_0\
    );
\coarse_delay_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0F0F0F0"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \coarse_delay_cnt[2]_i_2__6_n_0\,
      O => \coarse_delay_cnt[2]_i_1__0_n_0\
    );
\coarse_delay_cnt[2]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(1),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(2),
      O => \coarse_delay_cnt[2]_i_2__6_n_0\
    );
\coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1__0_n_0\,
      Q => coarse_delay_cnt(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1__0_n_0\,
      Q => coarse_delay_cnt(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1__0_n_0\,
      Q => coarse_delay_cnt(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\fine_delay_cnt[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(0),
      O => \fine_delay_cnt0__1\(0)
    );
\fine_delay_cnt[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(1),
      I1 => \fine_delay_cnt_reg__0__0\(0),
      O => \fine_delay_cnt0__1\(1)
    );
\fine_delay_cnt[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(2),
      I1 => \fine_delay_cnt_reg__0__0\(0),
      I2 => \fine_delay_cnt_reg__0__0\(1),
      O => \fine_delay_cnt0__1\(2)
    );
\fine_delay_cnt[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(3),
      I1 => \fine_delay_cnt_reg__0__0\(1),
      I2 => \fine_delay_cnt_reg__0__0\(0),
      I3 => \fine_delay_cnt_reg__0__0\(2),
      O => \fine_delay_cnt0__1\(3)
    );
\fine_delay_cnt[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(4),
      I1 => \fine_delay_cnt_reg__0__0\(2),
      I2 => \fine_delay_cnt_reg__0__0\(0),
      I3 => \fine_delay_cnt_reg__0__0\(1),
      I4 => \fine_delay_cnt_reg__0__0\(3),
      O => \fine_delay_cnt0__1\(4)
    );
\fine_delay_cnt[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(1),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(2),
      I3 => \wait_cnt_reg__0__0\(3),
      I4 => po_dec_done_reg_0,
      I5 => \fine_delay_cnt[5]_i_3__2_n_0\,
      O => po_fine_skew_delay_en0
    );
\fine_delay_cnt[5]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(5),
      I1 => \fine_delay_cnt_reg__0__0\(3),
      I2 => \fine_delay_cnt_reg__0__0\(1),
      I3 => \fine_delay_cnt_reg__0__0\(0),
      I4 => \fine_delay_cnt_reg__0__0\(2),
      I5 => \fine_delay_cnt_reg__0__0\(4),
      O => \fine_delay_cnt0__1\(5)
    );
\fine_delay_cnt[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0__0\(4),
      I1 => \fine_delay_cnt_reg__0__0\(2),
      I2 => \fine_delay_cnt_reg__0__0\(0),
      I3 => \fine_delay_cnt_reg__0__0\(1),
      I4 => \fine_delay_cnt_reg__0__0\(3),
      I5 => \fine_delay_cnt_reg__0__0\(5),
      O => \fine_delay_cnt[5]_i_3__2_n_0\
    );
\fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__1\(0),
      Q => \fine_delay_cnt_reg__0__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__1\(1),
      Q => \fine_delay_cnt_reg__0__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__1\(2),
      Q => \fine_delay_cnt_reg__0__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__1\(3),
      Q => \fine_delay_cnt_reg__0__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__1\(4),
      Q => \fine_delay_cnt_reg__0__0\(4),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => \fine_delay_cnt0__1\(5),
      Q => \fine_delay_cnt_reg__0__0\(5),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
init_calib_complete_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^po_coarse_enable_w_reg_0\,
      I1 => po_delay_done_reg_0,
      I2 => po_delay_done_reg_1,
      I3 => po_delay_done_reg_2,
      O => \po_delay_done_w__0\(0)
    );
\out_fifo_inst.out_fifo\: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "TRUE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \out_fifo_inst.out_fifo_n_0\,
      ALMOSTFULL => C_of_a_full,
      D0(7 downto 0) => pre_fifo_dout(7 downto 0),
      D1(7 downto 0) => pre_fifo_dout(15 downto 8),
      D2(7 downto 0) => pre_fifo_dout(23 downto 16),
      D3(7 downto 0) => pre_fifo_dout(31 downto 24),
      D4(7 downto 0) => pre_fifo_dout(39 downto 32),
      D5(7 downto 0) => pre_fifo_dout(47 downto 40),
      D6(7 downto 0) => pre_fifo_dout(55 downto 48),
      D7(7 downto 0) => pre_fifo_dout(63 downto 56),
      D8(7 downto 0) => pre_fifo_dout(71 downto 64),
      D9(7 downto 6) => pre_fifo_dout(1 downto 0),
      D9(5 downto 0) => pre_fifo_dout(77 downto 72),
      EMPTY => C_of_empty,
      FULL => \^c_of_full\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => os_rst,
      WRCLK => CLK,
      WREN => of_wren
    );
\po_coarse_enable_w_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => po_coarse_skew_delay_en,
      I1 => po_dec_done_reg_0,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => \po_coarse_enable_w_i_1__1_n_0\
    );
po_coarse_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_coarse_enable_w_i_1__1_n_0\,
      Q => po_coarse_enable_w,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
po_coarse_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => po_dec_done_reg(0),
      Q => po_coarse_inc_w,
      S => rstdiv0_sync_r1_reg_rep
    );
\po_coarse_skew_delay_en_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055540000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__6_n_0\,
      I1 => coarse_delay_cnt(2),
      I2 => coarse_delay_cnt(0),
      I3 => coarse_delay_cnt(1),
      I4 => \wait_cnt_reg__0__0\(3),
      I5 => \rstdiv0_sync_r1_reg_rep__4_0\,
      O => \po_coarse_skew_delay_en_i_1__2_n_0\
    );
po_coarse_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_coarse_skew_delay_en_i_1__2_n_0\,
      Q => po_coarse_skew_delay_en,
      R => '0'
    );
\po_delay_done_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => po_dec_done_reg_0,
      I4 => \fine_delay_cnt[5]_i_3__2_n_0\,
      O => po_delay_done0
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done0,
      Q => \^po_coarse_enable_w_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\po_fine_enable_w_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => C_po_fine_enable,
      I1 => \^po_coarse_enable_w_reg_0\,
      I2 => po_dec_done_reg_0,
      I3 => po_fine_skew_delay_en,
      O => \po_fine_enable_w_i_1__2_n_0\
    );
po_fine_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_fine_enable_w_i_1__2_n_0\,
      Q => po_fine_enable_w,
      R => rstdiv0_sync_r1_reg_rep
    );
\po_fine_inc_w_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => C_po_fine_inc,
      I1 => po_dec_done_reg_0,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => \po_fine_inc_w_i_1__2_n_0\
    );
po_fine_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \po_fine_inc_w_i_1__2_n_0\,
      Q => po_fine_inc_w,
      S => SS(0)
    );
po_fine_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_fine_skew_delay_en0,
      Q => po_fine_skew_delay_en,
      R => SS(0)
    );
qdr_rld_byte_group_io: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized7\
     port map (
      O(10 downto 0) => O(10 downto 0),
      os_rst => os_rst,
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_d(43 downto 40) => of_q6(7 downto 4),
      oserdes_d(39 downto 36) => of_q5(7 downto 4),
      oserdes_d(35 downto 32) => of_q9(3 downto 0),
      oserdes_d(31 downto 28) => of_q8(3 downto 0),
      oserdes_d(27 downto 24) => of_q7(3 downto 0),
      oserdes_d(23 downto 20) => of_q6(3 downto 0),
      oserdes_d(19 downto 16) => of_q5(3 downto 0),
      oserdes_d(15 downto 12) => of_q4(3 downto 0),
      oserdes_d(11 downto 8) => of_q3(3 downto 0),
      oserdes_d(7 downto 4) => of_q2(3 downto 0),
      oserdes_d(3 downto 0) => of_q1(3 downto 0)
    );
\wait_cnt[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(0),
      O => \p_0_in__1\(0)
    );
\wait_cnt[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(0),
      I1 => \wait_cnt_reg__0__0\(1),
      O => \p_0_in__1\(1)
    );
\wait_cnt[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(1),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(2),
      O => \p_0_in__1\(2)
    );
\wait_cnt[3]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_cnt_reg__0__0\(2),
      I1 => \wait_cnt_reg__0__0\(0),
      I2 => \wait_cnt_reg__0__0\(1),
      I3 => \wait_cnt_reg__0__0\(3),
      O => \p_0_in__1\(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__1\(0),
      Q => \wait_cnt_reg__0__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__1\(1),
      Q => \wait_cnt_reg__0__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__1\(2),
      Q => \wait_cnt_reg__0__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_dec_done_reg(0),
      D => \p_0_in__1\(3),
      Q => \wait_cnt_reg__0__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized8\ is
  port (
    tmp_lb_clk : out STD_LOGIC_VECTOR ( 0 to 0 );
    po_coarse_enable_w_reg_0 : out STD_LOGIC;
    D_of_full : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    qdriip_k_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_k_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    D_po_sel_fine_oclk_delay_reg : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC;
    D_po_fine_inc : in STD_LOGIC;
    D_po_fine_enable : in STD_LOGIC;
    iob_wdata : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    COUNTERREADVAL : in STD_LOGIC_VECTOR ( 8 downto 0 );
    po_coarse_enable_w_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \calib_sel_reg[1]\ : in STD_LOGIC;
    po_coarse_enable_w_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \calib_sel_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized8\ : entity is "mig_7series_v4_0_qdr_rld_byte_lane";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized8\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized8\ is
  signal \^d_of_full\ : STD_LOGIC;
  signal D_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \PHASER_OUT_inst.phaser_out_n_0\ : STD_LOGIC;
  signal \PHASER_OUT_inst.phaser_out_n_1\ : STD_LOGIC;
  signal coarse_delay_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_2__3_n_0\ : STD_LOGIC;
  signal ddr_clock_out_sel : STD_LOGIC;
  signal fine_delay_cnt0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \fine_delay_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lut_tristate : STD_LOGIC;
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren : STD_LOGIC;
  signal os_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dqts_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_fifo_inst.out_fifo_n_0\ : STD_LOGIC;
  signal \out_fifo_inst.out_fifo_n_1\ : STD_LOGIC;
  signal \out_fifo_inst.out_fifo_n_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal po_coarse_enable_w : STD_LOGIC;
  signal \po_coarse_enable_w_i_1__4_n_0\ : STD_LOGIC;
  signal \^po_coarse_enable_w_reg_0\ : STD_LOGIC;
  signal po_coarse_inc_w : STD_LOGIC;
  signal po_coarse_skew_delay_en : STD_LOGIC;
  signal po_coarse_skew_delay_en_i_1_n_0 : STD_LOGIC;
  signal po_delay_done0 : STD_LOGIC;
  signal po_fine_enable_w : STD_LOGIC;
  signal po_fine_enable_w_i_1_n_0 : STD_LOGIC;
  signal po_fine_inc_w : STD_LOGIC;
  signal po_fine_inc_w_i_1_n_0 : STD_LOGIC;
  signal po_fine_skew_delay_en : STD_LOGIC;
  signal po_fine_skew_delay_en0 : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal pre_fifo_dout : STD_LOGIC_VECTOR ( 77 downto 0 );
  signal \wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ddr_dk.gen_diff_ddr_dk.ddr_dk_S_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHASER_OUT_inst.phaser_out\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coarse_delay_cnt[2]_i_2__3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__3\ : label is "soft_lutpair212";
  attribute BOX_TYPE of \gen_ddr_dk.gen_diff_ddr_dk.LUT1_tri\ : label is "PRIMITIVE";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \gen_ddr_dk.gen_diff_ddr_dk.LUT1_tri\ : label is std.standard.true;
  attribute BOX_TYPE of \gen_ddr_dk.gen_diff_ddr_dk.ddr_dk\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \gen_ddr_dk.gen_diff_ddr_dk.ddr_dk\ : label is "FALSE";
  attribute BOX_TYPE of \gen_ddr_dk.gen_diff_ddr_dk.gen_lb_clk.loopback_iobuf_diff\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \out_fifo_inst.out_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \out_fifo_inst.out_fifo\ : label is "INDEPENDENT";
  attribute SOFT_HLUTNM of \po_coarse_enable_w_i_1__4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of po_fine_enable_w_i_1 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2__3\ : label is "soft_lutpair213";
begin
  D_of_full <= \^d_of_full\;
  po_coarse_enable_w_reg_0 <= \^po_coarse_enable_w_reg_0\;
\GEN_PRE_FIFO.u_qdr_rld_pre_fifo\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_of_pre_fifo
     port map (
      CLK => CLK,
      SS(0) => SS(0),
      iob_wdata(35 downto 0) => iob_wdata(35 downto 0),
      of_wren => of_wren,
      \out\ => \out\,
      po_coarse_enable_w_reg => \^d_of_full\,
      pre_fifo_dout(77 downto 0) => pre_fifo_dout(77 downto 0),
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\
    );
\PHASER_OUT_inst.phaser_out\: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.000000,
      OCLKDELAY_INV => "TRUE",
      OCLK_DELAY => 1,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 2.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.000000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => po_coarse_enable_w,
      COARSEINC => po_coarse_inc_w,
      COARSEOVERFLOW => \PHASER_OUT_inst.phaser_out_n_0\,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => '1',
      COUNTERREADVAL(8 downto 0) => D_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\(1 downto 0),
      DQSBUS(1 downto 0) => \NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dqts_in(1 downto 0),
      ENCALIBPHY(1 downto 0) => B"00",
      FINEENABLE => po_fine_enable_w,
      FINEINC => po_fine_inc_w,
      FINEOVERFLOW => \PHASER_OUT_inst.phaser_out_n_1\,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => os_rst,
      PHASEREFCLK => '0',
      RDENABLE => po_rd_enable,
      RST => rstdiv0_sync_r1,
      SELFINEOCLKDELAY => D_po_sel_fine_oclk_delay_reg,
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF40404000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__3_n_0\,
      I1 => po_dec_done_reg,
      I2 => \wait_cnt_reg__0\(3),
      I3 => coarse_delay_cnt(2),
      I4 => coarse_delay_cnt(1),
      I5 => coarse_delay_cnt(0),
      O => \coarse_delay_cnt[0]_i_1_n_0\
    );
\coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA98AAAAAA"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0\(3),
      I4 => po_dec_done_reg,
      I5 => \coarse_delay_cnt[2]_i_2__3_n_0\,
      O => \coarse_delay_cnt[1]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0F0F0F0"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => \wait_cnt_reg__0\(3),
      I4 => po_dec_done_reg,
      I5 => \coarse_delay_cnt[2]_i_2__3_n_0\,
      O => \coarse_delay_cnt[2]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      O => \coarse_delay_cnt[2]_i_2__3_n_0\
    );
\coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1_n_0\,
      Q => coarse_delay_cnt(0),
      R => SS(0)
    );
\coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1_n_0\,
      Q => coarse_delay_cnt(1),
      R => SS(0)
    );
\coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1_n_0\,
      Q => coarse_delay_cnt(2),
      R => SS(0)
    );
\fine_delay_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(0),
      O => fine_delay_cnt0(0)
    );
\fine_delay_cnt[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(1),
      I1 => \fine_delay_cnt_reg__0\(0),
      O => fine_delay_cnt0(1)
    );
\fine_delay_cnt[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(2),
      I1 => \fine_delay_cnt_reg__0\(0),
      I2 => \fine_delay_cnt_reg__0\(1),
      O => fine_delay_cnt0(2)
    );
\fine_delay_cnt[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(3),
      I1 => \fine_delay_cnt_reg__0\(1),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(2),
      O => fine_delay_cnt0(3)
    );
\fine_delay_cnt[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      O => fine_delay_cnt0(4)
    );
\fine_delay_cnt[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      I3 => \wait_cnt_reg__0\(3),
      I4 => po_dec_done_reg,
      I5 => \fine_delay_cnt[5]_i_3_n_0\,
      O => po_fine_skew_delay_en0
    );
\fine_delay_cnt[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(5),
      I1 => \fine_delay_cnt_reg__0\(3),
      I2 => \fine_delay_cnt_reg__0\(1),
      I3 => \fine_delay_cnt_reg__0\(0),
      I4 => \fine_delay_cnt_reg__0\(2),
      I5 => \fine_delay_cnt_reg__0\(4),
      O => fine_delay_cnt0(5)
    );
\fine_delay_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_delay_cnt_reg__0\(4),
      I1 => \fine_delay_cnt_reg__0\(2),
      I2 => \fine_delay_cnt_reg__0\(0),
      I3 => \fine_delay_cnt_reg__0\(1),
      I4 => \fine_delay_cnt_reg__0\(3),
      I5 => \fine_delay_cnt_reg__0\(5),
      O => \fine_delay_cnt[5]_i_3_n_0\
    );
\fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(0),
      Q => \fine_delay_cnt_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(1),
      Q => \fine_delay_cnt_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(2),
      Q => \fine_delay_cnt_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(3),
      Q => \fine_delay_cnt_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(4),
      Q => \fine_delay_cnt_reg__0\(4),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_fine_skew_delay_en0,
      D => fine_delay_cnt0(5),
      Q => \fine_delay_cnt_reg__0\(5),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\gen_ddr_dk.gen_diff_ddr_dk.LUT1_tri\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => lut_tristate
    );
\gen_ddr_dk.gen_diff_ddr_dk.ddr_dk\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => '0',
      D2 => '1',
      Q => ddr_clock_out_sel,
      R => '0',
      S => \NLW_gen_ddr_dk.gen_diff_ddr_dk.ddr_dk_S_UNCONNECTED\
    );
\gen_ddr_dk.gen_diff_ddr_dk.gen_lb_clk.loopback_iobuf_diff\: unisim.vcomponents.IOBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => ddr_clock_out_sel,
      IO => qdriip_k_p(0),
      IOB => qdriip_k_n(0),
      O => tmp_lb_clk(0),
      T => lut_tristate
    );
\out_fifo_inst.out_fifo\: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "TRUE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \out_fifo_inst.out_fifo_n_0\,
      ALMOSTFULL => \out_fifo_inst.out_fifo_n_1\,
      D0(7 downto 0) => pre_fifo_dout(7 downto 0),
      D1(7 downto 0) => pre_fifo_dout(15 downto 8),
      D2(7 downto 0) => pre_fifo_dout(23 downto 16),
      D3(7 downto 0) => pre_fifo_dout(31 downto 24),
      D4(7 downto 0) => pre_fifo_dout(39 downto 32),
      D5(7 downto 0) => pre_fifo_dout(47 downto 40),
      D6(7 downto 0) => pre_fifo_dout(55 downto 48),
      D7(7 downto 0) => pre_fifo_dout(63 downto 56),
      D8(7 downto 0) => pre_fifo_dout(71 downto 64),
      D9(7 downto 6) => pre_fifo_dout(1 downto 0),
      D9(5 downto 0) => pre_fifo_dout(77 downto 72),
      EMPTY => \out_fifo_inst.out_fifo_n_2\,
      FULL => \^d_of_full\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => os_rst,
      WRCLK => CLK,
      WREN => of_wren
    );
\po_coarse_enable_w_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => po_coarse_skew_delay_en,
      I1 => po_dec_done_reg,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => \po_coarse_enable_w_i_1__4_n_0\
    );
po_coarse_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_coarse_enable_w_i_1__4_n_0\,
      Q => po_coarse_enable_w,
      R => SS(0)
    );
po_coarse_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => E(0),
      Q => po_coarse_inc_w,
      S => SS(0)
    );
po_coarse_skew_delay_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055540000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__3_n_0\,
      I1 => coarse_delay_cnt(2),
      I2 => coarse_delay_cnt(0),
      I3 => coarse_delay_cnt(1),
      I4 => \wait_cnt_reg__0\(3),
      I5 => \rstdiv0_sync_r1_reg_rep__4_0\,
      O => po_coarse_skew_delay_en_i_1_n_0
    );
po_coarse_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_coarse_skew_delay_en_i_1_n_0,
      Q => po_coarse_skew_delay_en,
      R => '0'
    );
\po_counter_read_val[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => D_po_counter_read_val(0),
      I1 => COUNTERREADVAL(0),
      I2 => po_coarse_enable_w_reg_1(0),
      I3 => \calib_sel_reg[1]\,
      I4 => po_coarse_enable_w_reg_2(0),
      I5 => \calib_sel_reg[0]\,
      O => D(0)
    );
\po_counter_read_val[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => D_po_counter_read_val(1),
      I1 => COUNTERREADVAL(1),
      I2 => po_coarse_enable_w_reg_1(1),
      I3 => \calib_sel_reg[1]\,
      I4 => po_coarse_enable_w_reg_2(1),
      I5 => \calib_sel_reg[0]\,
      O => D(1)
    );
\po_counter_read_val[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => D_po_counter_read_val(2),
      I1 => COUNTERREADVAL(2),
      I2 => po_coarse_enable_w_reg_1(2),
      I3 => \calib_sel_reg[1]\,
      I4 => po_coarse_enable_w_reg_2(2),
      I5 => \calib_sel_reg[0]\,
      O => D(2)
    );
\po_counter_read_val[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => D_po_counter_read_val(3),
      I1 => COUNTERREADVAL(3),
      I2 => po_coarse_enable_w_reg_1(3),
      I3 => \calib_sel_reg[1]\,
      I4 => po_coarse_enable_w_reg_2(3),
      I5 => \calib_sel_reg[0]\,
      O => D(3)
    );
\po_counter_read_val[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => D_po_counter_read_val(4),
      I1 => COUNTERREADVAL(4),
      I2 => po_coarse_enable_w_reg_1(4),
      I3 => \calib_sel_reg[1]\,
      I4 => po_coarse_enable_w_reg_2(4),
      I5 => \calib_sel_reg[0]\,
      O => D(4)
    );
\po_counter_read_val[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => D_po_counter_read_val(5),
      I1 => COUNTERREADVAL(5),
      I2 => po_coarse_enable_w_reg_1(5),
      I3 => \calib_sel_reg[1]\,
      I4 => po_coarse_enable_w_reg_2(5),
      I5 => \calib_sel_reg[0]\,
      O => D(5)
    );
\po_counter_read_val[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => D_po_counter_read_val(6),
      I1 => COUNTERREADVAL(6),
      I2 => po_coarse_enable_w_reg_1(6),
      I3 => \calib_sel_reg[1]\,
      I4 => po_coarse_enable_w_reg_2(6),
      I5 => \calib_sel_reg[0]\,
      O => D(6)
    );
\po_counter_read_val[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => D_po_counter_read_val(7),
      I1 => COUNTERREADVAL(7),
      I2 => po_coarse_enable_w_reg_1(7),
      I3 => \calib_sel_reg[1]\,
      I4 => po_coarse_enable_w_reg_2(7),
      I5 => \calib_sel_reg[0]\,
      O => D(7)
    );
\po_counter_read_val[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => D_po_counter_read_val(8),
      I1 => COUNTERREADVAL(8),
      I2 => po_coarse_enable_w_reg_1(8),
      I3 => \calib_sel_reg[1]\,
      I4 => po_coarse_enable_w_reg_2(8),
      I5 => \calib_sel_reg[0]\,
      O => D(8)
    );
\po_delay_done_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => coarse_delay_cnt(1),
      I1 => coarse_delay_cnt(0),
      I2 => coarse_delay_cnt(2),
      I3 => po_dec_done_reg,
      I4 => \fine_delay_cnt[5]_i_3_n_0\,
      O => po_delay_done0
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done0,
      Q => \^po_coarse_enable_w_reg_0\,
      R => SS(0)
    );
po_fine_enable_w_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D_po_fine_enable,
      I1 => \^po_coarse_enable_w_reg_0\,
      I2 => po_dec_done_reg,
      I3 => po_fine_skew_delay_en,
      O => po_fine_enable_w_i_1_n_0
    );
po_fine_enable_w_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_fine_enable_w_i_1_n_0,
      Q => po_fine_enable_w,
      R => SS(0)
    );
po_fine_inc_w_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => D_po_fine_inc,
      I1 => po_dec_done_reg,
      I2 => \^po_coarse_enable_w_reg_0\,
      O => po_fine_inc_w_i_1_n_0
    );
po_fine_inc_w_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => po_fine_inc_w_i_1_n_0,
      Q => po_fine_inc_w,
      S => SS(0)
    );
po_fine_skew_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_fine_skew_delay_en0,
      Q => po_fine_skew_delay_en,
      R => SS(0)
    );
qdr_rld_byte_group_io: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_group_io__parameterized8\
     port map (
      O(8 downto 0) => O(8 downto 0),
      os_rst => os_rst,
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_d(35 downto 32) => of_q9(3 downto 0),
      oserdes_d(31 downto 28) => of_q8(3 downto 0),
      oserdes_d(27 downto 24) => of_q7(3 downto 0),
      oserdes_d(23 downto 20) => of_q6(3 downto 0),
      oserdes_d(19 downto 16) => of_q5(3 downto 0),
      oserdes_d(15 downto 12) => of_q4(3 downto 0),
      oserdes_d(11 downto 8) => of_q3(3 downto 0),
      oserdes_d(7 downto 4) => of_q2(3 downto 0),
      oserdes_d(3 downto 0) => of_q1(3 downto 0)
    );
\wait_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\wait_cnt[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_cnt_reg__0\(0),
      I1 => \wait_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\wait_cnt[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_cnt_reg__0\(1),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\wait_cnt[3]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_cnt_reg__0\(2),
      I1 => \wait_cnt_reg__0\(0),
      I2 => \wait_cnt_reg__0\(1),
      I3 => \wait_cnt_reg__0\(3),
      O => p_0_in(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(0),
      Q => \wait_cnt_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(1),
      Q => \wait_cnt_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(2),
      Q => \wait_cnt_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(3),
      Q => \wait_cnt_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal is
  port (
    cmplx_pause : out STD_LOGIC;
    \seg_num_r_reg[0]\ : out STD_LOGIC;
    \seq_addr_ns0__4\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cmplx_rd_data_valid_r_reg : out STD_LOGIC;
    cmplx_rd_data_valid_r_reg_0 : out STD_LOGIC;
    \init_wr_data0_r_reg[28]\ : out STD_LOGIC;
    \init_wr_data1_r_reg[71]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \init_wr_data0_r_reg[30]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[32]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[34]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[64]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[66]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[68]\ : out STD_LOGIC;
    \init_wr_data0_r_reg[70]\ : out STD_LOGIC;
    pause_r_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    cmplx_wr_done : in STD_LOGIC;
    cmplx_seq_rst : in STD_LOGIC;
    \phy_init_r_reg[4]\ : in STD_LOGIC;
    \valid_latency_reg[2]\ : in STD_LOGIC;
    \valid_latency_reg[1]\ : in STD_LOGIC;
    \valid_latency_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \valid_latency_reg[3]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \phy_init_r_reg[10]\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal : entity is "mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mem_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
u_cmplx_rdcal_cntlr: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr
     port map (
      CLK => CLK,
      D(3 downto 0) => D(3 downto 0),
      Q(8 downto 0) => \^q\(8 downto 0),
      addr(4 downto 0) => addr(4 downto 0),
      cmplx_rd_data_valid_r_reg => cmplx_rd_data_valid_r_reg,
      cmplx_rd_data_valid_r_reg_0 => cmplx_rd_data_valid_r_reg_0,
      cmplx_wr_done => cmplx_wr_done,
      \init_wr_data0_r_reg[28]\ => \init_wr_data0_r_reg[28]\,
      \init_wr_data0_r_reg[30]\ => \init_wr_data0_r_reg[30]\,
      \init_wr_data0_r_reg[32]\ => \init_wr_data0_r_reg[32]\,
      \init_wr_data0_r_reg[34]\ => \init_wr_data0_r_reg[34]\,
      \init_wr_data0_r_reg[64]\ => \init_wr_data0_r_reg[64]\,
      \init_wr_data0_r_reg[66]\ => \init_wr_data0_r_reg[66]\,
      \init_wr_data0_r_reg[68]\ => \init_wr_data0_r_reg[68]\,
      \init_wr_data0_r_reg[70]\ => \init_wr_data0_r_reg[70]\,
      \init_wr_data1_r_reg[71]\(35 downto 0) => \init_wr_data1_r_reg[71]\(35 downto 0),
      mem_out(15 downto 0) => mem_out(15 downto 0),
      pause_r_reg => pause_r_reg,
      \phy_init_r_reg[10]\ => \phy_init_r_reg[10]\,
      \phy_init_r_reg[4]\ => \phy_init_r_reg[4]\,
      sel(7 downto 0) => sel(7 downto 0),
      sel0(1 downto 0) => sel0(1 downto 0),
      \valid_latency_reg[1]\ => \valid_latency_reg[1]\,
      \valid_latency_reg[2]\ => \valid_latency_reg[2]\,
      \valid_latency_reg[3]\ => \valid_latency_reg[3]\,
      \valid_latency_reg[4]\(2 downto 0) => \valid_latency_reg[4]\(2 downto 0)
    );
u_cmplx_rdcal_rom: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom
     port map (
      mem_out(15 downto 0) => mem_out(15 downto 0),
      sel(7 downto 0) => sel(7 downto 0)
    );
u_cmplx_rdcal_seq: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq
     port map (
      CLK => CLK,
      Q(8 downto 0) => \^q\(8 downto 0),
      SR(0) => SR(0),
      cmplx_pause => cmplx_pause,
      cmplx_seq_rst => cmplx_seq_rst,
      \phy_init_r_reg[4]\ => \phy_init_r_reg[4]\,
      \seg_num_r_reg[0]_0\ => \seg_num_r_reg[0]\,
      \seq_addr_ns0__4\ => \seq_addr_ns0__4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_top is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[140]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[142]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rd_data0 : out STD_LOGIC_VECTOR ( 135 downto 0 );
    if_empty_2r : out STD_LOGIC;
    app_rd_valid0 : out STD_LOGIC;
    app_rd_valid1 : out STD_LOGIC;
    \gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\ : out STD_LOGIC;
    \pi_edge_adv_wait_cnt_reg[2]\ : out STD_LOGIC;
    pi_edge_adv_r_reg : out STD_LOGIC;
    rdlvl_stg1_start_r : out STD_LOGIC;
    \dlyval_dq_r_reg[134]\ : out STD_LOGIC;
    first_lane_r : out STD_LOGIC;
    \rdlvl_work_lane_r_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_calib_complete_r_reg_rep : out STD_LOGIC;
    \byte_sel_cnt_reg[2]\ : out STD_LOGIC;
    A_pi_fine_enable_reg : out STD_LOGIC;
    A_pi_fine_inc_reg : out STD_LOGIC;
    B_pi_fine_enable_reg : out STD_LOGIC;
    B_pi_fine_inc_reg : out STD_LOGIC;
    C_pi_fine_enable_reg : out STD_LOGIC;
    C_pi_fine_inc_reg : out STD_LOGIC;
    D_pi_fine_enable_reg : out STD_LOGIC;
    D_pi_fine_inc_reg : out STD_LOGIC;
    idelay_ld : out STD_LOGIC;
    \calib_sel_reg[1]\ : out STD_LOGIC;
    \byte_sel_cnt_reg[1]\ : out STD_LOGIC;
    \byte_sel_cnt_reg[0]\ : out STD_LOGIC;
    \calib_sel_reg[0]\ : out STD_LOGIC;
    cmplx_rd_data_valid_r_reg : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cmplx_rd_data_valid_r_reg_0 : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmplx_burst_bytes_r_reg[35]\ : out STD_LOGIC;
    \rd_addr_r_reg[8]\ : out STD_LOGIC;
    \rd_data_lane_r_reg[27]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    my_empty_reg : out STD_LOGIC_VECTOR ( 19 downto 0 );
    p_1_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    phy_din : in STD_LOGIC_VECTOR ( 143 downto 0 );
    rst_stg2_r_reg : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    my_empty_reg_0 : in STD_LOGIC;
    rdlvl_stg1_start_r_reg : in STD_LOGIC;
    kill_rd_valid : in STD_LOGIC;
    cmplx_rdcal_start : in STD_LOGIC;
    \data_valid_shftr_r_reg[13]\ : in STD_LOGIC;
    \data_valid_shftr_r_reg[29]\ : in STD_LOGIC;
    wrcal_en : in STD_LOGIC;
    init_calib_complete_r_reg_rep_0 : in STD_LOGIC;
    po_delay_done_reg : in STD_LOGIC;
    \byte_sel_cnt_reg[2]_0\ : in STD_LOGIC;
    \calib_sel_reg[0]_0\ : in STD_LOGIC;
    \calib_sel_reg[1]_0\ : in STD_LOGIC;
    A_calib_in_common : in STD_LOGIC;
    \byte_sel_r_reg[0]\ : in STD_LOGIC;
    int_rd_cmd_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_stage2_start_r_reg : in STD_LOGIC;
    edge_adv_cal_start_r_reg : in STD_LOGIC;
    \rdlvl_stg1_cal_bytes_r_reg[2]\ : in STD_LOGIC;
    \rdlvl_stg1_cal_bytes_r_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    rdlvl_stg1_start_r_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmplx_burst_bytes_r_reg[35]_0\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    cmplx_rdcal_start_r_reg : in STD_LOGIC;
    rst_stg1_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_top : entity is "mig_7series_v4_0_qdr_rld_phy_read_top";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_top;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_top is
  signal \^doa\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dob\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[2].inc_latency[2]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[3].inc_latency[3]_i_1_n_0\ : STD_LOGIC;
  signal \^app_rd_data0\ : STD_LOGIC_VECTOR ( 135 downto 0 );
  signal \^app_rd_data0[140]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^app_rd_data0[142]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clkdiv_phase_cal_done_5r : STD_LOGIC;
  signal cmplx_accum_r : STD_LOGIC;
  signal cmplx_accum_r_i_1_n_0 : STD_LOGIC;
  signal cmplx_loop_done_r : STD_LOGIC;
  signal cmplx_rd_data_valid : STD_LOGIC;
  signal \^dlyval_dq_r_reg[134]\ : STD_LOGIC;
  signal \^gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\ : STD_LOGIC;
  signal hyst_warmup_ns : STD_LOGIC;
  signal hyst_warmup_r : STD_LOGIC;
  signal hyst_warmup_r_i_1_n_0 : STD_LOGIC;
  signal if_empty_r : STD_LOGIC;
  signal inc_byte_cnt_i_1_n_0 : STD_LOGIC;
  signal init_calib_complete_r_i_10_n_0 : STD_LOGIC;
  signal lat_adj_done2_in : STD_LOGIC;
  signal lat_adj_done4_in : STD_LOGIC;
  signal lat_adj_done6_in : STD_LOGIC;
  signal max_lat_done : STD_LOGIC;
  signal max_lat_done_r : STD_LOGIC;
  signal \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_40\ : STD_LOGIC;
  signal \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_41\ : STD_LOGIC;
  signal \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_42\ : STD_LOGIC;
  signal \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_43\ : STD_LOGIC;
  signal \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_44\ : STD_LOGIC;
  signal \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_45\ : STD_LOGIC;
  signal \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_46\ : STD_LOGIC;
  signal \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_47\ : STD_LOGIC;
  signal \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_48\ : STD_LOGIC;
  signal \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_36\ : STD_LOGIC;
  signal \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_37\ : STD_LOGIC;
  signal \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_38\ : STD_LOGIC;
  signal \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_39\ : STD_LOGIC;
  signal \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_40\ : STD_LOGIC;
  signal \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_41\ : STD_LOGIC;
  signal \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_36\ : STD_LOGIC;
  signal \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_37\ : STD_LOGIC;
  signal \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_38\ : STD_LOGIC;
  signal \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_39\ : STD_LOGIC;
  signal \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_40\ : STD_LOGIC;
  signal \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_41\ : STD_LOGIC;
  signal \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_36\ : STD_LOGIC;
  signal \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_37\ : STD_LOGIC;
  signal \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_38\ : STD_LOGIC;
  signal \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_39\ : STD_LOGIC;
  signal \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_40\ : STD_LOGIC;
  signal \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_41\ : STD_LOGIC;
  signal pi_edge_adv0 : STD_LOGIC;
  signal pi_edge_adv_i_1_n_0 : STD_LOGIC;
  signal \^pi_edge_adv_r_reg\ : STD_LOGIC;
  signal \^pi_edge_adv_wait_cnt_reg[2]\ : STD_LOGIC;
  signal pi_fine_inc : STD_LOGIC;
  signal prev_match_r_i_1_n_0 : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec_ns0 : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec_r_i_1_n_0 : STD_LOGIC;
  signal \^rdlvl_stg1_start_r\ : STD_LOGIC;
  signal samp_result_r : STD_LOGIC;
  signal stg2_2_zero_r : STD_LOGIC;
  signal stg2_2_zero_r_i_1_n_0 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_0 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_1 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_10 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_2 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_3 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_4 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_5 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_6 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_7 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_8 : STD_LOGIC;
  signal u_qdr_rld_phy_pi_comp_rom_n_9 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_13 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_14 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_15 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_19 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_20 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_21 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_22 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_23 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_24 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_25 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_26 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_3 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_37 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_40 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_41 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_42 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_43 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_46 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_47 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_48 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_49 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_5 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_50 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_51 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_52 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_53 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_54 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_55 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_7 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_76 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_77 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_78 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_79 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_80 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_81 : STD_LOGIC;
  signal u_qdr_rld_phy_rdlvl_n_82 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_10 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_11 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_12 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_14 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_15 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_23 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_25 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_26 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_27 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_28 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_29 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_30 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_31 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_32 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_33 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_6 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_8 : STD_LOGIC;
  signal u_qdr_rld_phy_read_stage2_cal_n_9 : STD_LOGIC;
  signal valid_latency : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_ptr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  DOA(1 downto 0) <= \^doa\(1 downto 0);
  DOB(1 downto 0) <= \^dob\(1 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  app_rd_data0(135 downto 0) <= \^app_rd_data0\(135 downto 0);
  \app_rd_data0[140]\(1 downto 0) <= \^app_rd_data0[140]\(1 downto 0);
  \app_rd_data0[142]\(1 downto 0) <= \^app_rd_data0[142]\(1 downto 0);
  \dlyval_dq_r_reg[134]\ <= \^dlyval_dq_r_reg[134]\;
  \gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\ <= \^gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\;
  pi_edge_adv_r_reg <= \^pi_edge_adv_r_reg\;
  \pi_edge_adv_wait_cnt_reg[2]\ <= \^pi_edge_adv_wait_cnt_reg[2]\;
  rdlvl_stg1_start_r <= \^rdlvl_stg1_start_r\;
\adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C002E"
    )
        port map (
      I0 => u_qdr_rld_phy_read_stage2_cal_n_8,
      I1 => max_lat_done_r,
      I2 => lat_adj_done6_in,
      I3 => rst_stg2_r_reg,
      I4 => max_lat_done,
      O => \adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C002E"
    )
        port map (
      I0 => u_qdr_rld_phy_read_stage2_cal_n_9,
      I1 => max_lat_done_r,
      I2 => lat_adj_done4_in,
      I3 => rst_stg2_r_reg,
      I4 => max_lat_done,
      O => \adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[2].inc_latency[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C002E"
    )
        port map (
      I0 => u_qdr_rld_phy_read_stage2_cal_n_10,
      I1 => max_lat_done_r,
      I2 => lat_adj_done2_in,
      I3 => rst_stg2_r_reg,
      I4 => max_lat_done,
      O => \adj_lat_inst.inc_lat_inst[2].inc_latency[2]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[3].inc_latency[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C002E"
    )
        port map (
      I0 => u_qdr_rld_phy_read_stage2_cal_n_11,
      I1 => max_lat_done_r,
      I2 => u_qdr_rld_phy_read_stage2_cal_n_6,
      I3 => rst_stg2_r_reg,
      I4 => max_lat_done,
      O => \adj_lat_inst.inc_lat_inst[3].inc_latency[3]_i_1_n_0\
    );
cmplx_accum_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFAAAA"
    )
        port map (
      I0 => cmplx_accum_r,
      I1 => u_qdr_rld_phy_rdlvl_n_47,
      I2 => cmplx_loop_done_r,
      I3 => u_qdr_rld_phy_rdlvl_n_13,
      I4 => u_qdr_rld_phy_rdlvl_n_5,
      O => cmplx_accum_r_i_1_n_0
    );
hyst_warmup_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => hyst_warmup_ns,
      I1 => u_qdr_rld_phy_rdlvl_n_46,
      I2 => u_qdr_rld_phy_rdlvl_n_15,
      I3 => u_qdr_rld_phy_rdlvl_n_14,
      I4 => u_qdr_rld_phy_rdlvl_n_3,
      I5 => hyst_warmup_r,
      O => hyst_warmup_r_i_1_n_0
    );
if_empty_2r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => if_empty_r,
      Q => if_empty_2r,
      R => rstdiv0_sync_r1_reg_rep
    );
if_empty_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => my_empty_reg_0,
      Q => if_empty_r,
      R => rstdiv0_sync_r1_reg_rep
    );
inc_byte_cnt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C0AAAA"
    )
        port map (
      I0 => u_qdr_rld_phy_read_stage2_cal_n_12,
      I1 => u_qdr_rld_phy_read_stage2_cal_n_33,
      I2 => u_qdr_rld_phy_read_stage2_cal_n_14,
      I3 => u_qdr_rld_phy_read_stage2_cal_n_15,
      I4 => pi_edge_adv0,
      I5 => rst_stg2_r_reg,
      O => inc_byte_cnt_i_1_n_0
    );
init_calib_complete_r_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => u_qdr_rld_phy_rdlvl_n_78,
      I1 => u_qdr_rld_phy_rdlvl_n_79,
      I2 => u_qdr_rld_phy_rdlvl_n_76,
      I3 => u_qdr_rld_phy_rdlvl_n_77,
      O => init_calib_complete_r_i_10_n_0
    );
\nd_io_inst[0].u_qdr_rld_phy_read_data_align\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align
     port map (
      CLK => CLK,
      DOA(1 downto 0) => \^app_rd_data0\(73 downto 72),
      DOB(1 downto 0) => \^app_rd_data0\(75 downto 74),
      Q(3 downto 0) => wr_ptr_reg(3 downto 0),
      \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]\ => u_qdr_rld_phy_read_stage2_cal_n_8,
      \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]\ => u_qdr_rld_phy_read_stage2_cal_n_9,
      \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]\ => u_qdr_rld_phy_read_stage2_cal_n_10,
      \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]\ => u_qdr_rld_phy_read_stage2_cal_n_11,
      app_rd_data0(27 downto 19) => \^app_rd_data0\(116 downto 108),
      app_rd_data0(18) => \^app_rd_data0\(80),
      app_rd_data0(17 downto 9) => \^app_rd_data0\(44 downto 36),
      app_rd_data0(8 downto 0) => \^app_rd_data0\(8 downto 0),
      \app_rd_data0[77]\(1 downto 0) => \^app_rd_data0\(77 downto 76),
      \app_rd_data0[79]\(1 downto 0) => \^app_rd_data0\(79 downto 78),
      max_lat_done_r => max_lat_done_r,
      \mem_lat_inst[0].fd0_vld_reg[0]\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_47\,
      \mem_lat_inst[0].fd1_bslip_vld_reg[0]\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_48\,
      \mem_lat_inst[0].fd1_vld_reg[0]\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_46\,
      \mem_lat_inst[0].rd0_vld_reg[0]\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_44\,
      \mem_lat_inst[0].rd1_bslip_vld_reg[0]\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_45\,
      \mem_lat_inst[0].rd1_vld_reg[0]\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_43\,
      phy_din(35 downto 0) => phy_din(143 downto 108),
      \rd_r_ptr_reg_rep[3]_0\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_40\,
      \rd_r_ptr_reg_rep[3]_1\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_41\,
      \rd_r_ptr_reg_rep[3]_2\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_42\,
      rst_stg2_r_reg => rst_stg2_r_reg
    );
\nd_io_inst[1].u_qdr_rld_phy_read_data_align\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_0
     port map (
      CLK => CLK,
      DOA(1 downto 0) => \^app_rd_data0\(82 downto 81),
      DOB(1 downto 0) => \^app_rd_data0\(84 downto 83),
      Q(3 downto 0) => wr_ptr_reg(3 downto 0),
      app_rd_data0(27 downto 19) => \^app_rd_data0\(125 downto 117),
      app_rd_data0(18) => \^app_rd_data0\(89),
      app_rd_data0(17 downto 9) => \^app_rd_data0\(53 downto 45),
      app_rd_data0(8 downto 0) => \^app_rd_data0\(17 downto 9),
      \app_rd_data0[86]\(1 downto 0) => \^app_rd_data0\(86 downto 85),
      \app_rd_data0[88]\(1 downto 0) => \^app_rd_data0\(88 downto 87),
      max_lat_done_r_reg => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_40\,
      \mem_lat_inst[1].fd0_vld_reg[1]\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_40\,
      \mem_lat_inst[1].fd1_bslip_vld_reg[1]\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_41\,
      \mem_lat_inst[1].fd1_vld_reg[1]\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_39\,
      \mem_lat_inst[1].rd0_vld_reg[1]\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_37\,
      \mem_lat_inst[1].rd1_bslip_vld_reg[1]\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_38\,
      \mem_lat_inst[1].rd1_vld_reg[1]\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_36\,
      phy_din(35 downto 0) => phy_din(107 downto 72),
      rst_stg2_r_reg => rst_stg2_r_reg
    );
\nd_io_inst[2].u_qdr_rld_phy_read_data_align\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_1
     port map (
      CLK => CLK,
      DOA(1 downto 0) => \^app_rd_data0\(91 downto 90),
      DOB(1 downto 0) => \^app_rd_data0\(93 downto 92),
      Q(3 downto 0) => wr_ptr_reg(3 downto 0),
      app_rd_data0(27 downto 19) => \^app_rd_data0\(134 downto 126),
      app_rd_data0(18) => \^app_rd_data0\(98),
      app_rd_data0(17 downto 9) => \^app_rd_data0\(62 downto 54),
      app_rd_data0(8 downto 0) => \^app_rd_data0\(26 downto 18),
      \app_rd_data0[95]\(1 downto 0) => \^app_rd_data0\(95 downto 94),
      \app_rd_data0[97]\(1 downto 0) => \^app_rd_data0\(97 downto 96),
      max_lat_done_r_reg => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_41\,
      \mem_lat_inst[2].fd0_vld_reg[2]\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_40\,
      \mem_lat_inst[2].fd1_bslip_vld_reg[2]\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_41\,
      \mem_lat_inst[2].fd1_vld_reg[2]\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_39\,
      \mem_lat_inst[2].rd0_vld_reg[2]\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_37\,
      \mem_lat_inst[2].rd1_bslip_vld_reg[2]\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_38\,
      \mem_lat_inst[2].rd1_vld_reg[2]\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_36\,
      phy_din(35 downto 0) => phy_din(71 downto 36),
      rst_stg2_r_reg => rst_stg2_r_reg
    );
\nd_io_inst[3].u_qdr_rld_phy_read_data_align\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_data_align_2
     port map (
      CLK => CLK,
      DOA(1 downto 0) => \^doa\(1 downto 0),
      DOB(1 downto 0) => \^dob\(1 downto 0),
      Q(3 downto 0) => wr_ptr_reg(3 downto 0),
      app_rd_data0(27) => \^app_rd_data0\(135),
      app_rd_data0(26 downto 18) => \^app_rd_data0\(107 downto 99),
      app_rd_data0(17 downto 9) => \^app_rd_data0\(71 downto 63),
      app_rd_data0(8 downto 0) => \^app_rd_data0\(35 downto 27),
      \app_rd_data0[140]\(1 downto 0) => \^app_rd_data0[140]\(1 downto 0),
      \app_rd_data0[142]\(1 downto 0) => \^app_rd_data0[142]\(1 downto 0),
      max_lat_done_r_reg => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_42\,
      \mem_lat_inst[3].fd0_vld_reg[3]\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_40\,
      \mem_lat_inst[3].fd1_bslip_vld_reg[3]\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_41\,
      \mem_lat_inst[3].fd1_vld_reg[3]\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_39\,
      \mem_lat_inst[3].rd0_vld_reg[3]\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_37\,
      \mem_lat_inst[3].rd1_bslip_vld_reg[3]\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_38\,
      \mem_lat_inst[3].rd1_vld_reg[3]\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_36\,
      phy_din(35 downto 0) => phy_din(35 downto 0),
      rst_stg2_r_reg => rst_stg2_r_reg
    );
pi_edge_adv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
        port map (
      I0 => u_qdr_rld_phy_read_stage2_cal_n_32,
      I1 => u_qdr_rld_phy_read_stage2_cal_n_30,
      I2 => clkdiv_phase_cal_done_5r,
      I3 => \^pi_edge_adv_wait_cnt_reg[2]\,
      I4 => \^pi_edge_adv_r_reg\,
      O => pi_edge_adv_i_1_n_0
    );
prev_match_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF80000000"
    )
        port map (
      I0 => samp_result_r,
      I1 => hyst_warmup_ns,
      I2 => u_qdr_rld_phy_rdlvl_n_80,
      I3 => rdlvl_stg1_start_r_reg,
      I4 => \^rdlvl_stg1_start_r\,
      I5 => u_qdr_rld_phy_rdlvl_n_7,
      O => prev_match_r_i_1_n_0
    );
rdlvl_pi_stg2_f_incdec_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF80000000"
    )
        port map (
      I0 => rdlvl_pi_stg2_f_incdec_ns0,
      I1 => u_qdr_rld_phy_rdlvl_n_13,
      I2 => u_qdr_rld_phy_rdlvl_n_81,
      I3 => rdlvl_stg1_start_r_reg,
      I4 => \^rdlvl_stg1_start_r\,
      I5 => pi_fine_inc,
      O => rdlvl_pi_stg2_f_incdec_r_i_1_n_0
    );
stg2_2_zero_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => rdlvl_pi_stg2_f_incdec_ns0,
      I1 => hyst_warmup_ns,
      I2 => u_qdr_rld_phy_rdlvl_n_82,
      I3 => stg2_2_zero_r,
      O => stg2_2_zero_r_i_1_n_0
    );
u_qdr_rld_phy_pi_comp_rom: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_pi_comp_rom
     port map (
      D(5) => u_qdr_rld_phy_pi_comp_rom_n_0,
      D(4) => u_qdr_rld_phy_pi_comp_rom_n_1,
      D(3) => u_qdr_rld_phy_pi_comp_rom_n_2,
      D(2) => u_qdr_rld_phy_pi_comp_rom_n_3,
      D(1) => u_qdr_rld_phy_pi_comp_rom_n_4,
      D(0) => u_qdr_rld_phy_pi_comp_rom_n_5,
      \left_r_reg[0]\ => u_qdr_rld_phy_rdlvl_n_20,
      \left_r_reg[0]_0\ => u_qdr_rld_phy_rdlvl_n_19,
      \left_r_reg[1]\ => u_qdr_rld_phy_rdlvl_n_21,
      \left_r_reg[2]\ => u_qdr_rld_phy_rdlvl_n_55,
      \left_r_reg[3]\ => u_qdr_rld_phy_rdlvl_n_24,
      \left_r_reg[4]\ => u_qdr_rld_phy_rdlvl_n_54,
      \left_r_reg[5]\ => u_qdr_rld_phy_rdlvl_n_53,
      \left_slew_r_reg[3]\ => u_qdr_rld_phy_pi_comp_rom_n_6,
      \left_slew_r_reg[3]_0\ => u_qdr_rld_phy_pi_comp_rom_n_8,
      \left_slew_r_reg[3]_1\ => u_qdr_rld_phy_pi_comp_rom_n_9,
      \left_slew_r_reg[3]_2\ => u_qdr_rld_phy_pi_comp_rom_n_10,
      \left_slew_r_reg[5]\ => u_qdr_rld_phy_pi_comp_rom_n_7,
      \right_r_reg[0]\ => u_qdr_rld_phy_rdlvl_n_52,
      \right_r_reg[1]\ => u_qdr_rld_phy_rdlvl_n_51,
      \right_r_reg[2]\ => u_qdr_rld_phy_rdlvl_n_50,
      \right_r_reg[3]\ => u_qdr_rld_phy_rdlvl_n_23,
      \right_r_reg[3]_0\ => u_qdr_rld_phy_rdlvl_n_26,
      \right_r_reg[3]_1\ => u_qdr_rld_phy_rdlvl_n_25,
      \right_r_reg[3]_2\ => u_qdr_rld_phy_rdlvl_n_22,
      \right_r_reg[4]\ => u_qdr_rld_phy_rdlvl_n_49,
      \right_r_reg[5]\ => u_qdr_rld_phy_rdlvl_n_48
    );
u_qdr_rld_phy_rdlvl: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_rdlvl
     port map (
      A_calib_in_common => A_calib_in_common,
      A_pi_fine_enable_reg => A_pi_fine_enable_reg,
      A_pi_fine_inc_reg => A_pi_fine_inc_reg,
      B_pi_fine_enable_reg => B_pi_fine_enable_reg,
      B_pi_fine_inc_reg => B_pi_fine_inc_reg,
      CLK => CLK,
      C_pi_fine_enable_reg => C_pi_fine_enable_reg,
      C_pi_fine_inc_reg => C_pi_fine_inc_reg,
      D(3) => u_qdr_rld_phy_rdlvl_n_40,
      D(2) => u_qdr_rld_phy_rdlvl_n_41,
      D(1) => u_qdr_rld_phy_rdlvl_n_42,
      D(0) => u_qdr_rld_phy_rdlvl_n_43,
      DOA(1 downto 0) => \^doa\(1 downto 0),
      DOB(1 downto 0) => \^dob\(1 downto 0),
      D_pi_fine_enable_reg => D_pi_fine_enable_reg,
      D_pi_fine_inc_reg => D_pi_fine_inc_reg,
      \FSM_sequential_sm_r_reg[1]_0\ => rdlvl_pi_stg2_f_incdec_r_i_1_n_0,
      \FSM_sequential_sm_r_reg[2]_0\ => hyst_warmup_r_i_1_n_0,
      \FSM_sequential_sm_r_reg[2]_1\ => stg2_2_zero_r_i_1_n_0,
      Q(0) => \rdlvl_work_lane_r_reg[2]\(0),
      app_rd_data0(135 downto 0) => \^app_rd_data0\(135 downto 0),
      \byte_cnt_reg[0]\ => u_qdr_rld_phy_read_stage2_cal_n_31,
      \byte_cnt_reg[1]\ => u_qdr_rld_phy_read_stage2_cal_n_25,
      \byte_cnt_reg[2]\ => u_qdr_rld_phy_read_stage2_cal_n_23,
      \byte_sel_cnt_reg[0]\ => \byte_sel_cnt_reg[0]\,
      \byte_sel_cnt_reg[1]\ => \byte_sel_cnt_reg[1]\,
      \byte_sel_r_reg[0]\ => \byte_sel_r_reg[0]\,
      \calib_sel_reg[0]\ => \calib_sel_reg[0]\,
      \calib_sel_reg[0]_0\ => \calib_sel_reg[0]_0\,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]_0\,
      \calib_sel_reg[4]\(5 downto 0) => D(5 downto 0),
      cmplx_accum_r => cmplx_accum_r,
      cmplx_accum_r_reg_0 => u_qdr_rld_phy_rdlvl_n_47,
      cmplx_accum_r_reg_1 => cmplx_accum_r_i_1_n_0,
      \cmplx_burst_bytes_r_reg[35]\(35 downto 0) => \cmplx_burst_bytes_r_reg[35]_0\(35 downto 0),
      cmplx_loop_done_r => cmplx_loop_done_r,
      cmplx_loop_done_r_reg_0 => u_qdr_rld_phy_rdlvl_n_5,
      \cmplx_min_eye_r_reg[0]_0\ => u_qdr_rld_phy_rdlvl_n_79,
      \cmplx_min_eye_r_reg[1]_0\ => u_qdr_rld_phy_rdlvl_n_78,
      \cmplx_min_eye_r_reg[1]_1\ => init_calib_complete_r_i_10_n_0,
      \cmplx_min_eye_r_reg[2]_0\ => u_qdr_rld_phy_rdlvl_n_77,
      \cmplx_min_eye_r_reg[3]_0\ => u_qdr_rld_phy_rdlvl_n_76,
      cmplx_rd_data_valid => cmplx_rd_data_valid,
      cmplx_rdcal_start => cmplx_rdcal_start,
      cmplx_rdcal_start_r_reg => cmplx_rdcal_start_r_reg,
      \dlyval_dq_r_reg[134]_0\ => \^dlyval_dq_r_reg[134]\,
      hyst_warmup_r => hyst_warmup_r,
      hyst_warmup_r_reg_0 => u_qdr_rld_phy_rdlvl_n_46,
      idelay_ld => idelay_ld,
      init_calib_complete_r_reg_rep => init_calib_complete_r_reg_rep,
      \left_r_reg[0]_0\ => u_qdr_rld_phy_rdlvl_n_20,
      \left_r_reg[1]_0\ => u_qdr_rld_phy_rdlvl_n_21,
      \left_r_reg[2]_0\ => u_qdr_rld_phy_rdlvl_n_55,
      \left_r_reg[2]_1\ => u_qdr_rld_phy_pi_comp_rom_n_6,
      \left_r_reg[2]_2\ => u_qdr_rld_phy_pi_comp_rom_n_10,
      \left_r_reg[3]_0\ => u_qdr_rld_phy_rdlvl_n_24,
      \left_r_reg[4]_0\ => u_qdr_rld_phy_rdlvl_n_54,
      \left_r_reg[5]_0\ => u_qdr_rld_phy_rdlvl_n_53,
      \left_slew_r_reg[0]_0\ => u_qdr_rld_phy_rdlvl_n_19,
      \left_slew_r_reg[3]_0\ => u_qdr_rld_phy_rdlvl_n_22,
      \left_slew_r_reg[3]_1\ => u_qdr_rld_phy_rdlvl_n_25,
      \left_slew_r_reg[3]_2\ => u_qdr_rld_phy_rdlvl_n_26,
      \match_out_r_reg[4]_0\ => u_qdr_rld_phy_rdlvl_n_14,
      \mem_lat_inst[0].fd0_bslip_vld_reg[0]\ => u_qdr_rld_phy_read_stage2_cal_n_26,
      \mem_lat_inst[1].rd1_bslip_vld_reg[1]\ => u_qdr_rld_phy_read_stage2_cal_n_28,
      \mem_lat_inst[2].rd0_bslip_vld_reg[2]\ => u_qdr_rld_phy_read_stage2_cal_n_29,
      \mem_lat_inst[3].rd1_bslip_vld_reg[3]\ => u_qdr_rld_phy_read_stage2_cal_n_27,
      my_empty_reg(19 downto 0) => my_empty_reg(19 downto 0),
      \next_lane_r_reg[2]_0\ => first_lane_r,
      \out\(1) => hyst_warmup_ns,
      \out\(0) => u_qdr_rld_phy_rdlvl_n_13,
      pi_fine_inc => pi_fine_inc,
      \pi_lane_r_reg[1]_0\ => u_qdr_rld_phy_rdlvl_n_37,
      prev_match_r_reg_0 => u_qdr_rld_phy_rdlvl_n_80,
      \rd_data_lane_r_reg[27]_0\(1 downto 0) => \rd_data_lane_r_reg[27]\(1 downto 0),
      \rd_r_ptr_reg_rep[3]\(1 downto 0) => \^app_rd_data0[142]\(1 downto 0),
      \rd_r_ptr_reg_rep[3]_0\(1 downto 0) => \^app_rd_data0[140]\(1 downto 0),
      rdlvl_pi_stg2_f_incdec_ns0 => rdlvl_pi_stg2_f_incdec_ns0,
      rdlvl_pi_stg2_f_incdec_r_reg_0 => u_qdr_rld_phy_rdlvl_n_81,
      \rdlvl_stg1_cal_bytes_r_reg[2]\ => \rdlvl_stg1_cal_bytes_r_reg[2]\,
      \rdlvl_stg1_cal_bytes_r_reg[3]\(2 downto 0) => \rdlvl_stg1_cal_bytes_r_reg[3]\(2 downto 0),
      rdlvl_stg1_start_r_reg_0 => rdlvl_stg1_start_r_reg,
      rdlvl_stg1_start_r_reg_1 => rdlvl_stg1_start_r_reg_0,
      \right_r_reg[0]_0\ => u_qdr_rld_phy_rdlvl_n_52,
      \right_r_reg[0]_1\ => u_qdr_rld_phy_pi_comp_rom_n_9,
      \right_r_reg[1]_0\ => u_qdr_rld_phy_rdlvl_n_51,
      \right_r_reg[2]_0\ => u_qdr_rld_phy_rdlvl_n_50,
      \right_r_reg[2]_1\ => u_qdr_rld_phy_pi_comp_rom_n_8,
      \right_r_reg[2]_2\ => u_qdr_rld_phy_pi_comp_rom_n_7,
      \right_r_reg[3]_0\ => u_qdr_rld_phy_rdlvl_n_23,
      \right_r_reg[4]_0\ => u_qdr_rld_phy_rdlvl_n_49,
      \right_r_reg[5]_0\ => u_qdr_rld_phy_rdlvl_n_48,
      \right_r_reg[5]_1\(5) => u_qdr_rld_phy_pi_comp_rom_n_0,
      \right_r_reg[5]_1\(4) => u_qdr_rld_phy_pi_comp_rom_n_1,
      \right_r_reg[5]_1\(3) => u_qdr_rld_phy_pi_comp_rom_n_2,
      \right_r_reg[5]_1\(2) => u_qdr_rld_phy_pi_comp_rom_n_3,
      \right_r_reg[5]_1\(1) => u_qdr_rld_phy_pi_comp_rom_n_4,
      \right_r_reg[5]_1\(0) => u_qdr_rld_phy_pi_comp_rom_n_5,
      rst_stg1_r_reg => rst_stg1_r_reg,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      samp_result_r => samp_result_r,
      samp_result_r_reg_0 => u_qdr_rld_phy_rdlvl_n_7,
      samp_result_r_reg_1 => prev_match_r_i_1_n_0,
      \simp_min_eye_r_reg[0]_0\ => u_qdr_rld_phy_rdlvl_n_15,
      stg2_2_zero_r => stg2_2_zero_r,
      stg2_2_zero_r_reg_0 => \^rdlvl_stg1_start_r\,
      stg2_2_zero_r_reg_1 => u_qdr_rld_phy_rdlvl_n_3,
      stg2_2_zero_r_reg_2 => u_qdr_rld_phy_rdlvl_n_82,
      wrcal_en => wrcal_en
    );
u_qdr_rld_phy_read_stage2_cal: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_stage2_cal
     port map (
      A(3 downto 0) => A(3 downto 0),
      CLK => CLK,
      D(3) => u_qdr_rld_phy_rdlvl_n_40,
      D(2) => u_qdr_rld_phy_rdlvl_n_41,
      D(1) => u_qdr_rld_phy_rdlvl_n_42,
      D(0) => u_qdr_rld_phy_rdlvl_n_43,
      Q(1) => u_qdr_rld_phy_read_stage2_cal_n_14,
      Q(0) => u_qdr_rld_phy_read_stage2_cal_n_15,
      \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]_0\ => \adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1_n_0\,
      \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]_0\ => \adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1_n_0\,
      \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]_0\ => \adj_lat_inst.inc_lat_inst[2].inc_latency[2]_i_1_n_0\,
      \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]_0\ => \adj_lat_inst.inc_lat_inst[3].inc_latency[3]_i_1_n_0\,
      \adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0\ => u_qdr_rld_phy_read_stage2_cal_n_6,
      app_rd_data0(71 downto 0) => \^app_rd_data0\(71 downto 0),
      \byte_cnt_reg[2]_0\ => u_qdr_rld_phy_read_stage2_cal_n_12,
      \byte_cnt_reg[2]_1\ => u_qdr_rld_phy_read_stage2_cal_n_25,
      \byte_cnt_reg[2]_2\ => u_qdr_rld_phy_read_stage2_cal_n_31,
      \byte_sel_cnt_reg[2]\ => \byte_sel_cnt_reg[2]\,
      \byte_sel_cnt_reg[2]_0\ => u_qdr_rld_phy_read_stage2_cal_n_23,
      \byte_sel_cnt_reg[2]_1\ => \byte_sel_cnt_reg[2]_0\,
      cal_stage2_start_r_reg => cal_stage2_start_r_reg,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      clkdiv_phase_cal_done_5r => clkdiv_phase_cal_done_5r,
      clkdiv_phase_cal_done_5r_reg_0 => pi_edge_adv_i_1_n_0,
      clkdiv_phase_cal_done_reg_0 => u_qdr_rld_phy_read_stage2_cal_n_26,
      clkdiv_phase_cal_done_reg_1 => u_qdr_rld_phy_read_stage2_cal_n_27,
      clkdiv_phase_cal_done_reg_2 => u_qdr_rld_phy_read_stage2_cal_n_28,
      clkdiv_phase_cal_done_reg_3 => u_qdr_rld_phy_read_stage2_cal_n_29,
      \cmplx_burst_bytes_r_reg[35]\ => \cmplx_burst_bytes_r_reg[35]\,
      cmplx_rd_data_valid => cmplx_rd_data_valid,
      cmplx_rd_data_valid_r_reg(4) => \^q\(2),
      cmplx_rd_data_valid_r_reg(3 downto 2) => valid_latency(3 downto 2),
      cmplx_rd_data_valid_r_reg(1 downto 0) => \^q\(1 downto 0),
      cmplx_rd_data_valid_r_reg_0 => cmplx_rd_data_valid_r_reg,
      cmplx_rd_data_valid_r_reg_1 => cmplx_rd_data_valid_r_reg_0,
      \data_valid_shftr_r_reg[13]\ => \data_valid_shftr_r_reg[13]\,
      \data_valid_shftr_r_reg[29]\ => \data_valid_shftr_r_reg[29]\,
      edge_adv_cal_start_r_reg_0 => edge_adv_cal_start_r_reg,
      \gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\ => \^gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\,
      inc_byte_cnt_reg_0 => u_qdr_rld_phy_read_stage2_cal_n_33,
      inc_byte_cnt_reg_1 => inc_byte_cnt_i_1_n_0,
      init_calib_complete_r_reg_rep => init_calib_complete_r_reg_rep_0,
      int_rd_cmd_n(0) => int_rd_cmd_n(0),
      lat_adj_done2_in => lat_adj_done2_in,
      lat_adj_done4_in => lat_adj_done4_in,
      lat_adj_done6_in => lat_adj_done6_in,
      max_lat_done => max_lat_done,
      max_lat_done_r => max_lat_done_r,
      p_1_out => p_1_out,
      pi_edge_adv0 => pi_edge_adv0,
      pi_edge_adv_r_reg => \^pi_edge_adv_r_reg\,
      pi_edge_adv_reg_0 => u_qdr_rld_phy_read_stage2_cal_n_30,
      pi_edge_adv_reg_1 => u_qdr_rld_phy_read_stage2_cal_n_32,
      \pi_edge_adv_wait_cnt_reg[2]_0\ => \^pi_edge_adv_wait_cnt_reg[2]\,
      \pi_lane_r_reg[1]\ => u_qdr_rld_phy_rdlvl_n_37,
      po_delay_done_reg => po_delay_done_reg,
      \rd_addr_r_reg[8]\ => \rd_addr_r_reg[8]\,
      \rd_r_ptr_reg_rep[0]\ => u_qdr_rld_phy_read_stage2_cal_n_8,
      \rd_r_ptr_reg_rep[3]\ => u_qdr_rld_phy_read_stage2_cal_n_9,
      \rd_r_ptr_reg_rep[3]_0\ => u_qdr_rld_phy_read_stage2_cal_n_10,
      \rd_r_ptr_reg_rep[3]_1\ => u_qdr_rld_phy_read_stage2_cal_n_11,
      \rd_r_ptr_reg_rep[3]_10\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_46\,
      \rd_r_ptr_reg_rep[3]_11\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_39\,
      \rd_r_ptr_reg_rep[3]_12\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_39\,
      \rd_r_ptr_reg_rep[3]_13\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_39\,
      \rd_r_ptr_reg_rep[3]_14\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_47\,
      \rd_r_ptr_reg_rep[3]_15\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_40\,
      \rd_r_ptr_reg_rep[3]_16\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_40\,
      \rd_r_ptr_reg_rep[3]_17\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_40\,
      \rd_r_ptr_reg_rep[3]_18\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_45\,
      \rd_r_ptr_reg_rep[3]_19\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_38\,
      \rd_r_ptr_reg_rep[3]_2\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_43\,
      \rd_r_ptr_reg_rep[3]_20\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_38\,
      \rd_r_ptr_reg_rep[3]_21\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_38\,
      \rd_r_ptr_reg_rep[3]_22\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_48\,
      \rd_r_ptr_reg_rep[3]_23\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_41\,
      \rd_r_ptr_reg_rep[3]_24\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_41\,
      \rd_r_ptr_reg_rep[3]_25\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_41\,
      \rd_r_ptr_reg_rep[3]_3\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_36\,
      \rd_r_ptr_reg_rep[3]_4\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_36\,
      \rd_r_ptr_reg_rep[3]_5\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_36\,
      \rd_r_ptr_reg_rep[3]_6\ => \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_44\,
      \rd_r_ptr_reg_rep[3]_7\ => \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_37\,
      \rd_r_ptr_reg_rep[3]_8\ => \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_37\,
      \rd_r_ptr_reg_rep[3]_9\ => \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_37\,
      rdlvl_stg1_done_r_reg => \^dlyval_dq_r_reg[134]\,
      rst_stg2_r_reg => rst_stg2_r_reg,
      sel0(1 downto 0) => sel0(1 downto 0),
      \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\(3 downto 0) => \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\(3 downto 0),
      wrcal_en => wrcal_en
    );
u_qdr_rld_phy_read_vld_gen: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_vld_gen
     port map (
      CLK => CLK,
      app_rd_valid0 => app_rd_valid0,
      app_rd_valid1 => app_rd_valid1,
      cal_done_reg => \^gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\,
      kill_rd_valid => kill_rd_valid,
      p_1_out => p_1_out,
      rst_stg2_r_reg => rst_stg2_r_reg,
      \valid_latency_reg[4]\(4) => \^q\(2),
      \valid_latency_reg[4]\(3 downto 2) => valid_latency(3 downto 2),
      \valid_latency_reg[4]\(1 downto 0) => \^q\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_phy_wr_top is
  port (
    \out\ : out STD_LOGIC;
    int_rd_cmd_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    PHYCTLWD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    of_cmd_wr_en_reg : out STD_LOGIC;
    wrcal_en : out STD_LOGIC;
    \wrcal_byte_sel_r2_reg[0]\ : out STD_LOGIC;
    \pc_seq_reg[0]\ : out STD_LOGIC;
    po_fine_enable_reg : out STD_LOGIC;
    cq_stable_r : out STD_LOGIC;
    cmplx_rdcal_start : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    rdlvl_stg1_done_r_reg : out STD_LOGIC;
    clkdiv_phase_cal_done_5r_reg : out STD_LOGIC;
    kill_rd_valid : out STD_LOGIC;
    rdlvl_stg1_start_r_reg : out STD_LOGIC;
    edge_adv_cal_start_r_reg : out STD_LOGIC;
    cal_stage2_start_r_reg : out STD_LOGIC;
    \iob_addr_rise0_reg[9]\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pc_cmd_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    po_fine_inc_reg : out STD_LOGIC;
    po_fine_enable_reg_0 : out STD_LOGIC;
    po_sel_fine_oclk_delay_reg : out STD_LOGIC;
    calib_in_common_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_sel_reg[0]\ : out STD_LOGIC;
    \lanes_solid_prev_r_reg[0]\ : out STD_LOGIC;
    \seen_valid_r_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    iob_dll_off_n : out STD_LOGIC;
    \byte_sel_cnt_reg[0]\ : out STD_LOGIC;
    \byte_sel_cnt_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \calib_sel_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \calib_sel_reg[1]\ : out STD_LOGIC;
    \calib_sel_reg[0]_0\ : out STD_LOGIC;
    \po_rdval_cnt_reg[3]\ : out STD_LOGIC;
    \po_rdval_cnt_reg[6]\ : out STD_LOGIC;
    \wait_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : out STD_LOGIC;
    cmplx_rd_data_valid_r_reg : out STD_LOGIC;
    cmplx_rd_data_valid_r_reg_0 : out STD_LOGIC;
    \left_r_reg[0]\ : out STD_LOGIC;
    \next_lane_r_reg[2]\ : out STD_LOGIC;
    \simp_min_eye_r_reg[0]\ : out STD_LOGIC;
    iob_wdata : out STD_LOGIC_VECTOR ( 143 downto 0 );
    iob_bw : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rd_ptr_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \init_wr_data1_r_reg[71]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    CLK : in STD_LOGIC;
    \FSM_sequential_pc_ctl_ns_reg[0]\ : in STD_LOGIC;
    pc_cntr_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_ps_clk : in STD_LOGIC;
    tmp_lb_clk : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_sync_r1 : in STD_LOGIC;
    \FSM_sequential_pc_ctl_ns_reg[0]_0\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    po_delay_done_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    \FSM_sequential_pc_ctl_ns_reg[0]_1\ : in STD_LOGIC;
    po_delay_done_reg_0 : in STD_LOGIC;
    po_sel_fine_oclk_delay_reg_0 : in STD_LOGIC;
    \_phy_ctl_a_full_p\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_phy_ctl_a_full_p__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdlvl_stg1_done_r_reg_0 : in STD_LOGIC;
    edge_adv_cal_done_reg : in STD_LOGIC;
    A_po_delay_done : in STD_LOGIC;
    B_po_delay_done : in STD_LOGIC;
    C_po_delay_done : in STD_LOGIC;
    D_po_delay_done : in STD_LOGIC;
    app_wr_cmd0 : in STD_LOGIC;
    app_wr_cmd1 : in STD_LOGIC;
    app_wr_bw_n0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    app_wr_data0 : in STD_LOGIC_VECTOR ( 143 downto 0 );
    \phase_valid_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cal_done_reg : in STD_LOGIC;
    \byte_sel_r_reg[0]\ : in STD_LOGIC;
    \byte_sel_cnt_reg[0]_0\ : in STD_LOGIC;
    wrcal_adj_rdy_r_reg : in STD_LOGIC;
    \byte_sel_cnt_reg[1]_0\ : in STD_LOGIC;
    \byte_sel_cnt_reg[2]\ : in STD_LOGIC;
    \byte_cnt_reg[2]\ : in STD_LOGIC;
    init_calib_complete_r_reg_rep : in STD_LOGIC;
    \pi_lane_r_reg[0]\ : in STD_LOGIC;
    \po_counter_read_val_reg[4]\ : in STD_LOGIC;
    \po_counter_read_val_reg[5]\ : in STD_LOGIC;
    \po_counter_read_val_reg[0]\ : in STD_LOGIC;
    \po_counter_read_val_reg[1]\ : in STD_LOGIC;
    \po_counter_read_val_reg[3]\ : in STD_LOGIC;
    \po_counter_read_val_reg[2]\ : in STD_LOGIC;
    \po_counter_read_val_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_counter_read_val_reg[7]\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_sel_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \po_counter_read_val_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D_po_delay_done_0 : in STD_LOGIC;
    A_po_delay_done_1 : in STD_LOGIC;
    B_po_delay_done_2 : in STD_LOGIC;
    C_po_delay_done_3 : in STD_LOGIC;
    A_po_delay_done_4 : in STD_LOGIC;
    B_po_delay_done_5 : in STD_LOGIC;
    \valid_latency_reg[2]\ : in STD_LOGIC;
    \valid_latency_reg[1]\ : in STD_LOGIC;
    \valid_latency_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \valid_latency_reg[3]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rdlvl_stg1_start_r : in STD_LOGIC;
    \rdlvl_work_lane_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    first_lane_r : in STD_LOGIC;
    \next_lane_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    psdone : in STD_LOGIC;
    app_wr_addr0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    app_rd_addr0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    po_coarse_enable_w_reg : in STD_LOGIC;
    phy_ctl_ready : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \valid_latency_reg[4]_0\ : in STD_LOGIC;
    app_rd_cmd0 : in STD_LOGIC;
    \simp_min_eye_r_reg[1]\ : in STD_LOGIC;
    poc_sample_pd : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_top : entity is "mig_7series_v4_0_qdr_phy_wr_top";
end mig_7a_0_mig_7series_v4_0_qdr_phy_wr_top;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_phy_wr_top is
  signal K_is_at_center : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal all_lanes_stg2_min_eyes_r : STD_LOGIC;
  signal \^calib_sel_reg[0]\ : STD_LOGIC;
  signal cmplx_addr_r : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal cmplx_pause : STD_LOGIC;
  signal cmplx_seq_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal cmplx_seq_rst : STD_LOGIC;
  signal cmplx_wr_done : STD_LOGIC;
  signal \^cq_stable_r\ : STD_LOGIC;
  signal current_command : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal inc_ns1 : STD_LOGIC;
  signal \^init_wr_data1_r_reg[71]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \^iob_addr_rise0_reg[9]\ : STD_LOGIC;
  signal k_left_cnt_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_bw_fall0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_bw_fall1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_bw_rise0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_bw_rise1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal new_command : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_out_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^po_fine_enable_reg\ : STD_LOGIC;
  signal rd_addr0_r : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal solid_valid_r : STD_LOGIC;
  signal \u_cmplx_rdcal_seq/seg_run_ns\ : STD_LOGIC;
  signal \u_cmplx_rdcal_seq/seq_addr_ns0__4\ : STD_LOGIC;
  signal \u_poc_meta/centering__0\ : STD_LOGIC;
  signal \u_poc_meta/reset_run_ends\ : STD_LOGIC;
  signal \u_poc_meta/run_too_small_r3\ : STD_LOGIC;
  signal u_qdr_phy_cmplx_rdcal_n_1 : STD_LOGIC;
  signal u_qdr_phy_cmplx_rdcal_n_14 : STD_LOGIC;
  signal u_qdr_phy_cmplx_rdcal_n_51 : STD_LOGIC;
  signal u_qdr_phy_cmplx_rdcal_n_52 : STD_LOGIC;
  signal u_qdr_phy_cmplx_rdcal_n_53 : STD_LOGIC;
  signal u_qdr_phy_cmplx_rdcal_n_54 : STD_LOGIC;
  signal u_qdr_phy_cmplx_rdcal_n_55 : STD_LOGIC;
  signal u_qdr_phy_cmplx_rdcal_n_56 : STD_LOGIC;
  signal u_qdr_phy_cmplx_rdcal_n_57 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_10 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_11 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_12 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_13 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_14 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_15 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_16 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_17 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_19 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_2 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_22 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_23 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_24 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_26 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_27 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_28 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_29 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_30 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_31 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_32 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_33 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_34 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_35 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_4 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_5 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_6 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_7 : STD_LOGIC;
  signal u_qdr_phy_po_adj_n_9 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_0 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_10 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_11 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_12 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_13 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_14 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_15 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_16 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_17 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_18 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_19 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_20 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_21 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_22 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_23 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_4 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_5 : STD_LOGIC;
  signal u_qdr_phy_po_cntlr_n_9 : STD_LOGIC;
  signal u_qdr_phy_poc_n_0 : STD_LOGIC;
  signal u_qdr_phy_poc_n_1 : STD_LOGIC;
  signal u_qdr_phy_poc_n_2 : STD_LOGIC;
  signal u_qdr_phy_poc_n_3 : STD_LOGIC;
  signal u_qdr_phy_poc_n_5 : STD_LOGIC;
  signal u_qdr_phy_poc_n_7 : STD_LOGIC;
  signal u_qdr_phy_poc_pd0_n_0 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_100 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_101 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_102 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_103 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_104 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_105 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_106 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_107 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_108 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_109 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_110 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_111 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_112 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_113 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_114 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_115 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_116 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_117 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_118 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_119 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_120 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_121 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_122 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_123 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_124 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_125 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_126 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_127 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_128 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_129 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_130 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_131 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_132 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_133 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_134 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_135 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_136 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_137 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_138 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_139 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_140 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_141 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_142 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_143 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_144 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_145 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_146 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_147 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_148 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_149 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_150 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_151 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_152 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_153 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_154 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_155 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_156 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_157 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_158 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_159 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_160 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_161 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_162 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_163 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_164 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_165 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_166 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_167 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_168 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_169 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_170 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_171 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_172 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_173 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_174 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_175 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_176 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_177 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_178 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_179 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_180 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_181 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_182 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_183 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_184 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_185 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_186 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_187 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_188 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_189 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_19 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_203 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_204 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_205 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_206 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_207 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_208 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_209 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_21 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_214 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_215 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_217 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_22 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_23 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_24 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_25 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_26 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_27 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_29 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_46 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_47 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_48 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_49 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_50 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_51 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_52 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_53 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_54 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_55 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_56 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_57 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_58 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_59 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_60 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_61 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_62 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_63 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_64 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_65 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_66 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_67 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_68 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_69 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_70 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_71 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_72 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_73 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_74 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_75 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_76 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_77 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_78 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_79 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_80 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_81 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_82 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_83 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_84 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_85 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_86 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_87 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_88 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_89 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_90 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_91 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_92 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_93 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_94 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_95 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_96 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_97 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_98 : STD_LOGIC;
  signal u_qdr_phy_wr_init_sm_n_99 : STD_LOGIC;
  signal u_qdr_rld_phy_cntrl_init_n_11 : STD_LOGIC;
  signal wr_addr1_r : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^wrcal_byte_sel_r2_reg[0]\ : STD_LOGIC;
  signal \^wrcal_en\ : STD_LOGIC;
  signal wrcal_inc : STD_LOGIC;
  signal wrcal_po_en : STD_LOGIC;
  signal wrcal_stg3 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  \calib_sel_reg[0]\ <= \^calib_sel_reg[0]\;
  cq_stable_r <= \^cq_stable_r\;
  \init_wr_data1_r_reg[71]\(35 downto 0) <= \^init_wr_data1_r_reg[71]\(35 downto 0);
  \iob_addr_rise0_reg[9]\ <= \^iob_addr_rise0_reg[9]\;
  po_fine_enable_reg <= \^po_fine_enable_reg\;
  \wrcal_byte_sel_r2_reg[0]\ <= \^wrcal_byte_sel_r2_reg[0]\;
  wrcal_en <= \^wrcal_en\;
u_qdr_phy_cmplx_rdcal: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal
     port map (
      CLK => CLK,
      D(3 downto 0) => cmplx_addr_r(12 downto 9),
      Q(8 downto 0) => cmplx_seq_addr(8 downto 0),
      SR(0) => \u_cmplx_rdcal_seq/seg_run_ns\,
      addr(4) => \valid_latency_reg[4]_0\,
      addr(3 downto 0) => A(3 downto 0),
      cmplx_pause => cmplx_pause,
      cmplx_rd_data_valid_r_reg => cmplx_rd_data_valid_r_reg,
      cmplx_rd_data_valid_r_reg_0 => cmplx_rd_data_valid_r_reg_0,
      cmplx_seq_rst => cmplx_seq_rst,
      cmplx_wr_done => cmplx_wr_done,
      \init_wr_data0_r_reg[28]\ => u_qdr_phy_cmplx_rdcal_n_14,
      \init_wr_data0_r_reg[30]\ => u_qdr_phy_cmplx_rdcal_n_51,
      \init_wr_data0_r_reg[32]\ => u_qdr_phy_cmplx_rdcal_n_52,
      \init_wr_data0_r_reg[34]\ => u_qdr_phy_cmplx_rdcal_n_53,
      \init_wr_data0_r_reg[64]\ => u_qdr_phy_cmplx_rdcal_n_54,
      \init_wr_data0_r_reg[66]\ => u_qdr_phy_cmplx_rdcal_n_55,
      \init_wr_data0_r_reg[68]\ => u_qdr_phy_cmplx_rdcal_n_56,
      \init_wr_data0_r_reg[70]\ => u_qdr_phy_cmplx_rdcal_n_57,
      \init_wr_data1_r_reg[71]\(35 downto 0) => \^init_wr_data1_r_reg[71]\(35 downto 0),
      pause_r_reg => u_qdr_phy_wr_init_sm_n_19,
      \phy_init_r_reg[10]\ => u_qdr_phy_wr_init_sm_n_215,
      \phy_init_r_reg[4]\ => u_qdr_phy_wr_init_sm_n_21,
      \seg_num_r_reg[0]\ => u_qdr_phy_cmplx_rdcal_n_1,
      sel0(1 downto 0) => sel0(1 downto 0),
      \seq_addr_ns0__4\ => \u_cmplx_rdcal_seq/seq_addr_ns0__4\,
      \valid_latency_reg[1]\ => \valid_latency_reg[1]\,
      \valid_latency_reg[2]\ => \valid_latency_reg[2]\,
      \valid_latency_reg[3]\ => \valid_latency_reg[3]\,
      \valid_latency_reg[4]\(2 downto 0) => \valid_latency_reg[4]\(2 downto 0)
    );
u_qdr_phy_po_adj: entity work.mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_adj
     port map (
      CLK => CLK,
      D(0) => D(0),
      E(0) => u_qdr_phy_po_adj_n_15,
      K_is_at_center => K_is_at_center,
      Q(2) => u_qdr_phy_po_adj_n_11,
      Q(1) => u_qdr_phy_po_adj_n_12,
      Q(0) => u_qdr_phy_po_adj_n_13,
      S(0) => u_qdr_phy_po_cntlr_n_10,
      SR(0) => u_qdr_phy_poc_n_7,
      all_lanes_stg2_min_eyes_r => all_lanes_stg2_min_eyes_r,
      all_lanes_stg2_min_eyes_r_reg_0 => u_qdr_phy_wr_init_sm_n_208,
      all_lanes_stg2_min_eyes_r_reg_1 => u_qdr_phy_wr_init_sm_n_207,
      \byte_cnt_reg[2]\ => \byte_cnt_reg[2]\,
      \byte_sel_cnt_reg[1]\ => \byte_sel_cnt_reg[1]_0\,
      \byte_sel_cnt_reg[2]\ => \byte_sel_cnt_reg[2]\,
      \calib_sel_reg[0]\ => u_qdr_phy_po_adj_n_23,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      \calib_zero_inputs_reg[0]\ => u_qdr_phy_po_adj_n_22,
      \centering__0\ => \u_poc_meta/centering__0\,
      cq_stable_r_reg => \^sr\(0),
      cq_stable_r_reg_0 => \^cq_stable_r\,
      cq_stable_r_reg_1 => u_qdr_phy_wr_init_sm_n_23,
      cq_stable_r_reg_2 => u_qdr_phy_wr_init_sm_n_22,
      cq_stable_r_reg_3(0) => u_qdr_phy_wr_init_sm_n_29,
      current_command(1 downto 0) => current_command(3 downto 2),
      done_r_reg => u_qdr_phy_poc_n_0,
      edge_aligned_r_reg => u_qdr_phy_poc_n_1,
      \eye_sz_cnt_r_reg[0]_0\ => u_qdr_phy_po_adj_n_24,
      \eye_sz_cnt_r_reg[12]_0\(0) => u_qdr_phy_po_cntlr_n_11,
      \eye_sz_cnt_r_reg[15]_0\(3) => u_qdr_phy_po_adj_n_16,
      \eye_sz_cnt_r_reg[15]_0\(2) => u_qdr_phy_po_adj_n_17,
      \eye_sz_cnt_r_reg[15]_0\(1) => p_0_in(0),
      \eye_sz_cnt_r_reg[15]_0\(0) => u_qdr_phy_po_adj_n_19,
      \eye_sz_cnt_r_reg[4]_0\(0) => u_qdr_phy_po_cntlr_n_9,
      \eye_sz_cnt_r_reg[8]_0\(0) => u_qdr_phy_po_cntlr_n_12,
      inc_ns1 => inc_ns1,
      inc_r_reg_0 => u_qdr_phy_po_adj_n_10,
      init_calib_complete_r_reg_rep => \^calib_sel_reg[0]\,
      init_calib_complete_r_reg_rep_0 => init_calib_complete_r_reg_rep,
      init_calib_complete_r_reg_rep_1 => \^iob_addr_rise0_reg[9]\,
      \k_left_cnt_r_reg[1]_0\(0) => k_left_cnt_r(0),
      \klane_stg3_left_r_reg[1]_0\ => u_qdr_phy_po_cntlr_n_22,
      \klane_stg3_left_r_reg[5]_0\ => u_qdr_phy_po_cntlr_n_19,
      ktap_at_left_edge_r_reg_0 => u_qdr_phy_po_adj_n_6,
      \lanes_solid_r_reg[0]\(0) => u_qdr_phy_wr_init_sm_n_25,
      \lanes_solid_r_reg[0]_0\ => u_qdr_phy_wr_init_sm_n_24,
      \lanes_solid_r_reg[0]_1\ => u_qdr_phy_po_cntlr_n_13,
      \lanes_solid_r_reg[1]\ => u_qdr_phy_wr_init_sm_n_209,
      \lanes_solid_r_reg[2]\ => u_qdr_phy_wr_init_sm_n_205,
      \pi_lane_r_reg[0]\ => \pi_lane_r_reg[0]\,
      po_adj_done_r2_reg => u_qdr_phy_po_cntlr_n_5,
      po_adj_done_r2_reg_0 => u_qdr_phy_po_cntlr_n_14,
      po_adj_done_r2_reg_1 => u_qdr_phy_po_cntlr_n_23,
      \po_counter_read_val_reg[5]\(5) => \po_counter_read_val_reg[5]\,
      \po_counter_read_val_reg[5]\(4) => \po_counter_read_val_reg[4]\,
      \po_counter_read_val_reg[5]\(3) => \po_counter_read_val_reg[3]\,
      \po_counter_read_val_reg[5]\(2) => \po_counter_read_val_reg[2]\,
      \po_counter_read_val_reg[5]\(1) => \po_counter_read_val_reg[1]\,
      \po_counter_read_val_reg[5]\(0) => \po_counter_read_val_reg[0]\,
      po_dec_done_reg => \^po_fine_enable_reg\,
      po_delay_done_reg => po_delay_done_reg_0,
      po_en_r_reg_0(5) => u_qdr_phy_po_adj_n_27,
      po_en_r_reg_0(4) => u_qdr_phy_po_adj_n_28,
      po_en_r_reg_0(3) => u_qdr_phy_po_adj_n_29,
      po_en_r_reg_0(2) => u_qdr_phy_po_adj_n_30,
      po_en_r_reg_0(1) => u_qdr_phy_po_adj_n_31,
      po_en_r_reg_0(0) => u_qdr_phy_po_adj_n_32,
      po_su_rdy_r_reg => u_qdr_phy_po_cntlr_n_4,
      poc_backup_r_reg_0 => u_qdr_phy_poc_n_2,
      reset_run_ends => \u_poc_meta/reset_run_ends\,
      \rise_lead_r_reg[6]\(0) => u_qdr_phy_po_adj_n_35,
      \rise_trail_r_reg[0]\ => u_qdr_phy_po_adj_n_7,
      \rise_trail_r_reg[0]_0\ => u_qdr_phy_po_adj_n_9,
      run_polarity_r_reg => u_qdr_phy_poc_n_5,
      run_polarity_r_reg_0 => u_qdr_phy_poc_n_3,
      run_too_small_r3 => \u_poc_meta/run_too_small_r3\,
      \sm_r_reg[0]_0\ => u_qdr_phy_wr_init_sm_n_204,
      solid_valid_r => solid_valid_r,
      solid_valid_r_reg_0 => u_qdr_phy_wr_init_sm_n_206,
      \stg3_0_r_reg[4]\ => u_qdr_phy_po_cntlr_n_21,
      \stg3_0_r_reg[5]\ => u_qdr_phy_po_adj_n_34,
      \stg3_1_r_reg[5]\ => u_qdr_phy_po_adj_n_33,
      \stg3_1_r_reg[5]_0\ => u_qdr_phy_po_cntlr_n_20,
      stg3_r_reg_0 => u_qdr_phy_po_adj_n_4,
      wrcal_adj_done_r_reg => u_qdr_phy_po_adj_n_14,
      wrcal_adj_done_r_reg_0 => u_qdr_phy_po_adj_n_26,
      wrcal_adj_rdy_r_reg => \^wrcal_en\,
      \wrcal_byte_sel_r2_reg[0]\ => \^wrcal_byte_sel_r2_reg[0]\,
      \wrcal_byte_sel_r2_reg[0]_0\ => u_qdr_phy_po_cntlr_n_18,
      \wrcal_byte_sel_r2_reg[1]\ => u_qdr_phy_po_adj_n_2,
      \wrcal_byte_sel_r2_reg[1]_0\ => u_qdr_phy_po_cntlr_n_16,
      \wrcal_byte_sel_r2_reg[1]_1\ => u_qdr_phy_po_cntlr_n_15,
      \wrcal_byte_sel_r2_reg[1]_2\ => u_qdr_phy_po_cntlr_n_17,
      wrcal_po_en_r_reg => u_qdr_phy_po_adj_n_5,
      wrcal_stg3 => wrcal_stg3
    );
u_qdr_phy_po_cntlr: entity work.mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_cntlr
     port map (
      CLK => CLK,
      Q(0) => u_qdr_phy_wr_init_sm_n_25,
      S(0) => u_qdr_phy_po_cntlr_n_10,
      \byte_sel_r_reg[0]\ => \^wrcal_byte_sel_r2_reg[0]\,
      \byte_sel_r_reg[0]_0\ => u_qdr_phy_po_adj_n_24,
      \byte_sel_r_reg[0]_1\ => u_qdr_phy_po_adj_n_34,
      \byte_sel_r_reg[0]_2\ => u_qdr_phy_po_adj_n_33,
      \byte_sel_r_reg[1]\ => u_qdr_phy_po_adj_n_2,
      cq_stable_r_reg => u_qdr_phy_po_adj_n_26,
      cq_stable_r_reg_0 => \^cq_stable_r\,
      cq_stable_r_reg_1 => u_qdr_phy_wr_init_sm_n_27,
      cq_stable_r_reg_2 => u_qdr_phy_wr_init_sm_n_26,
      cq_stable_r_reg_3 => \^sr\(0),
      current_command(1 downto 0) => current_command(3 downto 2),
      \eye_sz_cnt_r_reg[0]\ => u_qdr_phy_po_cntlr_n_13,
      \eye_sz_cnt_r_reg[0]_0\ => u_qdr_phy_po_cntlr_n_16,
      \eye_sz_cnt_r_reg[11]\(0) => u_qdr_phy_po_cntlr_n_12,
      \eye_sz_cnt_r_reg[12]\ => u_qdr_phy_po_cntlr_n_17,
      \eye_sz_cnt_r_reg[12]_0\(3) => u_qdr_phy_po_adj_n_16,
      \eye_sz_cnt_r_reg[12]_0\(2) => u_qdr_phy_po_adj_n_17,
      \eye_sz_cnt_r_reg[12]_0\(1) => p_0_in(0),
      \eye_sz_cnt_r_reg[12]_0\(0) => u_qdr_phy_po_adj_n_19,
      \eye_sz_cnt_r_reg[15]\(0) => u_qdr_phy_po_cntlr_n_11,
      \eye_sz_cnt_r_reg[4]\ => u_qdr_phy_po_cntlr_n_15,
      \eye_sz_cnt_r_reg[7]\(0) => u_qdr_phy_po_cntlr_n_9,
      \eye_sz_cnt_r_reg[8]\ => u_qdr_phy_po_cntlr_n_18,
      inc_r_reg_0 => u_qdr_phy_po_cntlr_n_19,
      inc_r_reg_1 => u_qdr_phy_po_adj_n_10,
      \k_left_cnt_r_reg[0]\ => u_qdr_phy_po_cntlr_n_5,
      \k_left_cnt_r_reg[0]_0\ => u_qdr_phy_po_cntlr_n_23,
      \k_left_cnt_r_reg[0]_1\(0) => k_left_cnt_r(0),
      \klane_stg3_left_r_reg[5]\(5) => u_qdr_phy_po_adj_n_27,
      \klane_stg3_left_r_reg[5]\(4) => u_qdr_phy_po_adj_n_28,
      \klane_stg3_left_r_reg[5]\(3) => u_qdr_phy_po_adj_n_29,
      \klane_stg3_left_r_reg[5]\(2) => u_qdr_phy_po_adj_n_30,
      \klane_stg3_left_r_reg[5]\(1) => u_qdr_phy_po_adj_n_31,
      \klane_stg3_left_r_reg[5]\(0) => u_qdr_phy_po_adj_n_32,
      ktap_at_right_edge_r_reg => u_qdr_phy_po_cntlr_n_14,
      new_command => new_command,
      \po_counter_read_val_reg[5]\(5) => \po_counter_read_val_reg[5]\,
      \po_counter_read_val_reg[5]\(4) => \po_counter_read_val_reg[4]\,
      \po_counter_read_val_reg[5]\(3) => \po_counter_read_val_reg[3]\,
      \po_counter_read_val_reg[5]\(2) => \po_counter_read_val_reg[2]\,
      \po_counter_read_val_reg[5]\(1) => \po_counter_read_val_reg[1]\,
      \po_counter_read_val_reg[5]\(0) => \po_counter_read_val_reg[0]\,
      po_en_r_reg => u_qdr_phy_po_cntlr_n_20,
      po_en_r_reg_0 => u_qdr_phy_po_cntlr_n_21,
      po_en_r_reg_1 => u_qdr_phy_po_cntlr_n_22,
      po_en_r_reg_2 => u_qdr_phy_po_adj_n_5,
      \po_wait_r_reg[2]_0\ => u_qdr_phy_po_cntlr_n_4,
      rst_stg1_r_reg => u_qdr_phy_po_cntlr_n_0,
      \sm_r_reg[2]\(0) => u_qdr_phy_po_adj_n_11,
      stg3_r_reg_0 => u_qdr_phy_po_adj_n_4,
      wrcal_adj_rdy_r_reg_0 => \^wrcal_en\,
      wrcal_inc => wrcal_inc,
      wrcal_po_en => wrcal_po_en,
      wrcal_stg3 => wrcal_stg3
    );
u_qdr_phy_poc: entity work.mig_7a_0_mig_7series_v4_0_poc_top
     port map (
      CLK => CLK,
      E(0) => E(0),
      SR(0) => u_qdr_phy_poc_n_7,
      \centering__0\ => \u_poc_meta/centering__0\,
      cq_stable_r_reg => \^cq_stable_r\,
      cq_stable_r_reg_0 => \^sr\(0),
      inc_ns1 => inc_ns1,
      ktap_at_left_edge_r_reg => u_qdr_phy_po_adj_n_7,
      ktap_at_left_edge_r_reg_0(0) => u_qdr_phy_po_adj_n_35,
      ktap_at_left_edge_r_reg_1(0) => u_qdr_phy_po_adj_n_15,
      ktap_at_right_edge_r_reg => u_qdr_phy_po_adj_n_9,
      mmcm_edge_detect_rdy_r_reg => u_qdr_phy_po_adj_n_6,
      pd_out_r_reg => u_qdr_phy_poc_pd0_n_0,
      poc_backup_r_reg => u_qdr_phy_poc_n_2,
      poc_sample_pd => poc_sample_pd,
      psdone => psdone,
      reset_run_ends => \u_poc_meta/reset_run_ends\,
      run_polarity_r_reg => u_qdr_phy_poc_n_3,
      run_too_small_r3 => \u_poc_meta/run_too_small_r3\,
      run_too_small_r_reg => u_qdr_phy_poc_n_5,
      \sm_r_reg[3]\ => u_qdr_phy_poc_n_0,
      \sm_r_reg[3]_0\ => u_qdr_phy_poc_n_1
    );
u_qdr_phy_poc_pd0: entity work.mig_7a_0_mig_7series_v4_0_poc_pd
     port map (
      CLK => CLK,
      mmcm_ps_clk => mmcm_ps_clk,
      rst_sync_r1 => rst_sync_r1,
      \samps_hi_r_reg[3]\ => u_qdr_phy_poc_pd0_n_0,
      tmp_lb_clk(0) => tmp_lb_clk(0)
    );
u_qdr_phy_poc_pd1: entity work.mig_7a_0_mig_7series_v4_0_poc_pd_11
     port map (
      mmcm_ps_clk => mmcm_ps_clk,
      rst_sync_r1 => rst_sync_r1
    );
u_qdr_phy_wr_control: entity work.mig_7a_0_mig_7series_v4_0_qdr_phy_wr_control_io
     port map (
      CLK => CLK,
      D(12 downto 0) => rd_addr0_r(12 downto 0),
      app_rd_addr0(5 downto 0) => app_rd_addr0(18 downto 13),
      app_wr_addr0(5 downto 0) => app_wr_addr0(18 downto 13),
      cq_stable_r_reg => \^sr\(0),
      d_in(14 downto 0) => d_in(14 downto 0),
      init_calib_complete_r_reg_rep => u_qdr_phy_wr_init_sm_n_217,
      init_calib_complete_r_reg_rep_0 => u_qdr_phy_wr_init_sm_n_214,
      int_rd_cmd_n(0) => int_rd_cmd_n(0),
      p_1_out => p_1_out,
      p_1_out_0(0) => p_1_out_0(0),
      \rd_ptr_reg[0]\(23 downto 0) => \rd_ptr_reg[0]\(23 downto 0),
      wr_addr1_r(12 downto 0) => wr_addr1_r(12 downto 0)
    );
u_qdr_phy_wr_data: entity work.mig_7a_0_mig_7series_v4_0_qdr_phy_wr_data_io
     port map (
      CLK => CLK,
      D(3 downto 0) => mux_bw_fall0(3 downto 0),
      cq_stable_r_reg => \^sr\(0),
      init_calib_complete_r_reg(35) => u_qdr_phy_wr_init_sm_n_118,
      init_calib_complete_r_reg(34) => u_qdr_phy_wr_init_sm_n_119,
      init_calib_complete_r_reg(33) => u_qdr_phy_wr_init_sm_n_120,
      init_calib_complete_r_reg(32) => u_qdr_phy_wr_init_sm_n_121,
      init_calib_complete_r_reg(31) => u_qdr_phy_wr_init_sm_n_122,
      init_calib_complete_r_reg(30) => u_qdr_phy_wr_init_sm_n_123,
      init_calib_complete_r_reg(29) => u_qdr_phy_wr_init_sm_n_124,
      init_calib_complete_r_reg(28) => u_qdr_phy_wr_init_sm_n_125,
      init_calib_complete_r_reg(27) => u_qdr_phy_wr_init_sm_n_126,
      init_calib_complete_r_reg(26) => u_qdr_phy_wr_init_sm_n_127,
      init_calib_complete_r_reg(25) => u_qdr_phy_wr_init_sm_n_128,
      init_calib_complete_r_reg(24) => u_qdr_phy_wr_init_sm_n_129,
      init_calib_complete_r_reg(23) => u_qdr_phy_wr_init_sm_n_130,
      init_calib_complete_r_reg(22) => u_qdr_phy_wr_init_sm_n_131,
      init_calib_complete_r_reg(21) => u_qdr_phy_wr_init_sm_n_132,
      init_calib_complete_r_reg(20) => u_qdr_phy_wr_init_sm_n_133,
      init_calib_complete_r_reg(19) => u_qdr_phy_wr_init_sm_n_134,
      init_calib_complete_r_reg(18) => u_qdr_phy_wr_init_sm_n_135,
      init_calib_complete_r_reg(17) => u_qdr_phy_wr_init_sm_n_136,
      init_calib_complete_r_reg(16) => u_qdr_phy_wr_init_sm_n_137,
      init_calib_complete_r_reg(15) => u_qdr_phy_wr_init_sm_n_138,
      init_calib_complete_r_reg(14) => u_qdr_phy_wr_init_sm_n_139,
      init_calib_complete_r_reg(13) => u_qdr_phy_wr_init_sm_n_140,
      init_calib_complete_r_reg(12) => u_qdr_phy_wr_init_sm_n_141,
      init_calib_complete_r_reg(11) => u_qdr_phy_wr_init_sm_n_142,
      init_calib_complete_r_reg(10) => u_qdr_phy_wr_init_sm_n_143,
      init_calib_complete_r_reg(9) => u_qdr_phy_wr_init_sm_n_144,
      init_calib_complete_r_reg(8) => u_qdr_phy_wr_init_sm_n_145,
      init_calib_complete_r_reg(7) => u_qdr_phy_wr_init_sm_n_146,
      init_calib_complete_r_reg(6) => u_qdr_phy_wr_init_sm_n_147,
      init_calib_complete_r_reg(5) => u_qdr_phy_wr_init_sm_n_148,
      init_calib_complete_r_reg(4) => u_qdr_phy_wr_init_sm_n_149,
      init_calib_complete_r_reg(3) => u_qdr_phy_wr_init_sm_n_150,
      init_calib_complete_r_reg(2) => u_qdr_phy_wr_init_sm_n_151,
      init_calib_complete_r_reg(1) => u_qdr_phy_wr_init_sm_n_152,
      init_calib_complete_r_reg(0) => u_qdr_phy_wr_init_sm_n_153,
      init_calib_complete_r_reg_0(35) => u_qdr_phy_wr_init_sm_n_46,
      init_calib_complete_r_reg_0(34) => u_qdr_phy_wr_init_sm_n_47,
      init_calib_complete_r_reg_0(33) => u_qdr_phy_wr_init_sm_n_48,
      init_calib_complete_r_reg_0(32) => u_qdr_phy_wr_init_sm_n_49,
      init_calib_complete_r_reg_0(31) => u_qdr_phy_wr_init_sm_n_50,
      init_calib_complete_r_reg_0(30) => u_qdr_phy_wr_init_sm_n_51,
      init_calib_complete_r_reg_0(29) => u_qdr_phy_wr_init_sm_n_52,
      init_calib_complete_r_reg_0(28) => u_qdr_phy_wr_init_sm_n_53,
      init_calib_complete_r_reg_0(27) => u_qdr_phy_wr_init_sm_n_54,
      init_calib_complete_r_reg_0(26) => u_qdr_phy_wr_init_sm_n_55,
      init_calib_complete_r_reg_0(25) => u_qdr_phy_wr_init_sm_n_56,
      init_calib_complete_r_reg_0(24) => u_qdr_phy_wr_init_sm_n_57,
      init_calib_complete_r_reg_0(23) => u_qdr_phy_wr_init_sm_n_58,
      init_calib_complete_r_reg_0(22) => u_qdr_phy_wr_init_sm_n_59,
      init_calib_complete_r_reg_0(21) => u_qdr_phy_wr_init_sm_n_60,
      init_calib_complete_r_reg_0(20) => u_qdr_phy_wr_init_sm_n_61,
      init_calib_complete_r_reg_0(19) => u_qdr_phy_wr_init_sm_n_62,
      init_calib_complete_r_reg_0(18) => u_qdr_phy_wr_init_sm_n_63,
      init_calib_complete_r_reg_0(17) => u_qdr_phy_wr_init_sm_n_64,
      init_calib_complete_r_reg_0(16) => u_qdr_phy_wr_init_sm_n_65,
      init_calib_complete_r_reg_0(15) => u_qdr_phy_wr_init_sm_n_66,
      init_calib_complete_r_reg_0(14) => u_qdr_phy_wr_init_sm_n_67,
      init_calib_complete_r_reg_0(13) => u_qdr_phy_wr_init_sm_n_68,
      init_calib_complete_r_reg_0(12) => u_qdr_phy_wr_init_sm_n_69,
      init_calib_complete_r_reg_0(11) => u_qdr_phy_wr_init_sm_n_70,
      init_calib_complete_r_reg_0(10) => u_qdr_phy_wr_init_sm_n_71,
      init_calib_complete_r_reg_0(9) => u_qdr_phy_wr_init_sm_n_72,
      init_calib_complete_r_reg_0(8) => u_qdr_phy_wr_init_sm_n_73,
      init_calib_complete_r_reg_0(7) => u_qdr_phy_wr_init_sm_n_74,
      init_calib_complete_r_reg_0(6) => u_qdr_phy_wr_init_sm_n_75,
      init_calib_complete_r_reg_0(5) => u_qdr_phy_wr_init_sm_n_76,
      init_calib_complete_r_reg_0(4) => u_qdr_phy_wr_init_sm_n_77,
      init_calib_complete_r_reg_0(3) => u_qdr_phy_wr_init_sm_n_78,
      init_calib_complete_r_reg_0(2) => u_qdr_phy_wr_init_sm_n_79,
      init_calib_complete_r_reg_0(1) => u_qdr_phy_wr_init_sm_n_80,
      init_calib_complete_r_reg_0(0) => u_qdr_phy_wr_init_sm_n_81,
      init_calib_complete_r_reg_1(35) => u_qdr_phy_wr_init_sm_n_154,
      init_calib_complete_r_reg_1(34) => u_qdr_phy_wr_init_sm_n_155,
      init_calib_complete_r_reg_1(33) => u_qdr_phy_wr_init_sm_n_156,
      init_calib_complete_r_reg_1(32) => u_qdr_phy_wr_init_sm_n_157,
      init_calib_complete_r_reg_1(31) => u_qdr_phy_wr_init_sm_n_158,
      init_calib_complete_r_reg_1(30) => u_qdr_phy_wr_init_sm_n_159,
      init_calib_complete_r_reg_1(29) => u_qdr_phy_wr_init_sm_n_160,
      init_calib_complete_r_reg_1(28) => u_qdr_phy_wr_init_sm_n_161,
      init_calib_complete_r_reg_1(27) => u_qdr_phy_wr_init_sm_n_162,
      init_calib_complete_r_reg_1(26) => u_qdr_phy_wr_init_sm_n_163,
      init_calib_complete_r_reg_1(25) => u_qdr_phy_wr_init_sm_n_164,
      init_calib_complete_r_reg_1(24) => u_qdr_phy_wr_init_sm_n_165,
      init_calib_complete_r_reg_1(23) => u_qdr_phy_wr_init_sm_n_166,
      init_calib_complete_r_reg_1(22) => u_qdr_phy_wr_init_sm_n_167,
      init_calib_complete_r_reg_1(21) => u_qdr_phy_wr_init_sm_n_168,
      init_calib_complete_r_reg_1(20) => u_qdr_phy_wr_init_sm_n_169,
      init_calib_complete_r_reg_1(19) => u_qdr_phy_wr_init_sm_n_170,
      init_calib_complete_r_reg_1(18) => u_qdr_phy_wr_init_sm_n_171,
      init_calib_complete_r_reg_1(17) => u_qdr_phy_wr_init_sm_n_172,
      init_calib_complete_r_reg_1(16) => u_qdr_phy_wr_init_sm_n_173,
      init_calib_complete_r_reg_1(15) => u_qdr_phy_wr_init_sm_n_174,
      init_calib_complete_r_reg_1(14) => u_qdr_phy_wr_init_sm_n_175,
      init_calib_complete_r_reg_1(13) => u_qdr_phy_wr_init_sm_n_176,
      init_calib_complete_r_reg_1(12) => u_qdr_phy_wr_init_sm_n_177,
      init_calib_complete_r_reg_1(11) => u_qdr_phy_wr_init_sm_n_178,
      init_calib_complete_r_reg_1(10) => u_qdr_phy_wr_init_sm_n_179,
      init_calib_complete_r_reg_1(9) => u_qdr_phy_wr_init_sm_n_180,
      init_calib_complete_r_reg_1(8) => u_qdr_phy_wr_init_sm_n_181,
      init_calib_complete_r_reg_1(7) => u_qdr_phy_wr_init_sm_n_182,
      init_calib_complete_r_reg_1(6) => u_qdr_phy_wr_init_sm_n_183,
      init_calib_complete_r_reg_1(5) => u_qdr_phy_wr_init_sm_n_184,
      init_calib_complete_r_reg_1(4) => u_qdr_phy_wr_init_sm_n_185,
      init_calib_complete_r_reg_1(3) => u_qdr_phy_wr_init_sm_n_186,
      init_calib_complete_r_reg_1(2) => u_qdr_phy_wr_init_sm_n_187,
      init_calib_complete_r_reg_1(1) => u_qdr_phy_wr_init_sm_n_188,
      init_calib_complete_r_reg_1(0) => u_qdr_phy_wr_init_sm_n_189,
      init_calib_complete_r_reg_2(35) => u_qdr_phy_wr_init_sm_n_82,
      init_calib_complete_r_reg_2(34) => u_qdr_phy_wr_init_sm_n_83,
      init_calib_complete_r_reg_2(33) => u_qdr_phy_wr_init_sm_n_84,
      init_calib_complete_r_reg_2(32) => u_qdr_phy_wr_init_sm_n_85,
      init_calib_complete_r_reg_2(31) => u_qdr_phy_wr_init_sm_n_86,
      init_calib_complete_r_reg_2(30) => u_qdr_phy_wr_init_sm_n_87,
      init_calib_complete_r_reg_2(29) => u_qdr_phy_wr_init_sm_n_88,
      init_calib_complete_r_reg_2(28) => u_qdr_phy_wr_init_sm_n_89,
      init_calib_complete_r_reg_2(27) => u_qdr_phy_wr_init_sm_n_90,
      init_calib_complete_r_reg_2(26) => u_qdr_phy_wr_init_sm_n_91,
      init_calib_complete_r_reg_2(25) => u_qdr_phy_wr_init_sm_n_92,
      init_calib_complete_r_reg_2(24) => u_qdr_phy_wr_init_sm_n_93,
      init_calib_complete_r_reg_2(23) => u_qdr_phy_wr_init_sm_n_94,
      init_calib_complete_r_reg_2(22) => u_qdr_phy_wr_init_sm_n_95,
      init_calib_complete_r_reg_2(21) => u_qdr_phy_wr_init_sm_n_96,
      init_calib_complete_r_reg_2(20) => u_qdr_phy_wr_init_sm_n_97,
      init_calib_complete_r_reg_2(19) => u_qdr_phy_wr_init_sm_n_98,
      init_calib_complete_r_reg_2(18) => u_qdr_phy_wr_init_sm_n_99,
      init_calib_complete_r_reg_2(17) => u_qdr_phy_wr_init_sm_n_100,
      init_calib_complete_r_reg_2(16) => u_qdr_phy_wr_init_sm_n_101,
      init_calib_complete_r_reg_2(15) => u_qdr_phy_wr_init_sm_n_102,
      init_calib_complete_r_reg_2(14) => u_qdr_phy_wr_init_sm_n_103,
      init_calib_complete_r_reg_2(13) => u_qdr_phy_wr_init_sm_n_104,
      init_calib_complete_r_reg_2(12) => u_qdr_phy_wr_init_sm_n_105,
      init_calib_complete_r_reg_2(11) => u_qdr_phy_wr_init_sm_n_106,
      init_calib_complete_r_reg_2(10) => u_qdr_phy_wr_init_sm_n_107,
      init_calib_complete_r_reg_2(9) => u_qdr_phy_wr_init_sm_n_108,
      init_calib_complete_r_reg_2(8) => u_qdr_phy_wr_init_sm_n_109,
      init_calib_complete_r_reg_2(7) => u_qdr_phy_wr_init_sm_n_110,
      init_calib_complete_r_reg_2(6) => u_qdr_phy_wr_init_sm_n_111,
      init_calib_complete_r_reg_2(5) => u_qdr_phy_wr_init_sm_n_112,
      init_calib_complete_r_reg_2(4) => u_qdr_phy_wr_init_sm_n_113,
      init_calib_complete_r_reg_2(3) => u_qdr_phy_wr_init_sm_n_114,
      init_calib_complete_r_reg_2(2) => u_qdr_phy_wr_init_sm_n_115,
      init_calib_complete_r_reg_2(1) => u_qdr_phy_wr_init_sm_n_116,
      init_calib_complete_r_reg_2(0) => u_qdr_phy_wr_init_sm_n_117,
      init_calib_complete_r_reg_3(3 downto 0) => mux_bw_fall1(3 downto 0),
      init_calib_complete_r_reg_4(3 downto 0) => mux_bw_rise0(3 downto 0),
      init_calib_complete_r_reg_5(3 downto 0) => mux_bw_rise1(3 downto 0),
      iob_bw(15 downto 0) => iob_bw(15 downto 0),
      iob_wdata(143 downto 0) => iob_wdata(143 downto 0)
    );
u_qdr_phy_wr_init_sm: entity work.mig_7a_0_mig_7series_v4_0_qdr_phy_wr_init_sm
     port map (
      CLK => CLK,
      D(3 downto 0) => cmplx_addr_r(12 downto 9),
      K_is_at_center => K_is_at_center,
      Q(0) => u_qdr_phy_wr_init_sm_n_25,
      SR(0) => \u_cmplx_rdcal_seq/seg_run_ns\,
      all_lanes_stg2_min_eyes_r => all_lanes_stg2_min_eyes_r,
      app_rd_addr0(12 downto 0) => app_rd_addr0(12 downto 0),
      app_rd_cmd0 => app_rd_cmd0,
      app_wr_addr0(12 downto 0) => app_wr_addr0(12 downto 0),
      app_wr_bw_n0(15 downto 0) => app_wr_bw_n0(15 downto 0),
      app_wr_cmd0 => app_wr_cmd0,
      app_wr_cmd1 => app_wr_cmd1,
      app_wr_data0(143 downto 0) => app_wr_data0(143 downto 0),
      \byte_sel_cnt_reg[0]\ => \byte_sel_cnt_reg[0]\,
      \byte_sel_cnt_reg[0]_0\ => \byte_sel_cnt_reg[0]_0\,
      \byte_sel_cnt_reg[1]\ => \byte_sel_cnt_reg[1]\,
      \byte_sel_cnt_reg[1]_0\ => \byte_sel_cnt_reg[1]_0\,
      \byte_sel_cnt_reg[2]\ => \byte_sel_cnt_reg[2]\,
      \byte_sel_r_reg[0]\ => \byte_sel_r_reg[0]\,
      \byte_sel_r_reg[0]_0\ => \^wrcal_byte_sel_r2_reg[0]\,
      \byte_sel_r_reg[0]_1\ => u_qdr_phy_po_adj_n_22,
      \byte_sel_r_reg[1]\ => u_qdr_phy_wr_init_sm_n_207,
      \byte_sel_r_reg[1]_0\ => u_qdr_phy_po_adj_n_2,
      cal_done_reg => cal_done_reg,
      cal_stage2_start_r_reg_0 => cal_stage2_start_r_reg,
      calib_in_common_reg => calib_in_common_reg,
      \calib_sel_reg[0]\ => \^calib_sel_reg[0]\,
      \calib_sel_reg[0]_0\ => \calib_sel_reg[0]_0\,
      \calib_sel_reg[4]\ => u_qdr_phy_wr_init_sm_n_22,
      \calib_sel_reg[4]_0\(1 downto 0) => \calib_sel_reg[4]\(1 downto 0),
      \calib_zero_inputs_reg[2]\(1 downto 0) => D(2 downto 1),
      clkdiv_phase_cal_done_5r_reg => clkdiv_phase_cal_done_5r_reg,
      \cmplx_burst_bytes_r_reg[10]\ => u_qdr_phy_cmplx_rdcal_n_54,
      \cmplx_burst_bytes_r_reg[12]\ => u_qdr_phy_cmplx_rdcal_n_55,
      \cmplx_burst_bytes_r_reg[14]\ => u_qdr_phy_cmplx_rdcal_n_56,
      \cmplx_burst_bytes_r_reg[16]\ => u_qdr_phy_cmplx_rdcal_n_57,
      \cmplx_burst_bytes_r_reg[1]\ => u_qdr_phy_cmplx_rdcal_n_14,
      \cmplx_burst_bytes_r_reg[35]\(27 downto 9) => \^init_wr_data1_r_reg[71]\(35 downto 17),
      \cmplx_burst_bytes_r_reg[35]\(8) => \^init_wr_data1_r_reg[71]\(15),
      \cmplx_burst_bytes_r_reg[35]\(7) => \^init_wr_data1_r_reg[71]\(13),
      \cmplx_burst_bytes_r_reg[35]\(6) => \^init_wr_data1_r_reg[71]\(11),
      \cmplx_burst_bytes_r_reg[35]\(5 downto 4) => \^init_wr_data1_r_reg[71]\(9 downto 8),
      \cmplx_burst_bytes_r_reg[35]\(3) => \^init_wr_data1_r_reg[71]\(6),
      \cmplx_burst_bytes_r_reg[35]\(2) => \^init_wr_data1_r_reg[71]\(4),
      \cmplx_burst_bytes_r_reg[35]\(1) => \^init_wr_data1_r_reg[71]\(2),
      \cmplx_burst_bytes_r_reg[35]\(0) => \^init_wr_data1_r_reg[71]\(0),
      \cmplx_burst_bytes_r_reg[3]\ => u_qdr_phy_cmplx_rdcal_n_51,
      \cmplx_burst_bytes_r_reg[5]\ => u_qdr_phy_cmplx_rdcal_n_52,
      \cmplx_burst_bytes_r_reg[7]\ => u_qdr_phy_cmplx_rdcal_n_53,
      cmplx_pause => cmplx_pause,
      cmplx_rdcal_start => cmplx_rdcal_start,
      cmplx_seq_rst => cmplx_seq_rst,
      cmplx_wr_done => cmplx_wr_done,
      \data_valid_shftr_r_reg[2]\ => u_qdr_phy_wr_init_sm_n_19,
      done_r_reg => u_qdr_phy_poc_n_0,
      edge_adv_cal_done_reg => edge_adv_cal_done_reg,
      edge_adv_cal_start_r_reg_0 => edge_adv_cal_start_r_reg,
      \eye_sz_cnt_r_reg[12]\ => u_qdr_phy_wr_init_sm_n_24,
      \eye_sz_cnt_r_reg[3]\ => u_qdr_phy_wr_init_sm_n_204,
      \eye_sz_cnt_r_reg[3]_0\ => u_qdr_phy_wr_init_sm_n_205,
      first_lane_r => first_lane_r,
      init_calib_complete => init_calib_complete,
      \init_wr_data0_r_reg[71]_0\ => u_qdr_phy_wr_init_sm_n_215,
      \int_wr_cmd_n_reg[1]\ => u_qdr_phy_wr_init_sm_n_217,
      \iob_addr_rise0_reg[12]\(12 downto 0) => rd_addr0_r(12 downto 0),
      \iob_addr_rise0_reg[9]\ => \^iob_addr_rise0_reg[9]\,
      \iob_addr_rise1_reg[18]\ => u_qdr_phy_wr_init_sm_n_214,
      iob_dll_off_n => iob_dll_off_n,
      kill_rd_valid => kill_rd_valid,
      \lanes_solid_prev_r_reg[0]_0\ => \lanes_solid_prev_r_reg[0]\,
      \left_r_reg[0]\ => \left_r_reg[0]\,
      mmcm_edge_detect_rdy_r_reg => u_qdr_phy_po_adj_n_6,
      \mux_bw_fall0_r_reg[3]\(3 downto 0) => mux_bw_fall0(3 downto 0),
      \mux_bw_fall1_r_reg[3]\(3 downto 0) => mux_bw_fall1(3 downto 0),
      \mux_bw_rise0_r_reg[3]\(3 downto 0) => mux_bw_rise0(3 downto 0),
      \mux_bw_rise1_r_reg[3]\(3 downto 0) => mux_bw_rise1(3 downto 0),
      \mux_data_fall0_r_reg[35]\(35) => u_qdr_phy_wr_init_sm_n_82,
      \mux_data_fall0_r_reg[35]\(34) => u_qdr_phy_wr_init_sm_n_83,
      \mux_data_fall0_r_reg[35]\(33) => u_qdr_phy_wr_init_sm_n_84,
      \mux_data_fall0_r_reg[35]\(32) => u_qdr_phy_wr_init_sm_n_85,
      \mux_data_fall0_r_reg[35]\(31) => u_qdr_phy_wr_init_sm_n_86,
      \mux_data_fall0_r_reg[35]\(30) => u_qdr_phy_wr_init_sm_n_87,
      \mux_data_fall0_r_reg[35]\(29) => u_qdr_phy_wr_init_sm_n_88,
      \mux_data_fall0_r_reg[35]\(28) => u_qdr_phy_wr_init_sm_n_89,
      \mux_data_fall0_r_reg[35]\(27) => u_qdr_phy_wr_init_sm_n_90,
      \mux_data_fall0_r_reg[35]\(26) => u_qdr_phy_wr_init_sm_n_91,
      \mux_data_fall0_r_reg[35]\(25) => u_qdr_phy_wr_init_sm_n_92,
      \mux_data_fall0_r_reg[35]\(24) => u_qdr_phy_wr_init_sm_n_93,
      \mux_data_fall0_r_reg[35]\(23) => u_qdr_phy_wr_init_sm_n_94,
      \mux_data_fall0_r_reg[35]\(22) => u_qdr_phy_wr_init_sm_n_95,
      \mux_data_fall0_r_reg[35]\(21) => u_qdr_phy_wr_init_sm_n_96,
      \mux_data_fall0_r_reg[35]\(20) => u_qdr_phy_wr_init_sm_n_97,
      \mux_data_fall0_r_reg[35]\(19) => u_qdr_phy_wr_init_sm_n_98,
      \mux_data_fall0_r_reg[35]\(18) => u_qdr_phy_wr_init_sm_n_99,
      \mux_data_fall0_r_reg[35]\(17) => u_qdr_phy_wr_init_sm_n_100,
      \mux_data_fall0_r_reg[35]\(16) => u_qdr_phy_wr_init_sm_n_101,
      \mux_data_fall0_r_reg[35]\(15) => u_qdr_phy_wr_init_sm_n_102,
      \mux_data_fall0_r_reg[35]\(14) => u_qdr_phy_wr_init_sm_n_103,
      \mux_data_fall0_r_reg[35]\(13) => u_qdr_phy_wr_init_sm_n_104,
      \mux_data_fall0_r_reg[35]\(12) => u_qdr_phy_wr_init_sm_n_105,
      \mux_data_fall0_r_reg[35]\(11) => u_qdr_phy_wr_init_sm_n_106,
      \mux_data_fall0_r_reg[35]\(10) => u_qdr_phy_wr_init_sm_n_107,
      \mux_data_fall0_r_reg[35]\(9) => u_qdr_phy_wr_init_sm_n_108,
      \mux_data_fall0_r_reg[35]\(8) => u_qdr_phy_wr_init_sm_n_109,
      \mux_data_fall0_r_reg[35]\(7) => u_qdr_phy_wr_init_sm_n_110,
      \mux_data_fall0_r_reg[35]\(6) => u_qdr_phy_wr_init_sm_n_111,
      \mux_data_fall0_r_reg[35]\(5) => u_qdr_phy_wr_init_sm_n_112,
      \mux_data_fall0_r_reg[35]\(4) => u_qdr_phy_wr_init_sm_n_113,
      \mux_data_fall0_r_reg[35]\(3) => u_qdr_phy_wr_init_sm_n_114,
      \mux_data_fall0_r_reg[35]\(2) => u_qdr_phy_wr_init_sm_n_115,
      \mux_data_fall0_r_reg[35]\(1) => u_qdr_phy_wr_init_sm_n_116,
      \mux_data_fall0_r_reg[35]\(0) => u_qdr_phy_wr_init_sm_n_117,
      \mux_data_fall1_r_reg[35]\(35) => u_qdr_phy_wr_init_sm_n_154,
      \mux_data_fall1_r_reg[35]\(34) => u_qdr_phy_wr_init_sm_n_155,
      \mux_data_fall1_r_reg[35]\(33) => u_qdr_phy_wr_init_sm_n_156,
      \mux_data_fall1_r_reg[35]\(32) => u_qdr_phy_wr_init_sm_n_157,
      \mux_data_fall1_r_reg[35]\(31) => u_qdr_phy_wr_init_sm_n_158,
      \mux_data_fall1_r_reg[35]\(30) => u_qdr_phy_wr_init_sm_n_159,
      \mux_data_fall1_r_reg[35]\(29) => u_qdr_phy_wr_init_sm_n_160,
      \mux_data_fall1_r_reg[35]\(28) => u_qdr_phy_wr_init_sm_n_161,
      \mux_data_fall1_r_reg[35]\(27) => u_qdr_phy_wr_init_sm_n_162,
      \mux_data_fall1_r_reg[35]\(26) => u_qdr_phy_wr_init_sm_n_163,
      \mux_data_fall1_r_reg[35]\(25) => u_qdr_phy_wr_init_sm_n_164,
      \mux_data_fall1_r_reg[35]\(24) => u_qdr_phy_wr_init_sm_n_165,
      \mux_data_fall1_r_reg[35]\(23) => u_qdr_phy_wr_init_sm_n_166,
      \mux_data_fall1_r_reg[35]\(22) => u_qdr_phy_wr_init_sm_n_167,
      \mux_data_fall1_r_reg[35]\(21) => u_qdr_phy_wr_init_sm_n_168,
      \mux_data_fall1_r_reg[35]\(20) => u_qdr_phy_wr_init_sm_n_169,
      \mux_data_fall1_r_reg[35]\(19) => u_qdr_phy_wr_init_sm_n_170,
      \mux_data_fall1_r_reg[35]\(18) => u_qdr_phy_wr_init_sm_n_171,
      \mux_data_fall1_r_reg[35]\(17) => u_qdr_phy_wr_init_sm_n_172,
      \mux_data_fall1_r_reg[35]\(16) => u_qdr_phy_wr_init_sm_n_173,
      \mux_data_fall1_r_reg[35]\(15) => u_qdr_phy_wr_init_sm_n_174,
      \mux_data_fall1_r_reg[35]\(14) => u_qdr_phy_wr_init_sm_n_175,
      \mux_data_fall1_r_reg[35]\(13) => u_qdr_phy_wr_init_sm_n_176,
      \mux_data_fall1_r_reg[35]\(12) => u_qdr_phy_wr_init_sm_n_177,
      \mux_data_fall1_r_reg[35]\(11) => u_qdr_phy_wr_init_sm_n_178,
      \mux_data_fall1_r_reg[35]\(10) => u_qdr_phy_wr_init_sm_n_179,
      \mux_data_fall1_r_reg[35]\(9) => u_qdr_phy_wr_init_sm_n_180,
      \mux_data_fall1_r_reg[35]\(8) => u_qdr_phy_wr_init_sm_n_181,
      \mux_data_fall1_r_reg[35]\(7) => u_qdr_phy_wr_init_sm_n_182,
      \mux_data_fall1_r_reg[35]\(6) => u_qdr_phy_wr_init_sm_n_183,
      \mux_data_fall1_r_reg[35]\(5) => u_qdr_phy_wr_init_sm_n_184,
      \mux_data_fall1_r_reg[35]\(4) => u_qdr_phy_wr_init_sm_n_185,
      \mux_data_fall1_r_reg[35]\(3) => u_qdr_phy_wr_init_sm_n_186,
      \mux_data_fall1_r_reg[35]\(2) => u_qdr_phy_wr_init_sm_n_187,
      \mux_data_fall1_r_reg[35]\(1) => u_qdr_phy_wr_init_sm_n_188,
      \mux_data_fall1_r_reg[35]\(0) => u_qdr_phy_wr_init_sm_n_189,
      \mux_data_rise0_r_reg[35]\(35) => u_qdr_phy_wr_init_sm_n_46,
      \mux_data_rise0_r_reg[35]\(34) => u_qdr_phy_wr_init_sm_n_47,
      \mux_data_rise0_r_reg[35]\(33) => u_qdr_phy_wr_init_sm_n_48,
      \mux_data_rise0_r_reg[35]\(32) => u_qdr_phy_wr_init_sm_n_49,
      \mux_data_rise0_r_reg[35]\(31) => u_qdr_phy_wr_init_sm_n_50,
      \mux_data_rise0_r_reg[35]\(30) => u_qdr_phy_wr_init_sm_n_51,
      \mux_data_rise0_r_reg[35]\(29) => u_qdr_phy_wr_init_sm_n_52,
      \mux_data_rise0_r_reg[35]\(28) => u_qdr_phy_wr_init_sm_n_53,
      \mux_data_rise0_r_reg[35]\(27) => u_qdr_phy_wr_init_sm_n_54,
      \mux_data_rise0_r_reg[35]\(26) => u_qdr_phy_wr_init_sm_n_55,
      \mux_data_rise0_r_reg[35]\(25) => u_qdr_phy_wr_init_sm_n_56,
      \mux_data_rise0_r_reg[35]\(24) => u_qdr_phy_wr_init_sm_n_57,
      \mux_data_rise0_r_reg[35]\(23) => u_qdr_phy_wr_init_sm_n_58,
      \mux_data_rise0_r_reg[35]\(22) => u_qdr_phy_wr_init_sm_n_59,
      \mux_data_rise0_r_reg[35]\(21) => u_qdr_phy_wr_init_sm_n_60,
      \mux_data_rise0_r_reg[35]\(20) => u_qdr_phy_wr_init_sm_n_61,
      \mux_data_rise0_r_reg[35]\(19) => u_qdr_phy_wr_init_sm_n_62,
      \mux_data_rise0_r_reg[35]\(18) => u_qdr_phy_wr_init_sm_n_63,
      \mux_data_rise0_r_reg[35]\(17) => u_qdr_phy_wr_init_sm_n_64,
      \mux_data_rise0_r_reg[35]\(16) => u_qdr_phy_wr_init_sm_n_65,
      \mux_data_rise0_r_reg[35]\(15) => u_qdr_phy_wr_init_sm_n_66,
      \mux_data_rise0_r_reg[35]\(14) => u_qdr_phy_wr_init_sm_n_67,
      \mux_data_rise0_r_reg[35]\(13) => u_qdr_phy_wr_init_sm_n_68,
      \mux_data_rise0_r_reg[35]\(12) => u_qdr_phy_wr_init_sm_n_69,
      \mux_data_rise0_r_reg[35]\(11) => u_qdr_phy_wr_init_sm_n_70,
      \mux_data_rise0_r_reg[35]\(10) => u_qdr_phy_wr_init_sm_n_71,
      \mux_data_rise0_r_reg[35]\(9) => u_qdr_phy_wr_init_sm_n_72,
      \mux_data_rise0_r_reg[35]\(8) => u_qdr_phy_wr_init_sm_n_73,
      \mux_data_rise0_r_reg[35]\(7) => u_qdr_phy_wr_init_sm_n_74,
      \mux_data_rise0_r_reg[35]\(6) => u_qdr_phy_wr_init_sm_n_75,
      \mux_data_rise0_r_reg[35]\(5) => u_qdr_phy_wr_init_sm_n_76,
      \mux_data_rise0_r_reg[35]\(4) => u_qdr_phy_wr_init_sm_n_77,
      \mux_data_rise0_r_reg[35]\(3) => u_qdr_phy_wr_init_sm_n_78,
      \mux_data_rise0_r_reg[35]\(2) => u_qdr_phy_wr_init_sm_n_79,
      \mux_data_rise0_r_reg[35]\(1) => u_qdr_phy_wr_init_sm_n_80,
      \mux_data_rise0_r_reg[35]\(0) => u_qdr_phy_wr_init_sm_n_81,
      \mux_data_rise1_r_reg[35]\(35) => u_qdr_phy_wr_init_sm_n_118,
      \mux_data_rise1_r_reg[35]\(34) => u_qdr_phy_wr_init_sm_n_119,
      \mux_data_rise1_r_reg[35]\(33) => u_qdr_phy_wr_init_sm_n_120,
      \mux_data_rise1_r_reg[35]\(32) => u_qdr_phy_wr_init_sm_n_121,
      \mux_data_rise1_r_reg[35]\(31) => u_qdr_phy_wr_init_sm_n_122,
      \mux_data_rise1_r_reg[35]\(30) => u_qdr_phy_wr_init_sm_n_123,
      \mux_data_rise1_r_reg[35]\(29) => u_qdr_phy_wr_init_sm_n_124,
      \mux_data_rise1_r_reg[35]\(28) => u_qdr_phy_wr_init_sm_n_125,
      \mux_data_rise1_r_reg[35]\(27) => u_qdr_phy_wr_init_sm_n_126,
      \mux_data_rise1_r_reg[35]\(26) => u_qdr_phy_wr_init_sm_n_127,
      \mux_data_rise1_r_reg[35]\(25) => u_qdr_phy_wr_init_sm_n_128,
      \mux_data_rise1_r_reg[35]\(24) => u_qdr_phy_wr_init_sm_n_129,
      \mux_data_rise1_r_reg[35]\(23) => u_qdr_phy_wr_init_sm_n_130,
      \mux_data_rise1_r_reg[35]\(22) => u_qdr_phy_wr_init_sm_n_131,
      \mux_data_rise1_r_reg[35]\(21) => u_qdr_phy_wr_init_sm_n_132,
      \mux_data_rise1_r_reg[35]\(20) => u_qdr_phy_wr_init_sm_n_133,
      \mux_data_rise1_r_reg[35]\(19) => u_qdr_phy_wr_init_sm_n_134,
      \mux_data_rise1_r_reg[35]\(18) => u_qdr_phy_wr_init_sm_n_135,
      \mux_data_rise1_r_reg[35]\(17) => u_qdr_phy_wr_init_sm_n_136,
      \mux_data_rise1_r_reg[35]\(16) => u_qdr_phy_wr_init_sm_n_137,
      \mux_data_rise1_r_reg[35]\(15) => u_qdr_phy_wr_init_sm_n_138,
      \mux_data_rise1_r_reg[35]\(14) => u_qdr_phy_wr_init_sm_n_139,
      \mux_data_rise1_r_reg[35]\(13) => u_qdr_phy_wr_init_sm_n_140,
      \mux_data_rise1_r_reg[35]\(12) => u_qdr_phy_wr_init_sm_n_141,
      \mux_data_rise1_r_reg[35]\(11) => u_qdr_phy_wr_init_sm_n_142,
      \mux_data_rise1_r_reg[35]\(10) => u_qdr_phy_wr_init_sm_n_143,
      \mux_data_rise1_r_reg[35]\(9) => u_qdr_phy_wr_init_sm_n_144,
      \mux_data_rise1_r_reg[35]\(8) => u_qdr_phy_wr_init_sm_n_145,
      \mux_data_rise1_r_reg[35]\(7) => u_qdr_phy_wr_init_sm_n_146,
      \mux_data_rise1_r_reg[35]\(6) => u_qdr_phy_wr_init_sm_n_147,
      \mux_data_rise1_r_reg[35]\(5) => u_qdr_phy_wr_init_sm_n_148,
      \mux_data_rise1_r_reg[35]\(4) => u_qdr_phy_wr_init_sm_n_149,
      \mux_data_rise1_r_reg[35]\(3) => u_qdr_phy_wr_init_sm_n_150,
      \mux_data_rise1_r_reg[35]\(2) => u_qdr_phy_wr_init_sm_n_151,
      \mux_data_rise1_r_reg[35]\(1) => u_qdr_phy_wr_init_sm_n_152,
      \mux_data_rise1_r_reg[35]\(0) => u_qdr_phy_wr_init_sm_n_153,
      new_command => new_command,
      \next_lane_r_reg[2]\ => \next_lane_r_reg[2]\,
      \next_lane_r_reg[2]_0\(0) => \next_lane_r_reg[2]_0\(0),
      p_1_out(0) => p_1_out_0(0),
      pause_r_reg => u_qdr_phy_cmplx_rdcal_n_1,
      \phase_valid_reg[3]\(3 downto 0) => \phase_valid_reg[3]\(3 downto 0),
      po_adj_done_r2_reg => u_qdr_phy_po_adj_n_14,
      po_dec_done_reg => \^po_fine_enable_reg\,
      po_delay_done_reg => po_delay_done_reg,
      po_delay_done_reg_0 => po_delay_done_reg_0,
      po_en_r_reg => u_qdr_phy_wr_init_sm_n_23,
      po_en_r_reg_0 => u_qdr_phy_po_adj_n_5,
      po_fine_enable_reg => u_qdr_phy_wr_init_sm_n_203,
      po_fine_inc_reg => po_fine_inc_reg,
      po_sel_fine_oclk_delay_reg => po_sel_fine_oclk_delay_reg,
      po_sel_fine_oclk_delay_reg_0 => po_sel_fine_oclk_delay_reg_0,
      po_su_rdy_r_reg => u_qdr_phy_po_cntlr_n_4,
      \po_wait_r_reg[3]\ => u_qdr_phy_wr_init_sm_n_26,
      \po_wait_r_reg[3]_0\ => u_qdr_phy_wr_init_sm_n_27,
      rdlvl_stg1_done_r_reg => rdlvl_stg1_done_r_reg,
      rdlvl_stg1_done_r_reg_0 => rdlvl_stg1_done_r_reg_0,
      rdlvl_stg1_start_r => rdlvl_stg1_start_r,
      rdlvl_stg1_start_r_reg_0 => rdlvl_stg1_start_r_reg,
      \rdlvl_work_lane_r_reg[1]\(1 downto 0) => \rdlvl_work_lane_r_reg[1]\(1 downto 0),
      rst_clk => \^sr\(0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      \seen_valid_r_reg[3]_0\(2 downto 0) => \seen_valid_r_reg[3]\(2 downto 0),
      \seq_addr_ns0__4\ => \u_cmplx_rdcal_seq/seq_addr_ns0__4\,
      \seq_addr_r_reg[8]\(8 downto 0) => cmplx_seq_addr(8 downto 0),
      \simp_min_eye_r_reg[0]\ => \simp_min_eye_r_reg[0]\,
      \simp_min_eye_r_reg[1]\ => \simp_min_eye_r_reg[1]\,
      \sm_r_reg[0]\ => \^cq_stable_r\,
      \sm_r_reg[0]_0\(0) => u_qdr_phy_wr_init_sm_n_29,
      \sm_r_reg[2]\(2) => u_qdr_phy_po_adj_n_11,
      \sm_r_reg[2]\(1) => u_qdr_phy_po_adj_n_12,
      \sm_r_reg[2]\(0) => u_qdr_phy_po_adj_n_13,
      solid_valid_r => solid_valid_r,
      \victim_bit_r_reg[0]_0\ => u_qdr_phy_wr_init_sm_n_21,
      wr_addr1_r(12 downto 0) => wr_addr1_r(12 downto 0),
      wrcal_adj_done_r_reg => u_qdr_phy_wr_init_sm_n_206,
      wrcal_adj_done_r_reg_0 => u_qdr_phy_wr_init_sm_n_208,
      wrcal_adj_done_r_reg_1 => u_qdr_phy_wr_init_sm_n_209,
      wrcal_adj_done_r_reg_2 => u_qdr_phy_po_cntlr_n_0,
      wrcal_adj_rdy_r_reg_0 => \^wrcal_en\,
      wrcal_adj_rdy_r_reg_1 => wrcal_adj_rdy_r_reg,
      wrcal_adj_rdy_r_reg_2 => u_qdr_phy_po_adj_n_23,
      wrcal_inc => wrcal_inc,
      wrcal_stg3 => wrcal_stg3
    );
u_qdr_phy_wr_po_init: entity work.mig_7a_0_mig_7series_v4_0_qdr_phy_wr_po_init
     port map (
      A_po_delay_done => A_po_delay_done,
      A_po_delay_done_1 => A_po_delay_done_1,
      A_po_delay_done_4 => A_po_delay_done_4,
      B_po_delay_done => B_po_delay_done,
      B_po_delay_done_2 => B_po_delay_done_2,
      B_po_delay_done_5 => B_po_delay_done_5,
      CLK => CLK,
      C_po_delay_done => C_po_delay_done,
      C_po_delay_done_3 => C_po_delay_done_3,
      D_po_delay_done => D_po_delay_done,
      D_po_delay_done_0 => D_po_delay_done_0,
      Q(1 downto 0) => Q(1 downto 0),
      \calib_sel_reg[4]\(1 downto 0) => \calib_sel_reg[4]_0\(1 downto 0),
      cq_stable_r_reg => \^sr\(0),
      cq_stable_r_reg_0 => u_qdr_phy_wr_init_sm_n_203,
      cq_stable_r_reg_1 => \^cq_stable_r\,
      init_calib_complete_r_reg_rep => \^iob_addr_rise0_reg[9]\,
      io_fifo_rden_cal_done_r_reg => u_qdr_rld_phy_cntrl_init_n_11,
      \po_counter_read_val_reg[5]\(5) => \po_counter_read_val_reg[5]\,
      \po_counter_read_val_reg[5]\(4) => \po_counter_read_val_reg[4]\,
      \po_counter_read_val_reg[5]\(3) => \po_counter_read_val_reg[3]\,
      \po_counter_read_val_reg[5]\(2) => \po_counter_read_val_reg[2]\,
      \po_counter_read_val_reg[5]\(1) => \po_counter_read_val_reg[1]\,
      \po_counter_read_val_reg[5]\(0) => \po_counter_read_val_reg[0]\,
      \po_counter_read_val_reg[6]\(0) => \po_counter_read_val_reg[6]\(0),
      \po_counter_read_val_reg[7]\ => \po_counter_read_val_reg[7]\,
      \po_counter_read_val_reg[8]\(0) => \po_counter_read_val_reg[8]\(0),
      \po_counter_read_val_reg[8]_0\(0) => \po_counter_read_val_reg[8]_0\(0),
      po_delay_done_reg => po_delay_done_reg_0,
      po_fine_enable_reg => \^po_fine_enable_reg\,
      po_fine_enable_reg_0 => po_fine_enable_reg_0,
      \po_rdval_cnt_reg[3]_0\ => \po_rdval_cnt_reg[3]\,
      \po_rdval_cnt_reg[6]_0\ => \po_rdval_cnt_reg[6]\,
      \wait_cnt_reg[0]\(0) => \wait_cnt_reg[0]\(0),
      \wait_cnt_reg[0]_0\(0) => \wait_cnt_reg[0]_0\(0),
      \wait_cnt_reg[0]_1\(0) => \wait_cnt_reg[0]_1\(0),
      \wait_cnt_reg[0]_2\(0) => \wait_cnt_reg[0]_2\(0),
      \wait_cnt_reg[0]_3\(0) => \wait_cnt_reg[0]_3\(0),
      \wait_cnt_reg[0]_4\(0) => \wait_cnt_reg[0]_4\(0),
      \wait_cnt_reg[0]_5\(0) => \wait_cnt_reg[0]_5\(0),
      \wait_cnt_reg[3]\(0) => \wait_cnt_reg[3]\(0),
      \wait_cnt_reg[3]_0\(0) => \wait_cnt_reg[3]_0\(0),
      \wait_cnt_reg[3]_1\(0) => \wait_cnt_reg[3]_1\(0),
      wrcal_po_en => wrcal_po_en
    );
u_qdr_rld_phy_cntrl_init: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_cntrl_init
     port map (
      CLK => CLK,
      \FSM_sequential_pc_ctl_ns_reg[0]_0\ => \FSM_sequential_pc_ctl_ns_reg[0]\,
      \FSM_sequential_pc_ctl_ns_reg[0]_1\ => \FSM_sequential_pc_ctl_ns_reg[0]_0\,
      \FSM_sequential_pc_ctl_ns_reg[0]_2\ => \FSM_sequential_pc_ctl_ns_reg[0]_1\,
      PHYCTLWD(7 downto 0) => PHYCTLWD(7 downto 0),
      \_phy_ctl_a_full_p\(0) => \_phy_ctl_a_full_p\(0),
      \_phy_ctl_a_full_p__0\(0) => \_phy_ctl_a_full_p__0\(0),
      cq_stable_r_reg => \^sr\(0),
      cq_stable_r_reg_0 => \^cq_stable_r\,
      in0(0) => in0(0),
      \io_fifo_rden_cal_done_r_reg[0]\ => u_qdr_rld_phy_cntrl_init_n_11,
      of_cmd_wr_en_reg_0 => of_cmd_wr_en_reg,
      \out\ => \out\,
      \pc_cmd_reg[0]_0\(1 downto 0) => \pc_cmd_reg[0]\(1 downto 0),
      pc_cntr_cmd(0) => pc_cntr_cmd(0),
      \pc_seq_reg[0]_0\ => \pc_seq_reg[0]\,
      phy_ctl_ready => phy_ctl_ready,
      po_coarse_enable_w_reg => po_coarse_enable_w_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes is
  port (
    iserdes_clk : out STD_LOGIC;
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    my_full_reg : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    ref_dll_lock_w_0 : out STD_LOGIC;
    A_po_delay_done : out STD_LOGIC;
    B_po_delay_done : out STD_LOGIC;
    C_po_delay_done : out STD_LOGIC;
    D_po_delay_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    if_empty_r_reg : out STD_LOGIC;
    phy_din : out STD_LOGIC_VECTOR ( 143 downto 0 );
    po_delay_done_w : out STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_cq_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_cq_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \calib_zero_inputs_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdlvl_pi_stg2_f_incdec_r_reg : in STD_LOGIC;
    rdlvl_pi_en_stg2_f_r_reg : in STD_LOGIC;
    rdlvl_pi_stg2_f_incdec_r_reg_0 : in STD_LOGIC;
    rdlvl_pi_en_stg2_f_r_reg_0 : in STD_LOGIC;
    rdlvl_pi_stg2_f_incdec_r_reg_1 : in STD_LOGIC;
    rdlvl_pi_en_stg2_f_r_reg_1 : in STD_LOGIC;
    rdlvl_pi_stg2_f_incdec_r_reg_2 : in STD_LOGIC;
    rdlvl_pi_en_stg2_f_r_reg_2 : in STD_LOGIC;
    if_empty_2r : in STD_LOGIC;
    A_calib_in_common_reg : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    \calib_sel_reg[0]\ : in STD_LOGIC;
    drive_on_calib_in_common_0 : in STD_LOGIC;
    \calib_sel_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_edge_adv_2r : in STD_LOGIC;
    skewd_iserdes_clkb : in STD_LOGIC;
    I : in STD_LOGIC_VECTOR ( 35 downto 0 );
    idelay_ld : in STD_LOGIC;
    \dlyval_dq_r_reg[179]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    skewd_iserdes_clkb_3 : in STD_LOGIC;
    skewd_iserdes_clkb_4 : in STD_LOGIC;
    skewd_iserdes_clkb_5 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes : entity is "mig_7series_v4_0_qdr_rld_phy_4lanes";
end mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes is
  signal A_pi_counter_read_en_i_1_n_0 : STD_LOGIC;
  signal A_pi_counter_read_en_reg_n_0 : STD_LOGIC;
  signal A_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal A_pi_edge_adv : STD_LOGIC;
  signal A_pi_edge_adv_i_1_n_0 : STD_LOGIC;
  signal A_pi_edge_adv_i_2_n_0 : STD_LOGIC;
  signal A_pi_fine_enable_reg_n_0 : STD_LOGIC;
  signal A_pi_fine_inc_reg_n_0 : STD_LOGIC;
  signal \^a_po_delay_done\ : STD_LOGIC;
  signal B_pi_counter_read_en_i_1_n_0 : STD_LOGIC;
  signal B_pi_counter_read_en_reg_n_0 : STD_LOGIC;
  signal B_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_pi_edge_adv : STD_LOGIC;
  signal B_pi_edge_adv_i_1_n_0 : STD_LOGIC;
  signal B_pi_fine_enable_reg_n_0 : STD_LOGIC;
  signal B_pi_fine_inc_reg_n_0 : STD_LOGIC;
  signal \^b_po_delay_done\ : STD_LOGIC;
  signal C_pi_counter_read_en_i_1_n_0 : STD_LOGIC;
  signal C_pi_counter_read_en_reg_n_0 : STD_LOGIC;
  signal C_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal C_pi_edge_adv : STD_LOGIC;
  signal C_pi_edge_adv_i_1_n_0 : STD_LOGIC;
  signal C_pi_fine_enable_reg_n_0 : STD_LOGIC;
  signal C_pi_fine_inc_reg_n_0 : STD_LOGIC;
  signal D_pi_counter_read_en_i_1_n_0 : STD_LOGIC;
  signal D_pi_counter_read_en_reg_n_0 : STD_LOGIC;
  signal D_pi_edge_adv : STD_LOGIC;
  signal D_pi_edge_adv_i_1_n_0 : STD_LOGIC;
  signal D_pi_fine_enable_reg_n_0 : STD_LOGIC;
  signal D_pi_fine_inc_reg_n_0 : STD_LOGIC;
  signal \^d_po_delay_done\ : STD_LOGIC;
  signal cq_buf_clk : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cqn_buf_clk : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_ibuf_cq.bufmr_cq_n_0\ : STD_LOGIC;
  signal \gen_ibuf_cq.bufmr_cqn_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val_w[0]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \qdr_rld_byte_lane_A.qdr_rld_byte_lane_A_n_7\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_A.qdr_rld_byte_lane_A_n_9\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C_n_7\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C_n_9\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_2\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_39\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_40\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_41\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_42\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_43\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_44\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of A_pi_counter_read_en_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of A_pi_edge_adv_i_2 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of B_pi_counter_read_en_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of B_pi_edge_adv_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of C_pi_counter_read_en_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of C_pi_edge_adv_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of D_pi_counter_read_en_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of D_pi_edge_adv_i_1 : label is "soft_lutpair167";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_ibuf_cq.buf_cq\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \gen_ibuf_cq.buf_cq\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \gen_ibuf_cq.buf_cq\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \gen_ibuf_cq.buf_cq\ : label is "AUTO";
  attribute BOX_TYPE of \gen_ibuf_cq.buf_cqn\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_ibuf_cq.buf_cqn\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \gen_ibuf_cq.buf_cqn\ : label is "0";
  attribute IFD_DELAY_VALUE of \gen_ibuf_cq.buf_cqn\ : label is "AUTO";
  attribute BOX_TYPE of \gen_ibuf_cq.bufmr_cq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_ibuf_cq.bufmr_cqn\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_ref_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \pi_counter_read_val_r[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \pi_counter_read_val_r[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \pi_counter_read_val_r[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \pi_counter_read_val_r[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \pi_counter_read_val_r[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \pi_counter_read_val_r[5]_i_1\ : label is "soft_lutpair169";
begin
  A_po_delay_done <= \^a_po_delay_done\;
  B_po_delay_done <= \^b_po_delay_done\;
  D_po_delay_done <= \^d_po_delay_done\;
A_pi_counter_read_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => A_calib_in_common_reg,
      I1 => \calib_sel_reg[1]\,
      I2 => \calib_sel_reg[0]\,
      O => A_pi_counter_read_en_i_1_n_0
    );
A_pi_counter_read_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => A_pi_counter_read_en_i_1_n_0,
      Q => A_pi_counter_read_en_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
A_pi_edge_adv_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => drive_on_calib_in_common_0,
      I1 => A_calib_in_common_reg,
      O => A_pi_edge_adv_i_1_n_0
    );
A_pi_edge_adv_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => pi_edge_adv_2r,
      I1 => \calib_sel_reg[0]\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => A_pi_edge_adv_i_2_n_0
    );
A_pi_edge_adv_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => A_pi_edge_adv_i_2_n_0,
      Q => A_pi_edge_adv,
      R => \calib_zero_inputs_reg[0]\(0)
    );
A_pi_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => rdlvl_pi_en_stg2_f_r_reg,
      Q => A_pi_fine_enable_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
A_pi_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => rdlvl_pi_stg2_f_incdec_r_reg,
      Q => A_pi_fine_inc_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
B_pi_counter_read_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => A_calib_in_common_reg,
      I1 => \calib_sel_reg[1]\,
      I2 => \calib_sel_reg[0]\,
      O => B_pi_counter_read_en_i_1_n_0
    );
B_pi_counter_read_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => B_pi_counter_read_en_i_1_n_0,
      Q => B_pi_counter_read_en_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
B_pi_edge_adv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => pi_edge_adv_2r,
      I1 => \calib_sel_reg[0]\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => B_pi_edge_adv_i_1_n_0
    );
B_pi_edge_adv_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => B_pi_edge_adv_i_1_n_0,
      Q => B_pi_edge_adv,
      R => \calib_zero_inputs_reg[0]\(0)
    );
B_pi_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => rdlvl_pi_en_stg2_f_r_reg_0,
      Q => B_pi_fine_enable_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
B_pi_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => rdlvl_pi_stg2_f_incdec_r_reg_0,
      Q => B_pi_fine_inc_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
C_pi_counter_read_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => A_calib_in_common_reg,
      I1 => \calib_sel_reg[0]\,
      I2 => \calib_sel_reg[1]\,
      O => C_pi_counter_read_en_i_1_n_0
    );
C_pi_counter_read_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => C_pi_counter_read_en_i_1_n_0,
      Q => C_pi_counter_read_en_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
C_pi_edge_adv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => pi_edge_adv_2r,
      I1 => \calib_sel_reg[1]\,
      I2 => \calib_sel_reg[0]\,
      I3 => A_calib_in_common_reg,
      O => C_pi_edge_adv_i_1_n_0
    );
C_pi_edge_adv_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => C_pi_edge_adv_i_1_n_0,
      Q => C_pi_edge_adv,
      R => \calib_zero_inputs_reg[0]\(0)
    );
C_pi_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => rdlvl_pi_en_stg2_f_r_reg_1,
      Q => C_pi_fine_enable_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
C_pi_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => rdlvl_pi_stg2_f_incdec_r_reg_1,
      Q => C_pi_fine_inc_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
D_pi_counter_read_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => A_calib_in_common_reg,
      I1 => \calib_sel_reg[1]\,
      I2 => \calib_sel_reg[0]\,
      O => D_pi_counter_read_en_i_1_n_0
    );
D_pi_counter_read_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => D_pi_counter_read_en_i_1_n_0,
      Q => D_pi_counter_read_en_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
D_pi_edge_adv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => pi_edge_adv_2r,
      I1 => \calib_sel_reg[0]\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => D_pi_edge_adv_i_1_n_0
    );
D_pi_edge_adv_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => D_pi_edge_adv_i_1_n_0,
      Q => D_pi_edge_adv,
      R => \calib_zero_inputs_reg[0]\(0)
    );
D_pi_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => rdlvl_pi_en_stg2_f_r_reg_2,
      Q => D_pi_fine_enable_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
D_pi_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => A_pi_edge_adv_i_1_n_0,
      D => rdlvl_pi_stg2_f_incdec_r_reg_2,
      Q => D_pi_fine_inc_reg_n_0,
      R => \calib_zero_inputs_reg[0]\(0)
    );
\gen_ibuf_cq.buf_cq\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_cq_n(0),
      O => cq_buf_clk(0)
    );
\gen_ibuf_cq.buf_cqn\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_cq_p(0),
      O => cqn_buf_clk(0)
    );
\gen_ibuf_cq.bufmr_cq\: unisim.vcomponents.BUFMR
     port map (
      I => cq_buf_clk(0),
      O => \gen_ibuf_cq.bufmr_cq_n_0\
    );
\gen_ibuf_cq.bufmr_cqn\: unisim.vcomponents.BUFMR
     port map (
      I => cqn_buf_clk(0),
      O => \gen_ibuf_cq.bufmr_cqn_n_0\
    );
phaser_ref_i: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
        port map (
      CLKIN => freq_refclk,
      LOCKED => ref_dll_lock_w_0,
      PWRDWN => '0',
      RST => Q(0)
    );
\pi_counter_read_val_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \calib_sel_reg[4]\(1),
      I1 => \pi_counter_read_val_w[0]_0\(0),
      I2 => \calib_sel_reg[4]\(0),
      O => D(0)
    );
\pi_counter_read_val_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \calib_sel_reg[4]\(1),
      I1 => \pi_counter_read_val_w[0]_0\(1),
      I2 => \calib_sel_reg[4]\(0),
      O => D(1)
    );
\pi_counter_read_val_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \calib_sel_reg[4]\(1),
      I1 => \pi_counter_read_val_w[0]_0\(2),
      I2 => \calib_sel_reg[4]\(0),
      O => D(2)
    );
\pi_counter_read_val_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \calib_sel_reg[4]\(1),
      I1 => \pi_counter_read_val_w[0]_0\(3),
      I2 => \calib_sel_reg[4]\(0),
      O => D(3)
    );
\pi_counter_read_val_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \calib_sel_reg[4]\(1),
      I1 => \pi_counter_read_val_w[0]_0\(4),
      I2 => \calib_sel_reg[4]\(0),
      O => D(4)
    );
\pi_counter_read_val_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \calib_sel_reg[4]\(1),
      I1 => \pi_counter_read_val_w[0]_0\(5),
      I2 => \calib_sel_reg[4]\(0),
      O => D(5)
    );
\pi_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_44\,
      Q => \pi_counter_read_val_w[0]_0\(0),
      R => '0'
    );
\pi_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_43\,
      Q => \pi_counter_read_val_w[0]_0\(1),
      R => '0'
    );
\pi_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_42\,
      Q => \pi_counter_read_val_w[0]_0\(2),
      R => '0'
    );
\pi_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_41\,
      Q => \pi_counter_read_val_w[0]_0\(3),
      R => '0'
    );
\pi_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_40\,
      Q => \pi_counter_read_val_w[0]_0\(4),
      R => '0'
    );
\pi_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_39\,
      Q => \pi_counter_read_val_w[0]_0\(5),
      R => '0'
    );
\qdr_rld_byte_lane_A.qdr_rld_byte_lane_A\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane
     port map (
      A_pi_counter_read_en_reg => A_pi_counter_read_en_reg_n_0,
      A_pi_edge_adv => A_pi_edge_adv,
      A_pi_fine_enable_reg => A_pi_fine_enable_reg_n_0,
      A_pi_fine_inc_reg => A_pi_fine_inc_reg_n_0,
      A_po_delay_done => \^a_po_delay_done\,
      CLK => CLK,
      COUNTERREADVAL(5 downto 0) => A_pi_counter_read_val(5 downto 0),
      I(8 downto 0) => I(8 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \dlyval_dq_r_reg[179]\(4 downto 0) => \dlyval_dq_r_reg[179]\(19 downto 15),
      freq_refclk => freq_refclk,
      idelay_ld => idelay_ld,
      if_empty_2r => if_empty_2r,
      mem_refclk => mem_refclk,
      my_empty_reg => iserdes_clk,
      my_empty_reg_0 => \qdr_rld_byte_lane_A.qdr_rld_byte_lane_A_n_7\,
      phy_din(35 downto 0) => phy_din(35 downto 0),
      po_dec_done_reg => po_dec_done_reg_3,
      po_dec_done_reg_0(0) => po_dec_done_reg(0),
      \qdriip_cq_n[0]\ => \gen_ibuf_cq.bufmr_cq_n_0\,
      \rd_ptr_reg[0]\ => \qdr_rld_byte_lane_A.qdr_rld_byte_lane_A_n_9\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__2\(0) => \rstdiv0_sync_r1_reg_rep__2\(0),
      skewd_iserdes_clkb => skewd_iserdes_clkb,
      sync_pulse => sync_pulse
    );
\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized0\
     port map (
      B_pi_counter_read_en_reg => B_pi_counter_read_en_reg_n_0,
      B_pi_edge_adv => B_pi_edge_adv,
      B_pi_fine_enable_reg => B_pi_fine_enable_reg_n_0,
      B_pi_fine_inc_reg => B_pi_fine_inc_reg_n_0,
      B_po_delay_done => \^b_po_delay_done\,
      CLK => CLK,
      COUNTERREADVAL(5 downto 0) => B_pi_counter_read_val(5 downto 0),
      C_pi_counter_read_en_reg => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C_n_7\,
      I(8 downto 0) => I(17 downto 9),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \dlyval_dq_r_reg[134]\(4 downto 0) => \dlyval_dq_r_reg[179]\(14 downto 10),
      freq_refclk => freq_refclk,
      idelay_ld => idelay_ld,
      if_empty_2r => if_empty_2r,
      if_empty_r_reg => if_empty_r_reg,
      mem_refclk => mem_refclk,
      my_empty_reg => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C_n_9\,
      my_empty_reg_0 => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_2\,
      phy_din(35 downto 0) => phy_din(71 downto 36),
      po_dec_done_reg => po_dec_done_reg_3,
      po_dec_done_reg_0(0) => po_dec_done_reg_0(0),
      \qdriip_cq_n[0]\ => \gen_ibuf_cq.bufmr_cq_n_0\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__2\(0) => \rstdiv0_sync_r1_reg_rep__2\(0),
      skewd_iserdes_clkb_3 => skewd_iserdes_clkb_3,
      sync_pulse => sync_pulse,
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]\
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized1\
     port map (
      A_po_delay_done => \^a_po_delay_done\,
      B_po_delay_done => \^b_po_delay_done\,
      CLK => CLK,
      COUNTERREADVAL(5 downto 0) => C_pi_counter_read_val(5 downto 0),
      C_pi_counter_read_en_reg => C_pi_counter_read_en_reg_n_0,
      C_pi_edge_adv => C_pi_edge_adv,
      C_pi_fine_enable_reg => C_pi_fine_enable_reg_n_0,
      C_pi_fine_inc_reg => C_pi_fine_inc_reg_n_0,
      C_po_delay_done => C_po_delay_done,
      D_po_delay_done => \^d_po_delay_done\,
      I(8 downto 0) => I(26 downto 18),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \dlyval_dq_r_reg[89]\(4 downto 0) => \dlyval_dq_r_reg[179]\(9 downto 5),
      freq_refclk => freq_refclk,
      idelay_ld => idelay_ld,
      if_empty_2r => if_empty_2r,
      mem_refclk => mem_refclk,
      my_full_reg => my_full_reg,
      my_full_reg_0 => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C_n_7\,
      phy_din(35 downto 0) => phy_din(107 downto 72),
      po_dec_done_reg => po_dec_done_reg_3,
      po_dec_done_reg_0(0) => po_dec_done_reg_1(0),
      po_delay_done_w(0) => po_delay_done_w(0),
      \qdriip_cq_n[0]\ => \gen_ibuf_cq.bufmr_cq_n_0\,
      \rd_ptr_reg[0]\ => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C_n_9\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__2\(0) => \rstdiv0_sync_r1_reg_rep__2\(0),
      skewd_iserdes_clkb_4 => skewd_iserdes_clkb_4,
      sync_pulse => sync_pulse
    );
\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized2\
     port map (
      A_pi_counter_read_en_reg => \qdr_rld_byte_lane_A.qdr_rld_byte_lane_A_n_7\,
      A_pi_counter_read_en_reg_0(5 downto 0) => A_pi_counter_read_val(5 downto 0),
      CLK => CLK,
      COUNTERREADVAL(5 downto 0) => B_pi_counter_read_val(5 downto 0),
      C_pi_counter_read_en_reg(5 downto 0) => C_pi_counter_read_val(5 downto 0),
      D(5) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_39\,
      D(4) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_40\,
      D(3) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_41\,
      D(2) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_42\,
      D(1) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_43\,
      D(0) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_44\,
      D_pi_counter_read_en_reg => D_pi_counter_read_en_reg_n_0,
      D_pi_edge_adv => D_pi_edge_adv,
      D_pi_fine_enable_reg => D_pi_fine_enable_reg_n_0,
      D_pi_fine_inc_reg => D_pi_fine_inc_reg_n_0,
      D_po_delay_done => \^d_po_delay_done\,
      I(8 downto 0) => I(35 downto 27),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \calib_sel_reg[0]\ => \calib_sel_reg[0]\,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      \dlyval_dq_r_reg[44]\(4 downto 0) => \dlyval_dq_r_reg[179]\(4 downto 0),
      freq_refclk => freq_refclk,
      idelay_ld => idelay_ld,
      if_empty_2r => if_empty_2r,
      if_empty_r_reg => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_2\,
      mem_refclk => mem_refclk,
      my_empty_reg => \qdr_rld_byte_lane_A.qdr_rld_byte_lane_A_n_9\,
      phy_din(35 downto 0) => phy_din(143 downto 108),
      po_dec_done_reg => po_dec_done_reg_3,
      po_dec_done_reg_0(0) => po_dec_done_reg_2(0),
      \qdriip_cq_n[0]\ => \gen_ibuf_cq.bufmr_cq_n_0\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__2\(0) => \rstdiv0_sync_r1_reg_rep__2\(0),
      skewd_iserdes_clkb_5 => skewd_iserdes_clkb_5,
      sync_pulse => sync_pulse,
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized0\ is
  port (
    po_coarse_enable_w_reg : out STD_LOGIC;
    po_coarse_enable_w_reg_0 : out STD_LOGIC;
    \_phy_ctl_a_full_p__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    A_of_full : out STD_LOGIC;
    B_of_full : out STD_LOGIC;
    B_po_fine_inc_reg_0 : out STD_LOGIC;
    A_po_fine_enable_reg_0 : out STD_LOGIC;
    A_po_fine_inc_reg_0 : out STD_LOGIC;
    B_po_fine_enable_reg_0 : out STD_LOGIC;
    A_po_sel_fine_oclk_delay_reg_0 : out STD_LOGIC;
    B_po_sel_fine_oclk_delay_reg_0 : out STD_LOGIC;
    phy_ctl_ready : out STD_LOGIC;
    rst_sync_r1_reg : out STD_LOGIC;
    init_calib_complete_r_reg_rep : out STD_LOGIC;
    \calib_sel_reg[0]\ : out STD_LOGIC;
    \byte_sel_cnt_reg[2]\ : out STD_LOGIC;
    \po_rdval_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_pc_ctl_ns_reg[0]\ : out STD_LOGIC;
    phy_ctl_wr_reg : out STD_LOGIC;
    phy_ctl_wr_reg_0 : out STD_LOGIC;
    pc_cntr_cmd : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \po_rdval_cnt_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \stg3_1_r_reg[0]\ : out STD_LOGIC;
    \stg3_1_r_reg[1]\ : out STD_LOGIC;
    \stg3_1_r_reg[2]\ : out STD_LOGIC;
    \stg3_1_r_reg[3]\ : out STD_LOGIC;
    \stg3_1_r_reg[4]\ : out STD_LOGIC;
    \stg3_1_r_reg[5]\ : out STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    CLK : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_refclk : in STD_LOGIC;
    phy_ctl_mstr_empty : in STD_LOGIC;
    phy_ctl_wr_reg_1 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    PHYCTLWD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    freq_refclk : in STD_LOGIC;
    \calib_zero_inputs_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \drive_on_calib_in_common_2_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    of_cmd_wr_en_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    phy_ctl_wr_reg_2 : in STD_LOGIC;
    po_sel_fine_oclk_delay_reg : in STD_LOGIC;
    \calib_sel_reg[0]_0\ : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    A_calib_in_common_reg : in STD_LOGIC;
    po_fine_enable : in STD_LOGIC;
    po_fine_inc : in STD_LOGIC;
    sys_rst_o : in STD_LOGIC;
    iodelay_ctrl_rdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    cq_stable_r_reg : in STD_LOGIC;
    ref_dll_lock_w_0 : in STD_LOGIC;
    ref_dll_lock_w_2 : in STD_LOGIC;
    \_phy_ctl_a_full_p\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_delay_done_w__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_delay_done_w : in STD_LOGIC_VECTOR ( 0 to 0 );
    cq_stable_r : in STD_LOGIC;
    init_calib_complete_r_reg_rep_0 : in STD_LOGIC;
    \calib_sel_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \po_counter_read_val_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \io_fifo_rden_cal_done_r_reg[1]\ : in STD_LOGIC;
    \po_rdval_cnt_reg[5]\ : in STD_LOGIC;
    po_dec_done_reg_1 : in STD_LOGIC;
    iob_addr : in STD_LOGIC_VECTOR ( 37 downto 0 );
    d_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_pc_ctl_ns_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized0\ : entity is "mig_7series_v4_0_qdr_rld_phy_4lanes";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized0\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized0\ is
  signal A_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal A_po_fine_enable : STD_LOGIC;
  signal \^a_po_fine_enable_reg_0\ : STD_LOGIC;
  signal A_po_fine_inc : STD_LOGIC;
  signal \^a_po_fine_inc_reg_0\ : STD_LOGIC;
  signal \^a_po_sel_fine_oclk_delay_reg_0\ : STD_LOGIC;
  signal A_po_sel_fine_oclk_delay_reg_n_0 : STD_LOGIC;
  signal B_po_fine_enable : STD_LOGIC;
  signal \^b_po_fine_enable_reg_0\ : STD_LOGIC;
  signal B_po_fine_inc : STD_LOGIC;
  signal \^b_po_fine_inc_reg_0\ : STD_LOGIC;
  signal \^b_po_sel_fine_oclk_delay_reg_0\ : STD_LOGIC;
  signal B_po_sel_fine_oclk_delay_reg_n_0 : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_1\ : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_22\ : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_23\ : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_24\ : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_25\ : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_3\ : STD_LOGIC;
  signal \^_phy_ctl_a_full_p__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_phy_ctl_full_p\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \i__i_1_n_0\ : STD_LOGIC;
  signal \^phy_ctl_ready\ : STD_LOGIC;
  signal \^po_coarse_enable_w_reg_0\ : STD_LOGIC;
  signal \po_counter_read_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \po_counter_read_val_reg_n_0_[1]\ : STD_LOGIC;
  signal \po_counter_read_val_reg_n_0_[2]\ : STD_LOGIC;
  signal \po_counter_read_val_reg_n_0_[3]\ : STD_LOGIC;
  signal \po_counter_read_val_reg_n_0_[4]\ : STD_LOGIC;
  signal \po_counter_read_val_reg_n_0_[5]\ : STD_LOGIC;
  signal \po_counter_read_val_reg_n_0_[6]\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_17\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_18\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_19\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_20\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_21\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_22\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_23\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_24\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_25\ : STD_LOGIC;
  signal ref_dll_lock_w_1 : STD_LOGIC;
  signal \NLW_PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of A_po_fine_enable_i_1 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of A_po_fine_inc_i_1 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of A_po_sel_fine_oclk_delay_i_1 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of B_po_fine_enable_i_1 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of B_po_fine_inc_i_1 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of B_po_sel_fine_oclk_delay_i_1 : label is "soft_lutpair188";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHY_CONTROL_INST.phy_control_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_ref_i : label is "PRIMITIVE";
begin
  A_po_fine_enable_reg_0 <= \^a_po_fine_enable_reg_0\;
  A_po_fine_inc_reg_0 <= \^a_po_fine_inc_reg_0\;
  A_po_sel_fine_oclk_delay_reg_0 <= \^a_po_sel_fine_oclk_delay_reg_0\;
  B_po_fine_enable_reg_0 <= \^b_po_fine_enable_reg_0\;
  B_po_fine_inc_reg_0 <= \^b_po_fine_inc_reg_0\;
  B_po_sel_fine_oclk_delay_reg_0 <= \^b_po_sel_fine_oclk_delay_reg_0\;
  \_phy_ctl_a_full_p__0\(0) <= \^_phy_ctl_a_full_p__0\(0);
  phy_ctl_ready <= \^phy_ctl_ready\;
  po_coarse_enable_w_reg_0 <= \^po_coarse_enable_w_reg_0\;
A_po_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => po_fine_enable,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => \^a_po_fine_enable_reg_0\
    );
A_po_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \drive_on_calib_in_common_2_reg[3]\,
      D => \^a_po_fine_enable_reg_0\,
      Q => A_po_fine_enable,
      R => \calib_zero_inputs_reg[1]\(0)
    );
A_po_fine_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => po_fine_inc,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => \^a_po_fine_inc_reg_0\
    );
A_po_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \drive_on_calib_in_common_2_reg[3]\,
      D => \^a_po_fine_inc_reg_0\,
      Q => A_po_fine_inc,
      R => \calib_zero_inputs_reg[1]\(0)
    );
A_po_sel_fine_oclk_delay_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => po_sel_fine_oclk_delay_reg,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => \^a_po_sel_fine_oclk_delay_reg_0\
    );
A_po_sel_fine_oclk_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \drive_on_calib_in_common_2_reg[3]\,
      D => \^a_po_sel_fine_oclk_delay_reg_0\,
      Q => A_po_sel_fine_oclk_delay_reg_n_0,
      R => \calib_zero_inputs_reg[1]\(0)
    );
B_po_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => po_fine_enable,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => \^b_po_fine_enable_reg_0\
    );
B_po_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \drive_on_calib_in_common_2_reg[3]\,
      D => \^b_po_fine_enable_reg_0\,
      Q => B_po_fine_enable,
      R => \calib_zero_inputs_reg[1]\(0)
    );
B_po_fine_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => po_fine_inc,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => \^b_po_fine_inc_reg_0\
    );
B_po_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \drive_on_calib_in_common_2_reg[3]\,
      D => \^b_po_fine_inc_reg_0\,
      Q => B_po_fine_inc,
      R => \calib_zero_inputs_reg[1]\(0)
    );
B_po_sel_fine_oclk_delay_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => po_sel_fine_oclk_delay_reg,
      I1 => \calib_sel_reg[0]_0\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => \^b_po_sel_fine_oclk_delay_reg_0\
    );
B_po_sel_fine_oclk_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \drive_on_calib_in_common_2_reg[3]\,
      D => \^b_po_sel_fine_oclk_delay_reg_0\,
      Q => B_po_sel_fine_oclk_delay_reg_n_0,
      R => \calib_zero_inputs_reg[1]\(0)
    );
\FSM_sequential_pc_ctl_ns[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEC23E3E3EC2"
    )
        port map (
      I0 => \^phy_ctl_ready\,
      I1 => \FSM_sequential_pc_ctl_ns_reg[1]\(0),
      I2 => \FSM_sequential_pc_ctl_ns_reg[1]\(1),
      I3 => \_phy_ctl_a_full_p\(0),
      I4 => \^_phy_ctl_a_full_p__0\(0),
      I5 => in0(0),
      O => \FSM_sequential_pc_ctl_ns_reg[0]\
    );
\FSM_sequential_pc_ctl_ns[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PHY_CONTROL_INST.phy_control_i_n_3\,
      I1 => phy_ctl_wr_reg_2,
      I2 => \rstdiv0_sync_r1_reg_rep__4\,
      O => \^phy_ctl_ready\
    );
\PHY_CONTROL_INST.phy_control_i\: unisim.vcomponents.PHY_CONTROL
    generic map(
      AO_TOGGLE => 5,
      AO_WRLVL_EN => B"0000",
      BURST_MODE => "TRUE",
      CLK_RATIO => 2,
      CMD_OFFSET => 0,
      CO_DURATION => 1,
      DATA_CTL_A_N => "TRUE",
      DATA_CTL_B_N => "TRUE",
      DATA_CTL_C_N => "TRUE",
      DATA_CTL_D_N => "TRUE",
      DISABLE_SEQ_MATCH => "TRUE",
      DI_DURATION => 1,
      DO_DURATION => 1,
      EVENTS_DELAY => 18,
      FOUR_WINDOW_CLOCKS => 63,
      MULTI_REGION => "TRUE",
      PHY_COUNT_ENABLE => "TRUE",
      RD_CMD_OFFSET_0 => 0,
      RD_CMD_OFFSET_1 => 0,
      RD_CMD_OFFSET_2 => 0,
      RD_CMD_OFFSET_3 => 0,
      RD_DURATION_0 => 0,
      RD_DURATION_1 => 0,
      RD_DURATION_2 => 0,
      RD_DURATION_3 => 0,
      SYNC_MODE => "FALSE",
      WR_CMD_OFFSET_0 => 5,
      WR_CMD_OFFSET_1 => 5,
      WR_CMD_OFFSET_2 => 5,
      WR_CMD_OFFSET_3 => 5,
      WR_DURATION_0 => 6,
      WR_DURATION_1 => 6,
      WR_DURATION_2 => 6,
      WR_DURATION_3 => 6
    )
        port map (
      AUXOUTPUT(3 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED\(3 downto 0),
      INBURSTPENDING(3 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED\(3 downto 0),
      INRANKA(1 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED\(1 downto 0),
      INRANKB(1 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED\(1 downto 0),
      INRANKC(1 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED\(1 downto 0),
      INRANKD(1 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED\(1 downto 0),
      MEMREFCLK => mem_refclk,
      OUTBURSTPENDING(3) => \PHY_CONTROL_INST.phy_control_i_n_22\,
      OUTBURSTPENDING(2) => \PHY_CONTROL_INST.phy_control_i_n_23\,
      OUTBURSTPENDING(1) => \PHY_CONTROL_INST.phy_control_i_n_24\,
      OUTBURSTPENDING(0) => \PHY_CONTROL_INST.phy_control_i_n_25\,
      PCENABLECALIB(1 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED\(1 downto 0),
      PHYCLK => CLK,
      PHYCTLALMOSTFULL => \^_phy_ctl_a_full_p__0\(0),
      PHYCTLEMPTY => \PHY_CONTROL_INST.phy_control_i_n_1\,
      PHYCTLFULL => \_phy_ctl_full_p\(1),
      PHYCTLMSTREMPTY => phy_ctl_mstr_empty,
      PHYCTLREADY => \PHY_CONTROL_INST.phy_control_i_n_3\,
      PHYCTLWD(31 downto 30) => B"01",
      PHYCTLWD(29) => PHYCTLWD(7),
      PHYCTLWD(28) => PHYCTLWD(7),
      PHYCTLWD(27) => PHYCTLWD(7),
      PHYCTLWD(26) => PHYCTLWD(7),
      PHYCTLWD(25 downto 22) => PHYCTLWD(7 downto 4),
      PHYCTLWD(21 downto 19) => B"000",
      PHYCTLWD(18 downto 17) => PHYCTLWD(4 downto 3),
      PHYCTLWD(16 downto 8) => B"000000000",
      PHYCTLWD(7) => PHYCTLWD(2),
      PHYCTLWD(6) => PHYCTLWD(2),
      PHYCTLWD(5) => PHYCTLWD(2),
      PHYCTLWD(4) => PHYCTLWD(2),
      PHYCTLWD(3 downto 2) => PHYCTLWD(2 downto 1),
      PHYCTLWD(1) => '0',
      PHYCTLWD(0) => PHYCTLWD(0),
      PHYCTLWRENABLE => phy_ctl_wr_reg_1,
      PLLLOCK => pll_locked,
      READCALIBENABLE => '0',
      REFDLLLOCK => ref_dll_lock_w_1,
      RESET => rstdiv0_sync_r1,
      SYNCIN => sync_pulse,
      WRITECALIBENABLE => '0'
    );
\i__i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^_phy_ctl_a_full_p__0\(0),
      I1 => \_phy_ctl_a_full_p\(0),
      O => \i__i_1_n_0\
    );
\klane_stg3_left_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \po_counter_read_val_reg_n_0_[0]\,
      I1 => \calib_sel_reg[4]\(0),
      I2 => \calib_sel_reg[4]\(1),
      I3 => \po_counter_read_val_reg[6]_0\(0),
      O => \stg3_1_r_reg[0]\
    );
\klane_stg3_left_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \po_counter_read_val_reg_n_0_[1]\,
      I1 => \calib_sel_reg[4]\(0),
      I2 => \calib_sel_reg[4]\(1),
      I3 => \po_counter_read_val_reg[6]_0\(1),
      O => \stg3_1_r_reg[1]\
    );
\klane_stg3_left_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \po_counter_read_val_reg_n_0_[2]\,
      I1 => \calib_sel_reg[4]\(0),
      I2 => \calib_sel_reg[4]\(1),
      I3 => \po_counter_read_val_reg[6]_0\(2),
      O => \stg3_1_r_reg[2]\
    );
\klane_stg3_left_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \po_counter_read_val_reg_n_0_[3]\,
      I1 => \calib_sel_reg[4]\(0),
      I2 => \calib_sel_reg[4]\(1),
      I3 => \po_counter_read_val_reg[6]_0\(3),
      O => \stg3_1_r_reg[3]\
    );
\klane_stg3_left_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \po_counter_read_val_reg_n_0_[4]\,
      I1 => \calib_sel_reg[4]\(0),
      I2 => \calib_sel_reg[4]\(1),
      I3 => \po_counter_read_val_reg[6]_0\(4),
      O => \stg3_1_r_reg[4]\
    );
\klane_stg3_left_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \po_counter_read_val_reg_n_0_[5]\,
      I1 => \calib_sel_reg[4]\(0),
      I2 => \calib_sel_reg[4]\(1),
      I3 => \po_counter_read_val_reg[6]_0\(5),
      O => \stg3_1_r_reg[5]\
    );
\pc_command_offset[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747474747474"
    )
        port map (
      I0 => \i__i_1_n_0\,
      I1 => \FSM_sequential_pc_ctl_ns_reg[1]\(0),
      I2 => \FSM_sequential_pc_ctl_ns_reg[1]\(1),
      I3 => \rstdiv0_sync_r1_reg_rep__4\,
      I4 => phy_ctl_wr_reg_2,
      I5 => \PHY_CONTROL_INST.phy_control_i_n_3\,
      O => phy_ctl_wr_reg
    );
phaser_ref_i: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
        port map (
      CLKIN => freq_refclk,
      LOCKED => ref_dll_lock_w_1,
      PWRDWN => '0',
      RST => Q(0)
    );
\po_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_25\,
      Q => \po_counter_read_val_reg_n_0_[0]\,
      R => '0'
    );
\po_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_24\,
      Q => \po_counter_read_val_reg_n_0_[1]\,
      R => '0'
    );
\po_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_23\,
      Q => \po_counter_read_val_reg_n_0_[2]\,
      R => '0'
    );
\po_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_22\,
      Q => \po_counter_read_val_reg_n_0_[3]\,
      R => '0'
    );
\po_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_21\,
      Q => \po_counter_read_val_reg_n_0_[4]\,
      R => '0'
    );
\po_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_20\,
      Q => \po_counter_read_val_reg_n_0_[5]\,
      R => '0'
    );
\po_counter_read_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_19\,
      Q => \po_counter_read_val_reg_n_0_[6]\,
      R => '0'
    );
\po_counter_read_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_18\,
      Q => \po_rdval_cnt_reg[8]\(0),
      R => '0'
    );
\po_counter_read_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_17\,
      Q => \po_rdval_cnt_reg[8]\(1),
      R => '0'
    );
\po_rdval_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \po_counter_read_val_reg_n_0_[6]\,
      I1 => \calib_sel_reg[4]\(0),
      I2 => \calib_sel_reg[4]\(1),
      I3 => \po_counter_read_val_reg[6]_0\(6),
      I4 => \io_fifo_rden_cal_done_r_reg[1]\,
      I5 => \po_rdval_cnt_reg[5]\,
      O => \po_rdval_cnt_reg[6]\(0)
    );
\qdr_rld_byte_lane_A.qdr_rld_byte_lane_A\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized3\
     port map (
      A_po_fine_enable => A_po_fine_enable,
      A_po_fine_inc => A_po_fine_inc,
      A_po_sel_fine_oclk_delay_reg => A_po_sel_fine_oclk_delay_reg_n_0,
      CLK => CLK,
      COUNTERREADVAL(8 downto 0) => A_po_counter_read_val(8 downto 0),
      O(8 downto 0) => O(8 downto 0),
      OUTBURSTPENDING(0) => \PHY_CONTROL_INST.phy_control_i_n_25\,
      SS(0) => SS(0),
      d_in(15 downto 10) => iob_addr(13 downto 8),
      d_in(9 downto 8) => iob_addr(5 downto 4),
      d_in(7 downto 6) => iob_addr(7 downto 6),
      d_in(5 downto 2) => iob_addr(3 downto 0),
      d_in(1 downto 0) => d_in(1 downto 0),
      freq_refclk => freq_refclk,
      mem_refclk => mem_refclk,
      of_cmd_wr_en_reg => of_cmd_wr_en_reg,
      po_coarse_enable_w_reg_0 => \^po_coarse_enable_w_reg_0\,
      po_dec_done_reg(0) => po_dec_done_reg_0(0),
      po_dec_done_reg_0 => po_dec_done_reg_1,
      \rd_ptr_reg[0]\ => A_of_full,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      sync_pulse => sync_pulse
    );
\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized4\
     port map (
      B_po_fine_enable => B_po_fine_enable,
      B_po_fine_inc => B_po_fine_inc,
      B_po_sel_fine_oclk_delay_reg => B_po_sel_fine_oclk_delay_reg_n_0,
      CLK => CLK,
      COUNTERREADVAL(8 downto 0) => A_po_counter_read_val(8 downto 0),
      D(8) => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_17\,
      D(7) => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_18\,
      D(6) => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_19\,
      D(5) => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_20\,
      D(4) => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_21\,
      D(3) => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_22\,
      D(2) => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_23\,
      D(1) => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_24\,
      D(0) => \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_25\,
      O(11 downto 0) => O(20 downto 9),
      OUTBURSTPENDING(0) => \PHY_CONTROL_INST.phy_control_i_n_24\,
      \byte_sel_cnt_reg[2]\ => \byte_sel_cnt_reg[2]\,
      \calib_sel_reg[0]\ => \calib_sel_reg[0]\,
      \calib_sel_reg[0]_0\ => \calib_sel_reg[0]_0\,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      cq_stable_r => cq_stable_r,
      freq_refclk => freq_refclk,
      init_calib_complete_r_reg_rep => init_calib_complete_r_reg_rep,
      init_calib_complete_r_reg_rep_0 => init_calib_complete_r_reg_rep_0,
      iob_addr(23 downto 0) => iob_addr(37 downto 14),
      mem_refclk => mem_refclk,
      of_cmd_wr_en_reg => of_cmd_wr_en_reg,
      po_coarse_enable_w_reg_0 => po_coarse_enable_w_reg,
      po_dec_done_reg(0) => po_dec_done_reg(0),
      po_dec_done_reg_0 => po_dec_done_reg_1,
      po_delay_done_reg_0 => \^po_coarse_enable_w_reg_0\,
      po_delay_done_w(0) => po_delay_done_w(0),
      \po_delay_done_w__0\(0) => \po_delay_done_w__0\(0),
      \rd_ptr_reg[0]\ => B_of_full,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      sync_pulse => sync_pulse
    );
\rstdiv2_sync_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sys_rst_o,
      I1 => iodelay_ctrl_rdy(0),
      I2 => cq_stable_r_reg,
      I3 => ref_dll_lock_w_1,
      I4 => ref_dll_lock_w_0,
      I5 => ref_dll_lock_w_2,
      O => rst_sync_r1_reg
    );
\u_qdr_rld_phy_cntrl_init/__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAFFFFBAAA"
    )
        port map (
      I0 => \FSM_sequential_pc_ctl_ns_reg[1]\(0),
      I1 => \rstdiv0_sync_r1_reg_rep__4\,
      I2 => phy_ctl_wr_reg_2,
      I3 => \PHY_CONTROL_INST.phy_control_i_n_3\,
      I4 => \FSM_sequential_pc_ctl_ns_reg[1]\(1),
      I5 => \i__i_1_n_0\,
      O => phy_ctl_wr_reg_0
    );
\u_qdr_rld_phy_cntrl_init/__0__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAAAAAABAAA"
    )
        port map (
      I0 => \FSM_sequential_pc_ctl_ns_reg[1]\(1),
      I1 => \rstdiv0_sync_r1_reg_rep__4\,
      I2 => phy_ctl_wr_reg_2,
      I3 => \PHY_CONTROL_INST.phy_control_i_n_3\,
      I4 => \FSM_sequential_pc_ctl_ns_reg[1]\(0),
      I5 => \i__i_1_n_0\,
      O => pc_cntr_cmd(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized1\ is
  port (
    tmp_lb_clk : out STD_LOGIC_VECTOR ( 0 to 0 );
    po_coarse_enable_w_reg : out STD_LOGIC;
    po_coarse_enable_w_reg_0 : out STD_LOGIC;
    \_phy_ctl_a_full_p\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_ctl_mstr_empty : out STD_LOGIC;
    phy_ctl_wr_reg : out STD_LOGIC;
    ref_dll_lock_w_2 : out STD_LOGIC;
    po_coarse_enable_w_reg_1 : out STD_LOGIC;
    po_coarse_enable_w_reg_2 : out STD_LOGIC;
    A_po_fine_enable_reg_0 : out STD_LOGIC;
    \po_rdval_cnt_reg[7]\ : out STD_LOGIC;
    \po_rdval_cnt_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \po_delay_done_w__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_cmd_wr_en_reg : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 39 downto 0 );
    qdriip_k_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_k_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_ctl_wr_reg_0 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    PHYCTLWD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    po_dec_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    po_dec_done_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_zero_inputs_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_fine_inc_reg : in STD_LOGIC;
    po_fine_enable_reg : in STD_LOGIC;
    po_fine_inc_reg_0 : in STD_LOGIC;
    po_fine_enable_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_sel_fine_oclk_delay_reg : in STD_LOGIC;
    po_sel_fine_oclk_delay_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    po_dec_done_reg_2 : in STD_LOGIC;
    drive_on_calib_in_common_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_calib_in_common_reg : in STD_LOGIC;
    \calib_sel_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \po_counter_read_val_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_fifo_rden_cal_done_r_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iob_wdata : in STD_LOGIC_VECTOR ( 143 downto 0 );
    iob_bw : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B_of_full : in STD_LOGIC;
    A_of_full : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    \calib_sel_reg[0]\ : in STD_LOGIC;
    po_fine_inc : in STD_LOGIC;
    po_fine_enable : in STD_LOGIC;
    po_sel_fine_oclk_delay_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized1\ : entity is "mig_7series_v4_0_qdr_rld_phy_4lanes";
end \mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized1\;

architecture STRUCTURE of \mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized1\ is
  signal A_of_full_0 : STD_LOGIC;
  signal A_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal A_po_fine_enable : STD_LOGIC;
  signal \^a_po_fine_enable_reg_0\ : STD_LOGIC;
  signal A_po_fine_inc : STD_LOGIC;
  signal A_po_sel_fine_oclk_delay_reg_n_0 : STD_LOGIC;
  signal B_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal B_po_fine_enable : STD_LOGIC;
  signal B_po_fine_inc : STD_LOGIC;
  signal B_po_sel_fine_oclk_delay_reg_n_0 : STD_LOGIC;
  signal C_of_full : STD_LOGIC;
  signal C_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal C_po_fine_enable : STD_LOGIC;
  signal C_po_fine_enable_i_1_n_0 : STD_LOGIC;
  signal C_po_fine_inc : STD_LOGIC;
  signal C_po_fine_inc_i_1_n_0 : STD_LOGIC;
  signal C_po_sel_fine_oclk_delay_i_1_n_0 : STD_LOGIC;
  signal C_po_sel_fine_oclk_delay_reg_n_0 : STD_LOGIC;
  signal D_of_full : STD_LOGIC;
  signal D_po_fine_enable : STD_LOGIC;
  signal D_po_fine_enable_i_1_n_0 : STD_LOGIC;
  signal D_po_fine_inc : STD_LOGIC;
  signal D_po_fine_inc_i_1_n_0 : STD_LOGIC;
  signal D_po_sel_fine_oclk_delay_i_2_n_0 : STD_LOGIC;
  signal D_po_sel_fine_oclk_delay_reg_n_0 : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_2\ : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_22\ : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_23\ : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_24\ : STD_LOGIC;
  signal \PHY_CONTROL_INST.phy_control_i_n_25\ : STD_LOGIC;
  signal \^phy_ctl_mstr_empty\ : STD_LOGIC;
  signal \^po_coarse_enable_w_reg\ : STD_LOGIC;
  signal \^po_coarse_enable_w_reg_0\ : STD_LOGIC;
  signal \^po_coarse_enable_w_reg_1\ : STD_LOGIC;
  signal \po_counter_read_val_w[2]_1\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_12\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_13\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_14\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_15\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_16\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_17\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_18\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_19\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_20\ : STD_LOGIC;
  signal \^ref_dll_lock_w_2\ : STD_LOGIC;
  signal \NLW_PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of C_po_fine_enable_i_1 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of C_po_fine_inc_i_1 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of C_po_sel_fine_oclk_delay_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of D_po_fine_enable_i_1 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of D_po_fine_inc_i_1 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of D_po_sel_fine_oclk_delay_i_2 : label is "soft_lutpair219";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \PHY_CONTROL_INST.phy_control_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_ref_i : label is "PRIMITIVE";
begin
  A_po_fine_enable_reg_0 <= \^a_po_fine_enable_reg_0\;
  phy_ctl_mstr_empty <= \^phy_ctl_mstr_empty\;
  po_coarse_enable_w_reg <= \^po_coarse_enable_w_reg\;
  po_coarse_enable_w_reg_0 <= \^po_coarse_enable_w_reg_0\;
  po_coarse_enable_w_reg_1 <= \^po_coarse_enable_w_reg_1\;
  ref_dll_lock_w_2 <= \^ref_dll_lock_w_2\;
A_po_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => po_fine_enable_reg,
      Q => A_po_fine_enable,
      R => \calib_zero_inputs_reg[2]\(0)
    );
A_po_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => po_fine_inc_reg_0,
      Q => A_po_fine_inc,
      R => \calib_zero_inputs_reg[2]\(0)
    );
A_po_sel_fine_oclk_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => po_sel_fine_oclk_delay_reg_0,
      Q => A_po_sel_fine_oclk_delay_reg_n_0,
      R => \calib_zero_inputs_reg[2]\(0)
    );
B_po_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => po_fine_enable_reg_0,
      Q => B_po_fine_enable,
      R => \calib_zero_inputs_reg[2]\(0)
    );
B_po_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => po_fine_inc_reg,
      Q => B_po_fine_inc,
      R => \calib_zero_inputs_reg[2]\(0)
    );
B_po_sel_fine_oclk_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => po_sel_fine_oclk_delay_reg,
      Q => B_po_sel_fine_oclk_delay_reg_n_0,
      R => \calib_zero_inputs_reg[2]\(0)
    );
C_po_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => po_fine_enable,
      I1 => \calib_sel_reg[1]\,
      I2 => \calib_sel_reg[0]\,
      I3 => A_calib_in_common_reg,
      O => C_po_fine_enable_i_1_n_0
    );
C_po_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => C_po_fine_enable_i_1_n_0,
      Q => C_po_fine_enable,
      R => \calib_zero_inputs_reg[2]\(0)
    );
C_po_fine_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => po_fine_inc,
      I1 => \calib_sel_reg[1]\,
      I2 => \calib_sel_reg[0]\,
      I3 => A_calib_in_common_reg,
      O => C_po_fine_inc_i_1_n_0
    );
C_po_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => C_po_fine_inc_i_1_n_0,
      Q => C_po_fine_inc,
      R => \calib_zero_inputs_reg[2]\(0)
    );
C_po_sel_fine_oclk_delay_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => po_sel_fine_oclk_delay_reg_1,
      I1 => \calib_sel_reg[1]\,
      I2 => \calib_sel_reg[0]\,
      I3 => A_calib_in_common_reg,
      O => C_po_sel_fine_oclk_delay_i_1_n_0
    );
C_po_sel_fine_oclk_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => C_po_sel_fine_oclk_delay_i_1_n_0,
      Q => C_po_sel_fine_oclk_delay_reg_n_0,
      R => \calib_zero_inputs_reg[2]\(0)
    );
D_po_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => po_fine_enable,
      I1 => \calib_sel_reg[0]\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => D_po_fine_enable_i_1_n_0
    );
D_po_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => D_po_fine_enable_i_1_n_0,
      Q => D_po_fine_enable,
      R => \calib_zero_inputs_reg[2]\(0)
    );
D_po_fine_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => po_fine_inc,
      I1 => \calib_sel_reg[0]\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => D_po_fine_inc_i_1_n_0
    );
D_po_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => D_po_fine_inc_i_1_n_0,
      Q => D_po_fine_inc,
      R => \calib_zero_inputs_reg[2]\(0)
    );
D_po_sel_fine_oclk_delay_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => drive_on_calib_in_common_2(0),
      I1 => A_calib_in_common_reg,
      O => \^a_po_fine_enable_reg_0\
    );
D_po_sel_fine_oclk_delay_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => po_sel_fine_oclk_delay_reg_1,
      I1 => \calib_sel_reg[0]\,
      I2 => \calib_sel_reg[1]\,
      I3 => A_calib_in_common_reg,
      O => D_po_sel_fine_oclk_delay_i_2_n_0
    );
D_po_sel_fine_oclk_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^a_po_fine_enable_reg_0\,
      D => D_po_sel_fine_oclk_delay_i_2_n_0,
      Q => D_po_sel_fine_oclk_delay_reg_n_0,
      R => \calib_zero_inputs_reg[2]\(0)
    );
\PHY_CONTROL_INST.phy_control_i\: unisim.vcomponents.PHY_CONTROL
    generic map(
      AO_TOGGLE => 5,
      AO_WRLVL_EN => B"0000",
      BURST_MODE => "TRUE",
      CLK_RATIO => 2,
      CMD_OFFSET => 0,
      CO_DURATION => 1,
      DATA_CTL_A_N => "TRUE",
      DATA_CTL_B_N => "TRUE",
      DATA_CTL_C_N => "TRUE",
      DATA_CTL_D_N => "TRUE",
      DISABLE_SEQ_MATCH => "TRUE",
      DI_DURATION => 1,
      DO_DURATION => 1,
      EVENTS_DELAY => 18,
      FOUR_WINDOW_CLOCKS => 63,
      MULTI_REGION => "TRUE",
      PHY_COUNT_ENABLE => "TRUE",
      RD_CMD_OFFSET_0 => 0,
      RD_CMD_OFFSET_1 => 0,
      RD_CMD_OFFSET_2 => 0,
      RD_CMD_OFFSET_3 => 0,
      RD_DURATION_0 => 0,
      RD_DURATION_1 => 0,
      RD_DURATION_2 => 0,
      RD_DURATION_3 => 0,
      SYNC_MODE => "FALSE",
      WR_CMD_OFFSET_0 => 5,
      WR_CMD_OFFSET_1 => 5,
      WR_CMD_OFFSET_2 => 5,
      WR_CMD_OFFSET_3 => 5,
      WR_DURATION_0 => 6,
      WR_DURATION_1 => 6,
      WR_DURATION_2 => 6,
      WR_DURATION_3 => 6
    )
        port map (
      AUXOUTPUT(3 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED\(3 downto 0),
      INBURSTPENDING(3 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED\(3 downto 0),
      INRANKA(1 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED\(1 downto 0),
      INRANKB(1 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED\(1 downto 0),
      INRANKC(1 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED\(1 downto 0),
      INRANKD(1 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED\(1 downto 0),
      MEMREFCLK => mem_refclk,
      OUTBURSTPENDING(3) => \PHY_CONTROL_INST.phy_control_i_n_22\,
      OUTBURSTPENDING(2) => \PHY_CONTROL_INST.phy_control_i_n_23\,
      OUTBURSTPENDING(1) => \PHY_CONTROL_INST.phy_control_i_n_24\,
      OUTBURSTPENDING(0) => \PHY_CONTROL_INST.phy_control_i_n_25\,
      PCENABLECALIB(1 downto 0) => \NLW_PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED\(1 downto 0),
      PHYCLK => CLK,
      PHYCTLALMOSTFULL => \_phy_ctl_a_full_p\(0),
      PHYCTLEMPTY => \^phy_ctl_mstr_empty\,
      PHYCTLFULL => \PHY_CONTROL_INST.phy_control_i_n_2\,
      PHYCTLMSTREMPTY => \^phy_ctl_mstr_empty\,
      PHYCTLREADY => phy_ctl_wr_reg,
      PHYCTLWD(31 downto 30) => B"01",
      PHYCTLWD(29) => PHYCTLWD(7),
      PHYCTLWD(28) => PHYCTLWD(7),
      PHYCTLWD(27) => PHYCTLWD(7),
      PHYCTLWD(26) => PHYCTLWD(7),
      PHYCTLWD(25 downto 22) => PHYCTLWD(7 downto 4),
      PHYCTLWD(21 downto 19) => B"000",
      PHYCTLWD(18 downto 17) => PHYCTLWD(4 downto 3),
      PHYCTLWD(16 downto 8) => B"000000000",
      PHYCTLWD(7) => PHYCTLWD(2),
      PHYCTLWD(6) => PHYCTLWD(2),
      PHYCTLWD(5) => PHYCTLWD(2),
      PHYCTLWD(4) => PHYCTLWD(2),
      PHYCTLWD(3 downto 2) => PHYCTLWD(2 downto 1),
      PHYCTLWD(1) => '0',
      PHYCTLWD(0) => PHYCTLWD(0),
      PHYCTLWRENABLE => phy_ctl_wr_reg_0,
      PLLLOCK => pll_locked,
      READCALIBENABLE => '0',
      REFDLLLOCK => \^ref_dll_lock_w_2\,
      RESET => rstdiv0_sync_r1,
      SYNCIN => sync_pulse,
      WRITECALIBENABLE => '0'
    );
phaser_ref_i: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
        port map (
      CLKIN => freq_refclk,
      LOCKED => \^ref_dll_lock_w_2\,
      PWRDWN => '0',
      RST => Q(0)
    );
\po_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_20\,
      Q => \po_rdval_cnt_reg[8]\(0),
      R => '0'
    );
\po_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_19\,
      Q => \po_rdval_cnt_reg[8]\(1),
      R => '0'
    );
\po_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_18\,
      Q => \po_rdval_cnt_reg[8]\(2),
      R => '0'
    );
\po_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_17\,
      Q => \po_rdval_cnt_reg[8]\(3),
      R => '0'
    );
\po_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_16\,
      Q => \po_rdval_cnt_reg[8]\(4),
      R => '0'
    );
\po_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_15\,
      Q => \po_rdval_cnt_reg[8]\(5),
      R => '0'
    );
\po_counter_read_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_14\,
      Q => \po_rdval_cnt_reg[8]\(6),
      R => '0'
    );
\po_counter_read_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_13\,
      Q => \po_counter_read_val_w[2]_1\(7),
      R => '0'
    );
\po_counter_read_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_12\,
      Q => \po_rdval_cnt_reg[8]\(7),
      R => '0'
    );
\po_rdval_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3808FFFFFFFF"
    )
        port map (
      I0 => \po_counter_read_val_w[2]_1\(7),
      I1 => \calib_sel_reg[4]\(1),
      I2 => \calib_sel_reg[4]\(0),
      I3 => \po_counter_read_val_reg[7]_0\(0),
      I4 => \io_fifo_rden_cal_done_r_reg[2]\(1),
      I5 => \io_fifo_rden_cal_done_r_reg[2]\(0),
      O => \po_rdval_cnt_reg[7]\
    );
\qdr_rld_byte_lane_A.qdr_rld_byte_lane_A\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized5\
     port map (
      A_of_full_0 => A_of_full_0,
      A_po_fine_enable => A_po_fine_enable,
      A_po_fine_inc => A_po_fine_inc,
      A_po_sel_fine_oclk_delay_reg => A_po_sel_fine_oclk_delay_reg_n_0,
      CLK => CLK,
      COUNTERREADVAL(8 downto 0) => A_po_counter_read_val(8 downto 0),
      O(9 downto 0) => O(9 downto 0),
      OUTBURSTPENDING(0) => \PHY_CONTROL_INST.phy_control_i_n_25\,
      d_in(39 downto 36) => iob_bw(15 downto 12),
      d_in(35 downto 32) => iob_wdata(111 downto 108),
      d_in(31 downto 28) => iob_wdata(115 downto 112),
      d_in(27 downto 20) => iob_wdata(123 downto 116),
      d_in(19 downto 16) => iob_wdata(127 downto 124),
      d_in(15 downto 12) => iob_wdata(131 downto 128),
      d_in(11 downto 8) => iob_wdata(135 downto 132),
      d_in(7 downto 4) => iob_wdata(139 downto 136),
      d_in(3 downto 0) => iob_wdata(143 downto 140),
      freq_refclk => freq_refclk,
      mem_refclk => mem_refclk,
      \out\ => \out\,
      po_coarse_enable_w_reg_0 => \^po_coarse_enable_w_reg_1\,
      po_dec_done_reg(0) => po_dec_done_reg_0(0),
      po_dec_done_reg_0 => po_dec_done_reg_2,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__2\(0) => \rstdiv0_sync_r1_reg_rep__2\(0),
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      sync_pulse => sync_pulse
    );
\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized6\
     port map (
      A_of_full => A_of_full,
      A_of_full_0 => A_of_full_0,
      B_of_full => B_of_full,
      B_po_fine_enable => B_po_fine_enable,
      B_po_fine_inc => B_po_fine_inc,
      B_po_sel_fine_oclk_delay_reg => B_po_sel_fine_oclk_delay_reg_n_0,
      CLK => CLK,
      COUNTERREADVAL(8 downto 0) => B_po_counter_read_val(8 downto 0),
      C_of_full => C_of_full,
      D_of_full => D_of_full,
      O(9 downto 0) => O(19 downto 10),
      OUTBURSTPENDING(0) => \PHY_CONTROL_INST.phy_control_i_n_24\,
      d_in(39 downto 36) => iob_wdata(75 downto 72),
      d_in(35 downto 32) => iob_bw(11 downto 8),
      d_in(31 downto 28) => iob_wdata(79 downto 76),
      d_in(27 downto 24) => iob_wdata(83 downto 80),
      d_in(23 downto 20) => iob_wdata(87 downto 84),
      d_in(19 downto 16) => iob_wdata(91 downto 88),
      d_in(15 downto 12) => iob_wdata(95 downto 92),
      d_in(11 downto 8) => iob_wdata(99 downto 96),
      d_in(7 downto 4) => iob_wdata(103 downto 100),
      d_in(3 downto 0) => iob_wdata(107 downto 104),
      freq_refclk => freq_refclk,
      mem_refclk => mem_refclk,
      of_cmd_wr_en_reg => of_cmd_wr_en_reg,
      \out\ => \out\,
      po_coarse_enable_w_reg_0 => \^po_coarse_enable_w_reg_0\,
      po_dec_done_reg(0) => po_dec_done_reg(0),
      po_dec_done_reg_0 => po_dec_done_reg_2,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__2\(0) => \rstdiv0_sync_r1_reg_rep__2\(0),
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      sync_pulse => sync_pulse
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized7\
     port map (
      CLK => CLK,
      COUNTERREADVAL(8 downto 0) => C_po_counter_read_val(8 downto 0),
      C_of_full => C_of_full,
      C_po_fine_enable => C_po_fine_enable,
      C_po_fine_inc => C_po_fine_inc,
      C_po_sel_fine_oclk_delay_reg => C_po_sel_fine_oclk_delay_reg_n_0,
      O(10 downto 0) => O(30 downto 20),
      OUTBURSTPENDING(0) => \PHY_CONTROL_INST.phy_control_i_n_23\,
      SS(0) => SS(0),
      d_in(43 downto 40) => iob_bw(3 downto 0),
      d_in(39 downto 36) => iob_bw(7 downto 4),
      d_in(35 downto 32) => iob_wdata(39 downto 36),
      d_in(31 downto 24) => iob_wdata(47 downto 40),
      d_in(23 downto 20) => iob_wdata(51 downto 48),
      d_in(19 downto 16) => iob_wdata(55 downto 52),
      d_in(15 downto 12) => iob_wdata(59 downto 56),
      d_in(11 downto 8) => iob_wdata(63 downto 60),
      d_in(7 downto 4) => iob_wdata(67 downto 64),
      d_in(3 downto 0) => iob_wdata(71 downto 68),
      freq_refclk => freq_refclk,
      mem_refclk => mem_refclk,
      \out\ => \out\,
      po_coarse_enable_w_reg_0 => po_coarse_enable_w_reg_2,
      po_dec_done_reg(0) => po_dec_done_reg_1(0),
      po_dec_done_reg_0 => po_dec_done_reg_2,
      po_delay_done_reg_0 => \^po_coarse_enable_w_reg\,
      po_delay_done_reg_1 => \^po_coarse_enable_w_reg_1\,
      po_delay_done_reg_2 => \^po_coarse_enable_w_reg_0\,
      \po_delay_done_w__0\(0) => \po_delay_done_w__0\(0),
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__2\(0) => \rstdiv0_sync_r1_reg_rep__2\(0),
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      sync_pulse => sync_pulse
    );
\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_byte_lane__parameterized8\
     port map (
      CLK => CLK,
      COUNTERREADVAL(8 downto 0) => B_po_counter_read_val(8 downto 0),
      D(8) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_12\,
      D(7) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_13\,
      D(6) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_14\,
      D(5) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_15\,
      D(4) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_16\,
      D(3) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_17\,
      D(2) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_18\,
      D(1) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_19\,
      D(0) => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_20\,
      D_of_full => D_of_full,
      D_po_fine_enable => D_po_fine_enable,
      D_po_fine_inc => D_po_fine_inc,
      D_po_sel_fine_oclk_delay_reg => D_po_sel_fine_oclk_delay_reg_n_0,
      E(0) => E(0),
      O(8 downto 0) => O(39 downto 31),
      OUTBURSTPENDING(0) => \PHY_CONTROL_INST.phy_control_i_n_22\,
      SS(0) => SS(0),
      \calib_sel_reg[0]\ => \calib_sel_reg[0]\,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      freq_refclk => freq_refclk,
      iob_wdata(35 downto 0) => iob_wdata(35 downto 0),
      mem_refclk => mem_refclk,
      \out\ => \out\,
      po_coarse_enable_w_reg_0 => \^po_coarse_enable_w_reg\,
      po_coarse_enable_w_reg_1(8 downto 0) => C_po_counter_read_val(8 downto 0),
      po_coarse_enable_w_reg_2(8 downto 0) => A_po_counter_read_val(8 downto 0),
      po_dec_done_reg => po_dec_done_reg_2,
      qdriip_k_n(0) => qdriip_k_n(0),
      qdriip_k_p(0) => qdriip_k_p(0),
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__2\(0) => \rstdiv0_sync_r1_reg_rep__2\(0),
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      sync_pulse => sync_pulse,
      tmp_lb_clk(0) => tmp_lb_clk(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_rld_mc_phy is
  port (
    my_empty_reg : out STD_LOGIC;
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    my_full_reg : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    A_po_delay_done : out STD_LOGIC;
    B_po_delay_done : out STD_LOGIC;
    C_po_delay_done : out STD_LOGIC;
    D_po_delay_done : out STD_LOGIC;
    tmp_lb_clk : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_po_delay_done_0 : out STD_LOGIC;
    B_po_delay_done_1 : out STD_LOGIC;
    \_phy_ctl_a_full_p\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    A_po_delay_done_2 : out STD_LOGIC;
    C_po_delay_done_3 : out STD_LOGIC;
    B_po_delay_done_4 : out STD_LOGIC;
    A_po_delay_done_5 : out STD_LOGIC;
    \_phy_ctl_a_full_p__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    A_calib_in_common : out STD_LOGIC;
    phy_ctl_ready : out STD_LOGIC;
    rst_sync_r1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    init_calib_complete_r_reg_rep : out STD_LOGIC;
    \calib_sel_reg[0]\ : out STD_LOGIC;
    \byte_sel_cnt_reg[2]\ : out STD_LOGIC;
    \po_rdval_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \po_rdval_cnt_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \po_rdval_cnt_reg[7]\ : out STD_LOGIC;
    \FSM_sequential_pc_ctl_ns_reg[0]\ : out STD_LOGIC;
    phy_ctl_wr_reg : out STD_LOGIC;
    of_cmd_wr_en_reg : out STD_LOGIC;
    phy_ctl_wr_reg_0 : out STD_LOGIC;
    pc_cntr_cmd : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 60 downto 0 );
    \po_rdval_cnt_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    if_empty_r_reg : out STD_LOGIC;
    phy_din : out STD_LOGIC_VECTOR ( 143 downto 0 );
    \stg3_1_r_reg[0]\ : out STD_LOGIC;
    \stg3_1_r_reg[1]\ : out STD_LOGIC;
    \stg3_1_r_reg[2]\ : out STD_LOGIC;
    \stg3_1_r_reg[3]\ : out STD_LOGIC;
    \stg3_1_r_reg[4]\ : out STD_LOGIC;
    \stg3_1_r_reg[5]\ : out STD_LOGIC;
    qdriip_k_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_k_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_cq_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_cq_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \calib_zero_inputs_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rdlvl_pi_stg2_f_incdec_r_reg : in STD_LOGIC;
    rdlvl_pi_en_stg2_f_r_reg : in STD_LOGIC;
    rdlvl_pi_stg2_f_incdec_r_reg_0 : in STD_LOGIC;
    rdlvl_pi_en_stg2_f_r_reg_0 : in STD_LOGIC;
    rdlvl_pi_stg2_f_incdec_r_reg_1 : in STD_LOGIC;
    rdlvl_pi_en_stg2_f_r_reg_1 : in STD_LOGIC;
    rdlvl_pi_stg2_f_incdec_r_reg_2 : in STD_LOGIC;
    rdlvl_pi_en_stg2_f_r_reg_2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    po_dec_done_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_ctl_wr_reg_1 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    PHYCTLWD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    po_dec_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_in_common_reg : in STD_LOGIC;
    if_empty_2r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    of_cmd_wr_en_reg_0 : in STD_LOGIC;
    po_sel_fine_oclk_delay_reg : in STD_LOGIC;
    \calib_sel_reg[0]_0\ : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    po_fine_enable : in STD_LOGIC;
    po_fine_inc : in STD_LOGIC;
    sys_rst_o : in STD_LOGIC;
    iodelay_ctrl_rdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    cq_stable_r_reg : in STD_LOGIC;
    po_dec_done_reg_4 : in STD_LOGIC;
    \calib_sel_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cq_stable_r : in STD_LOGIC;
    pi_edge_adv_2r : in STD_LOGIC;
    init_calib_complete_r_reg_rep_0 : in STD_LOGIC;
    \io_fifo_rden_cal_done_r_reg[1]\ : in STD_LOGIC;
    \po_rdval_cnt_reg[5]\ : in STD_LOGIC;
    \io_fifo_rden_cal_done_r_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iob_wdata : in STD_LOGIC_VECTOR ( 143 downto 0 );
    iob_bw : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iob_addr : in STD_LOGIC_VECTOR ( 37 downto 0 );
    d_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_pc_ctl_ns_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    skewd_iserdes_clkb : in STD_LOGIC;
    I : in STD_LOGIC_VECTOR ( 35 downto 0 );
    idelay_ld : in STD_LOGIC;
    \dlyval_dq_r_reg[179]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    skewd_iserdes_clkb_3 : in STD_LOGIC;
    skewd_iserdes_clkb_4 : in STD_LOGIC;
    skewd_iserdes_clkb_5 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    po_dec_done_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    po_dec_done_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_rld_mc_phy : entity is "mig_7series_v4_0_qdr_rld_mc_phy";
end mig_7a_0_mig_7series_v4_0_qdr_rld_mc_phy;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_rld_mc_phy is
  signal \^a_calib_in_common\ : STD_LOGIC;
  signal A_of_full : STD_LOGIC;
  signal B_of_full : STD_LOGIC;
  signal \^_phy_ctl_a_full_p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drive_on_calib_in_common_0 : STD_LOGIC;
  signal \drive_on_calib_in_common_0[0]_i_1_n_0\ : STD_LOGIC;
  signal drive_on_calib_in_common_2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_1_out : STD_LOGIC;
  signal phy_ctl_mstr_empty : STD_LOGIC;
  signal \po_counter_read_val_w[2]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal po_delay_done_w : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \po_delay_done_w__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_10\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_43\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_5\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_6\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_7\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_8\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_9\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes_n_5\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes_n_9\ : STD_LOGIC;
  signal ref_dll_lock_w_0 : STD_LOGIC;
  signal ref_dll_lock_w_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \drive_on_calib_in_common_0[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \drive_on_calib_in_common_2[3]_i_1\ : label is "soft_lutpair220";
begin
  A_calib_in_common <= \^a_calib_in_common\;
  \_phy_ctl_a_full_p\(0) <= \^_phy_ctl_a_full_p\(0);
A_calib_in_common_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => calib_in_common_reg,
      Q => \^a_calib_in_common\,
      R => rstdiv0_sync_r1_reg_rep
    );
\drive_on_calib_in_common_0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \calib_sel_reg[4]\(1),
      I1 => \calib_sel_reg[4]\(0),
      O => \drive_on_calib_in_common_0[0]_i_1_n_0\
    );
\drive_on_calib_in_common_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \drive_on_calib_in_common_0[0]_i_1_n_0\,
      Q => drive_on_calib_in_common_0,
      R => rstdiv0_sync_r1_reg_rep
    );
\drive_on_calib_in_common_2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \calib_sel_reg[4]\(0),
      I1 => \calib_sel_reg[4]\(1),
      O => p_1_out
    );
\drive_on_calib_in_common_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_1_out,
      Q => drive_on_calib_in_common_2(3),
      R => rstdiv0_sync_r1_reg_rep
    );
\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes\: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes
     port map (
      A_calib_in_common_reg => \^a_calib_in_common\,
      A_po_delay_done => A_po_delay_done,
      B_po_delay_done => B_po_delay_done,
      CLK => CLK,
      C_po_delay_done => C_po_delay_done,
      D(5 downto 0) => D(5 downto 0),
      D_po_delay_done => D_po_delay_done,
      I(35 downto 0) => I(35 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \calib_sel_reg[0]\ => \calib_sel_reg[0]_0\,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      \calib_sel_reg[4]\(1 downto 0) => \calib_sel_reg[4]\(1 downto 0),
      \calib_zero_inputs_reg[0]\(0) => \calib_zero_inputs_reg[2]\(0),
      \dlyval_dq_r_reg[179]\(19 downto 0) => \dlyval_dq_r_reg[179]\(19 downto 0),
      drive_on_calib_in_common_0 => drive_on_calib_in_common_0,
      freq_refclk => freq_refclk,
      idelay_ld => idelay_ld,
      if_empty_2r => if_empty_2r,
      if_empty_r_reg => if_empty_r_reg,
      iserdes_clk => my_empty_reg,
      mem_refclk => mem_refclk,
      my_full_reg => my_full_reg,
      phy_din(143 downto 0) => phy_din(143 downto 0),
      pi_edge_adv_2r => pi_edge_adv_2r,
      po_dec_done_reg(0) => po_dec_done_reg_5(0),
      po_dec_done_reg_0(0) => po_dec_done_reg_6(0),
      po_dec_done_reg_1(0) => po_dec_done_reg_7(0),
      po_dec_done_reg_2(0) => po_dec_done_reg_8(0),
      po_dec_done_reg_3 => po_dec_done_reg_4,
      po_delay_done_w(0) => po_delay_done_w(0),
      qdriip_cq_n(0) => qdriip_cq_n(0),
      qdriip_cq_p(0) => qdriip_cq_p(0),
      rdlvl_pi_en_stg2_f_r_reg => rdlvl_pi_en_stg2_f_r_reg,
      rdlvl_pi_en_stg2_f_r_reg_0 => rdlvl_pi_en_stg2_f_r_reg_0,
      rdlvl_pi_en_stg2_f_r_reg_1 => rdlvl_pi_en_stg2_f_r_reg_1,
      rdlvl_pi_en_stg2_f_r_reg_2 => rdlvl_pi_en_stg2_f_r_reg_2,
      rdlvl_pi_stg2_f_incdec_r_reg => rdlvl_pi_stg2_f_incdec_r_reg,
      rdlvl_pi_stg2_f_incdec_r_reg_0 => rdlvl_pi_stg2_f_incdec_r_reg_0,
      rdlvl_pi_stg2_f_incdec_r_reg_1 => rdlvl_pi_stg2_f_incdec_r_reg_1,
      rdlvl_pi_stg2_f_incdec_r_reg_2 => rdlvl_pi_stg2_f_incdec_r_reg_2,
      ref_dll_lock_w_0 => ref_dll_lock_w_0,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__2\(0) => \rstdiv0_sync_r1_reg_rep__2\(0),
      skewd_iserdes_clkb => skewd_iserdes_clkb,
      skewd_iserdes_clkb_3 => skewd_iserdes_clkb_3,
      skewd_iserdes_clkb_4 => skewd_iserdes_clkb_4,
      skewd_iserdes_clkb_5 => skewd_iserdes_clkb_5,
      sync_pulse => sync_pulse,
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]\,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized0\
     port map (
      A_calib_in_common_reg => \^a_calib_in_common\,
      A_of_full => A_of_full,
      A_po_fine_enable_reg_0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_6\,
      A_po_fine_inc_reg_0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_7\,
      A_po_sel_fine_oclk_delay_reg_0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_9\,
      B_of_full => B_of_full,
      B_po_fine_enable_reg_0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_8\,
      B_po_fine_inc_reg_0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_5\,
      B_po_sel_fine_oclk_delay_reg_0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_10\,
      CLK => CLK,
      \FSM_sequential_pc_ctl_ns_reg[0]\ => \FSM_sequential_pc_ctl_ns_reg[0]\,
      \FSM_sequential_pc_ctl_ns_reg[1]\(1 downto 0) => \FSM_sequential_pc_ctl_ns_reg[1]\(1 downto 0),
      O(20 downto 0) => O(20 downto 0),
      PHYCTLWD(7 downto 0) => PHYCTLWD(7 downto 0),
      Q(0) => Q(0),
      SS(0) => SS(0),
      \_phy_ctl_a_full_p\(0) => \^_phy_ctl_a_full_p\(0),
      \_phy_ctl_a_full_p__0\(0) => \_phy_ctl_a_full_p__0\(0),
      \byte_sel_cnt_reg[2]\ => \byte_sel_cnt_reg[2]\,
      \calib_sel_reg[0]\ => \calib_sel_reg[0]\,
      \calib_sel_reg[0]_0\ => \calib_sel_reg[0]_0\,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      \calib_sel_reg[4]\(1 downto 0) => \calib_sel_reg[4]\(1 downto 0),
      \calib_zero_inputs_reg[1]\(0) => \calib_zero_inputs_reg[2]\(1),
      cq_stable_r => cq_stable_r,
      cq_stable_r_reg => cq_stable_r_reg,
      d_in(1 downto 0) => d_in(1 downto 0),
      \drive_on_calib_in_common_2_reg[3]\ => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes_n_9\,
      freq_refclk => freq_refclk,
      in0(0) => in0(0),
      init_calib_complete_r_reg_rep => init_calib_complete_r_reg_rep,
      init_calib_complete_r_reg_rep_0 => init_calib_complete_r_reg_rep_0,
      \io_fifo_rden_cal_done_r_reg[1]\ => \io_fifo_rden_cal_done_r_reg[1]\,
      iob_addr(37 downto 0) => iob_addr(37 downto 0),
      iodelay_ctrl_rdy(0) => iodelay_ctrl_rdy(0),
      mem_refclk => mem_refclk,
      of_cmd_wr_en_reg => of_cmd_wr_en_reg_0,
      pc_cntr_cmd(0) => pc_cntr_cmd(0),
      phy_ctl_mstr_empty => phy_ctl_mstr_empty,
      phy_ctl_ready => phy_ctl_ready,
      phy_ctl_wr_reg => phy_ctl_wr_reg,
      phy_ctl_wr_reg_0 => phy_ctl_wr_reg_0,
      phy_ctl_wr_reg_1 => phy_ctl_wr_reg_1,
      phy_ctl_wr_reg_2 => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes_n_5\,
      pll_locked => pll_locked,
      po_coarse_enable_w_reg => B_po_delay_done_4,
      po_coarse_enable_w_reg_0 => A_po_delay_done_5,
      \po_counter_read_val_reg[6]_0\(6 downto 0) => \po_counter_read_val_w[2]_1\(6 downto 0),
      po_dec_done_reg(0) => po_dec_done_reg_2(0),
      po_dec_done_reg_0(0) => po_dec_done_reg_3(0),
      po_dec_done_reg_1 => po_dec_done_reg_4,
      po_delay_done_w(0) => po_delay_done_w(0),
      \po_delay_done_w__0\(0) => \po_delay_done_w__0\(2),
      po_fine_enable => po_fine_enable,
      po_fine_inc => po_fine_inc,
      \po_rdval_cnt_reg[5]\ => \po_rdval_cnt_reg[5]\,
      \po_rdval_cnt_reg[6]\(0) => \po_rdval_cnt_reg[6]\(0),
      \po_rdval_cnt_reg[8]\(1) => \po_rdval_cnt_reg[8]_0\(0),
      \po_rdval_cnt_reg[8]\(0) => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_43\,
      po_sel_fine_oclk_delay_reg => po_sel_fine_oclk_delay_reg,
      ref_dll_lock_w_0 => ref_dll_lock_w_0,
      ref_dll_lock_w_2 => ref_dll_lock_w_2,
      rst_sync_r1_reg => rst_sync_r1_reg,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      \stg3_1_r_reg[0]\ => \stg3_1_r_reg[0]\,
      \stg3_1_r_reg[1]\ => \stg3_1_r_reg[1]\,
      \stg3_1_r_reg[2]\ => \stg3_1_r_reg[2]\,
      \stg3_1_r_reg[3]\ => \stg3_1_r_reg[3]\,
      \stg3_1_r_reg[4]\ => \stg3_1_r_reg[4]\,
      \stg3_1_r_reg[5]\ => \stg3_1_r_reg[5]\,
      sync_pulse => sync_pulse,
      sys_rst_o => sys_rst_o
    );
\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes\: entity work.\mig_7a_0_mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized1\
     port map (
      A_calib_in_common_reg => \^a_calib_in_common\,
      A_of_full => A_of_full,
      A_po_fine_enable_reg_0 => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes_n_9\,
      B_of_full => B_of_full,
      CLK => CLK,
      E(0) => E(0),
      O(39 downto 0) => O(60 downto 21),
      PHYCTLWD(7 downto 0) => PHYCTLWD(7 downto 0),
      Q(0) => Q(0),
      SS(0) => SS(0),
      \_phy_ctl_a_full_p\(0) => \^_phy_ctl_a_full_p\(0),
      \calib_sel_reg[0]\ => \calib_sel_reg[0]_0\,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      \calib_sel_reg[4]\(1 downto 0) => \calib_sel_reg[4]\(1 downto 0),
      \calib_zero_inputs_reg[2]\(0) => \calib_zero_inputs_reg[2]\(2),
      drive_on_calib_in_common_2(0) => drive_on_calib_in_common_2(3),
      freq_refclk => freq_refclk,
      \io_fifo_rden_cal_done_r_reg[2]\(1 downto 0) => \io_fifo_rden_cal_done_r_reg[2]\(1 downto 0),
      iob_bw(15 downto 0) => iob_bw(15 downto 0),
      iob_wdata(143 downto 0) => iob_wdata(143 downto 0),
      mem_refclk => mem_refclk,
      of_cmd_wr_en_reg => of_cmd_wr_en_reg,
      \out\ => \out\,
      phy_ctl_mstr_empty => phy_ctl_mstr_empty,
      phy_ctl_wr_reg => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes_n_5\,
      phy_ctl_wr_reg_0 => phy_ctl_wr_reg_1,
      pll_locked => pll_locked,
      po_coarse_enable_w_reg => D_po_delay_done_0,
      po_coarse_enable_w_reg_0 => B_po_delay_done_1,
      po_coarse_enable_w_reg_1 => A_po_delay_done_2,
      po_coarse_enable_w_reg_2 => C_po_delay_done_3,
      \po_counter_read_val_reg[7]_0\(0) => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_43\,
      po_dec_done_reg(0) => po_dec_done_reg(0),
      po_dec_done_reg_0(0) => po_dec_done_reg_0(0),
      po_dec_done_reg_1(0) => po_dec_done_reg_1(0),
      po_dec_done_reg_2 => po_dec_done_reg_4,
      \po_delay_done_w__0\(0) => \po_delay_done_w__0\(2),
      po_fine_enable => po_fine_enable,
      po_fine_enable_reg => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_6\,
      po_fine_enable_reg_0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_8\,
      po_fine_inc => po_fine_inc,
      po_fine_inc_reg => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_5\,
      po_fine_inc_reg_0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_7\,
      \po_rdval_cnt_reg[7]\ => \po_rdval_cnt_reg[7]\,
      \po_rdval_cnt_reg[8]\(7) => \po_rdval_cnt_reg[8]\(0),
      \po_rdval_cnt_reg[8]\(6 downto 0) => \po_counter_read_val_w[2]_1\(6 downto 0),
      po_sel_fine_oclk_delay_reg => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_10\,
      po_sel_fine_oclk_delay_reg_0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_9\,
      po_sel_fine_oclk_delay_reg_1 => po_sel_fine_oclk_delay_reg,
      qdriip_k_n(0) => qdriip_k_n(0),
      qdriip_k_p(0) => qdriip_k_p(0),
      ref_dll_lock_w_2 => ref_dll_lock_w_2,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__2\(0) => \rstdiv0_sync_r1_reg_rep__2\(0),
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      sync_pulse => sync_pulse,
      tmp_lb_clk(0) => tmp_lb_clk(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7series_v4_0_qdr_phy_top is
  port (
    iserdes_clk : out STD_LOGIC;
    rst_clk : out STD_LOGIC;
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    my_full_reg : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[140]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[142]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rd_data0 : out STD_LOGIC_VECTOR ( 135 downto 0 );
    app_rd_valid0 : out STD_LOGIC;
    app_rd_valid1 : out STD_LOGIC;
    po_dec_done : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    rst_sync_r1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lanes_solid_prev_r_reg[0]\ : out STD_LOGIC;
    qdriip_w_n : out STD_LOGIC;
    qdriip_r_n : out STD_LOGIC;
    qdriip_dll_off_n : out STD_LOGIC;
    qdriip_sa : out STD_LOGIC_VECTOR ( 18 downto 0 );
    qdriip_bw_n : out STD_LOGIC_VECTOR ( 3 downto 0 );
    qdriip_d : out STD_LOGIC_VECTOR ( 35 downto 0 );
    qdriip_k_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_k_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    qdriip_cq_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_cq_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    mmcm_ps_clk : in STD_LOGIC;
    rst_sync_r1 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_1\ : in STD_LOGIC;
    sys_rst_o : in STD_LOGIC;
    iodelay_ctrl_rdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    cq_stable_r_reg : in STD_LOGIC;
    app_wr_cmd0 : in STD_LOGIC;
    app_wr_cmd1 : in STD_LOGIC;
    app_wr_bw_n0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    app_wr_data0 : in STD_LOGIC_VECTOR ( 143 downto 0 );
    psdone : in STD_LOGIC;
    qdriip_q : in STD_LOGIC_VECTOR ( 35 downto 0 );
    skewd_iserdes_clkb : in STD_LOGIC;
    skewd_iserdes_clkb_3 : in STD_LOGIC;
    skewd_iserdes_clkb_4 : in STD_LOGIC;
    skewd_iserdes_clkb_5 : in STD_LOGIC;
    app_wr_addr0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    app_rd_addr0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    app_rd_cmd0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    poc_sample_pd : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7series_v4_0_qdr_phy_top : entity is "mig_7series_v4_0_qdr_phy_top";
end mig_7a_0_mig_7series_v4_0_qdr_phy_top;

architecture STRUCTURE of mig_7a_0_mig_7series_v4_0_qdr_phy_top is
  signal A_calib_in_common : STD_LOGIC;
  signal I : STD_LOGIC_VECTOR ( 47 downto 2 );
  signal O : STD_LOGIC_VECTOR ( 141 downto 51 );
  signal \_phy_ctl_a_full_p\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \_phy_ctl_a_full_p__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \byte_sel_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \byte_sel_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \byte_sel_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal calib_in_common_reg_n_0 : STD_LOGIC;
  signal \calib_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \calib_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal \calib_sel_reg_n_0_[3]\ : STD_LOGIC;
  signal \calib_sel_reg_n_0_[4]\ : STD_LOGIC;
  signal calib_zero_inputs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cmplx_rd_burst_bytes : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal cmplx_rdcal_start : STD_LOGIC;
  signal dlyval_dq : STD_LOGIC_VECTOR ( 179 downto 40 );
  signal idelay_ld : STD_LOGIC;
  signal if_empty_2r : STD_LOGIC;
  signal int_rd_cmd_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal iob_addr : STD_LOGIC_VECTOR ( 75 downto 1 );
  signal iob_bw : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal iob_dll_off_n : STD_LOGIC;
  signal iob_wdata : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal iob_wr_n : STD_LOGIC_VECTOR ( 3 to 3 );
  signal kill_rd_valid : STD_LOGIC;
  signal of_cmd_wr_en : STD_LOGIC;
  signal of_data_wr_en : STD_LOGIC;
  signal phy_ctl_ready : STD_LOGIC;
  signal phy_din : STD_LOGIC_VECTOR ( 315 downto 16 );
  signal pi_edge_adv_2r : STD_LOGIC;
  signal pi_edge_adv_r : STD_LOGIC;
  signal \po_counter_read_val_w[2]_1\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^po_dec_done\ : STD_LOGIC;
  signal po_fine_enable : STD_LOGIC;
  signal po_fine_inc : STD_LOGIC;
  signal po_sel_fine_oclk_delay_reg_n_0 : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/A_po_delay_done\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/B_po_delay_done\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_delay_done\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_delay_done\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/B_po_delay_done\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/A_po_delay_done\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/B_po_delay_done\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_po_delay_done\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_po_delay_done\ : STD_LOGIC;
  signal rdlvl_stg1_cal_bytes : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rst_clk\ : STD_LOGIC;
  signal tmp_lb_clk : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \u_qdr_phy_cmplx_rdcal/sel0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \u_qdr_phy_wr_init_sm/cq_stable_r\ : STD_LOGIC;
  signal \u_qdr_phy_wr_po_init/p_0_in2_in\ : STD_LOGIC;
  signal \u_qdr_phy_wr_po_init/p_1_in\ : STD_LOGIC;
  signal \u_qdr_phy_wr_po_init/p_1_in__0\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal u_qdr_phy_wr_top_n_18 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_19 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_20 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_21 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_22 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_23 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_24 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_25 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_28 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_29 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_34 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_35 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_37 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_38 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_39 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_40 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_43 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_44 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_45 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_46 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_47 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_51 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_52 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_53 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_54 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_55 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_61 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_62 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_63 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_64 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_65 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_66 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_67 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_68 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_69 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_70 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_71 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_72 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_73 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_74 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_75 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_76 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_77 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_79 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_80 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_81 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_82 : STD_LOGIC;
  signal u_qdr_phy_wr_top_n_83 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_20 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_21 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_22 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_23 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_24 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_244 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_245 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_246 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_247 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_248 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_249 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_25 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_26 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_27 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_28 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_31 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_32 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_33 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_34 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_35 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_98 : STD_LOGIC;
  signal u_qdr_rld_mc_phy_n_99 : STD_LOGIC;
  signal \u_qdr_rld_phy_cntrl_init/pc_cmd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_qdr_rld_phy_cntrl_init/pc_cntr_cmd\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \u_qdr_rld_phy_cntrl_init/pc_ctl_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_qdr_rld_phy_rdlvl/first_lane_r\ : STD_LOGIC;
  signal \u_qdr_rld_phy_rdlvl/next_lane_r\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r\ : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_150 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_151 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_152 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_154 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_157 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_158 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_159 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_160 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_161 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_162 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_163 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_164 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_165 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_166 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_168 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_169 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_170 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_171 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_172 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_173 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_174 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_175 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_176 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_177 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_180 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_181 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_182 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_183 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_184 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_185 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_186 : STD_LOGIC;
  signal u_qdr_rld_phy_read_top_n_187 : STD_LOGIC;
  signal \u_qdr_rld_phy_read_vld_gen/p_1_out\ : STD_LOGIC;
  signal valid_latency : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrcal_en : STD_LOGIC;
begin
  po_dec_done <= \^po_dec_done\;
  rst_clk <= \^rst_clk\;
\byte_sel_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_61,
      Q => \byte_sel_cnt_reg_n_0_[0]\,
      R => '0'
    );
\byte_sel_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_62,
      Q => \byte_sel_cnt_reg_n_0_[1]\,
      R => '0'
    );
\byte_sel_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_rld_phy_read_top_n_158,
      Q => \byte_sel_cnt_reg_n_0_[2]\,
      R => '0'
    );
calib_in_common_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_47,
      Q => calib_in_common_reg_n_0,
      R => '0'
    );
\calib_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_69,
      Q => \calib_sel_reg_n_0_[0]\,
      R => '0'
    );
\calib_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_68,
      Q => \calib_sel_reg_n_0_[1]\,
      R => '0'
    );
\calib_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_67,
      Q => \calib_sel_reg_n_0_[3]\,
      R => '0'
    );
\calib_sel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_66,
      Q => \calib_sel_reg_n_0_[4]\,
      R => '0'
    );
\calib_zero_inputs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_65,
      Q => calib_zero_inputs(0),
      R => '0'
    );
\calib_zero_inputs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_64,
      Q => calib_zero_inputs(1),
      R => '0'
    );
\calib_zero_inputs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_63,
      Q => calib_zero_inputs(2),
      R => '0'
    );
pi_edge_adv_2r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_edge_adv_r,
      Q => pi_edge_adv_2r,
      R => \^rst_clk\
    );
pi_edge_adv_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_rld_phy_read_top_n_152,
      Q => pi_edge_adv_r,
      R => \^rst_clk\
    );
po_fine_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_45,
      Q => po_fine_enable,
      R => '0'
    );
po_fine_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_44,
      Q => po_fine_inc,
      R => '0'
    );
po_sel_fine_oclk_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_qdr_phy_wr_top_n_46,
      Q => po_sel_fine_oclk_delay_reg_n_0,
      R => '0'
    );
u_qdr_phy_byte_lane_map: entity work.mig_7a_0_mig_7series_v4_0_qdr_phy_byte_lane_map
     port map (
      I(35 downto 27) => I(47 downto 39),
      I(26 downto 19) => I(35 downto 28),
      I(18 downto 16) => I(24 downto 22),
      I(15) => I(20),
      I(14 downto 6) => I(17 downto 9),
      I(5 downto 0) => I(7 downto 2),
      O(60 downto 52) => O(141 downto 133),
      O(51 downto 41) => O(131 downto 121),
      O(40 downto 39) => O(119 downto 118),
      O(38 downto 21) => O(115 downto 98),
      O(20 downto 0) => O(71 downto 51),
      iob_dll_off_n => iob_dll_off_n,
      qdriip_bw_n(3 downto 0) => qdriip_bw_n(3 downto 0),
      qdriip_d(35 downto 0) => qdriip_d(35 downto 0),
      qdriip_dll_off_n => qdriip_dll_off_n,
      qdriip_q(35 downto 0) => qdriip_q(35 downto 0),
      qdriip_r_n => qdriip_r_n,
      qdriip_sa(18 downto 0) => qdriip_sa(18 downto 0),
      qdriip_w_n => qdriip_w_n
    );
u_qdr_phy_wr_top: entity work.mig_7a_0_mig_7series_v4_0_qdr_phy_wr_top
     port map (
      A(3) => u_qdr_rld_phy_read_top_n_173,
      A(2) => u_qdr_rld_phy_read_top_n_174,
      A(1) => u_qdr_rld_phy_read_top_n_175,
      A(0) => u_qdr_rld_phy_read_top_n_176,
      A_po_delay_done => \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      A_po_delay_done_1 => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      A_po_delay_done_4 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      B_po_delay_done => \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/B_po_delay_done\,
      B_po_delay_done_2 => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/B_po_delay_done\,
      B_po_delay_done_5 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/B_po_delay_done\,
      CLK => CLK,
      C_po_delay_done => \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      C_po_delay_done_3 => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      D(2) => u_qdr_phy_wr_top_n_63,
      D(1) => u_qdr_phy_wr_top_n_64,
      D(0) => u_qdr_phy_wr_top_n_65,
      D_po_delay_done => \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      D_po_delay_done_0 => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      E(0) => E(0),
      \FSM_sequential_pc_ctl_ns_reg[0]\ => u_qdr_rld_mc_phy_n_33,
      \FSM_sequential_pc_ctl_ns_reg[0]_0\ => u_qdr_rld_mc_phy_n_35,
      \FSM_sequential_pc_ctl_ns_reg[0]_1\ => u_qdr_rld_mc_phy_n_32,
      PHYCTLWD(7) => u_qdr_phy_wr_top_n_18,
      PHYCTLWD(6) => u_qdr_phy_wr_top_n_19,
      PHYCTLWD(5) => u_qdr_phy_wr_top_n_20,
      PHYCTLWD(4) => u_qdr_phy_wr_top_n_21,
      PHYCTLWD(3) => u_qdr_phy_wr_top_n_22,
      PHYCTLWD(2) => u_qdr_phy_wr_top_n_23,
      PHYCTLWD(1) => u_qdr_phy_wr_top_n_24,
      PHYCTLWD(0) => u_qdr_phy_wr_top_n_25,
      Q(1) => \u_qdr_phy_wr_po_init/p_0_in2_in\,
      Q(0) => \u_qdr_phy_wr_po_init/p_1_in\,
      SR(0) => \^rst_clk\,
      \_phy_ctl_a_full_p\(0) => \_phy_ctl_a_full_p\(2),
      \_phy_ctl_a_full_p__0\(0) => \_phy_ctl_a_full_p__0\(1),
      app_rd_addr0(18 downto 0) => app_rd_addr0(18 downto 0),
      app_rd_cmd0 => app_rd_cmd0,
      app_wr_addr0(18 downto 0) => app_wr_addr0(18 downto 0),
      app_wr_bw_n0(15 downto 0) => app_wr_bw_n0(15 downto 0),
      app_wr_cmd0 => app_wr_cmd0,
      app_wr_cmd1 => app_wr_cmd1,
      app_wr_data0(143 downto 0) => app_wr_data0(143 downto 0),
      \byte_cnt_reg[2]\ => u_qdr_rld_phy_read_top_n_168,
      \byte_sel_cnt_reg[0]\ => u_qdr_phy_wr_top_n_61,
      \byte_sel_cnt_reg[0]_0\ => \byte_sel_cnt_reg_n_0_[0]\,
      \byte_sel_cnt_reg[1]\ => u_qdr_phy_wr_top_n_62,
      \byte_sel_cnt_reg[1]_0\ => \byte_sel_cnt_reg_n_0_[1]\,
      \byte_sel_cnt_reg[2]\ => \byte_sel_cnt_reg_n_0_[2]\,
      \byte_sel_r_reg[0]\ => u_qdr_rld_phy_read_top_n_170,
      cal_done_reg => u_qdr_rld_phy_read_top_n_150,
      cal_stage2_start_r_reg => u_qdr_phy_wr_top_n_39,
      calib_in_common_reg => u_qdr_phy_wr_top_n_47,
      \calib_sel_reg[0]\ => u_qdr_phy_wr_top_n_55,
      \calib_sel_reg[0]_0\ => u_qdr_phy_wr_top_n_69,
      \calib_sel_reg[1]\ => u_qdr_phy_wr_top_n_68,
      \calib_sel_reg[4]\(1) => u_qdr_phy_wr_top_n_66,
      \calib_sel_reg[4]\(0) => u_qdr_phy_wr_top_n_67,
      \calib_sel_reg[4]_0\(1) => \calib_sel_reg_n_0_[4]\,
      \calib_sel_reg[4]_0\(0) => \calib_sel_reg_n_0_[3]\,
      clkdiv_phase_cal_done_5r_reg => u_qdr_phy_wr_top_n_35,
      cmplx_rd_data_valid_r_reg => u_qdr_phy_wr_top_n_79,
      cmplx_rd_data_valid_r_reg_0 => u_qdr_phy_wr_top_n_80,
      cmplx_rdcal_start => cmplx_rdcal_start,
      cq_stable_r => \u_qdr_phy_wr_init_sm/cq_stable_r\,
      d_in(14) => iob_addr(27),
      d_in(13) => iob_addr(25),
      d_in(12) => iob_addr(23),
      d_in(11) => iob_addr(21),
      d_in(10) => iob_addr(19),
      d_in(9) => iob_addr(17),
      d_in(8) => iob_addr(11),
      d_in(7) => iob_addr(9),
      d_in(6) => iob_addr(15),
      d_in(5) => iob_addr(13),
      d_in(4) => iob_addr(7),
      d_in(3) => iob_addr(5),
      d_in(2) => iob_addr(3),
      d_in(1) => iob_addr(1),
      d_in(0) => iob_wr_n(3),
      edge_adv_cal_done_reg => u_qdr_rld_phy_read_top_n_151,
      edge_adv_cal_start_r_reg => u_qdr_phy_wr_top_n_38,
      first_lane_r => \u_qdr_rld_phy_rdlvl/first_lane_r\,
      in0(0) => \u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      init_calib_complete => init_calib_complete,
      init_calib_complete_r_reg_rep => u_qdr_rld_mc_phy_n_27,
      \init_wr_data1_r_reg[71]\(35 downto 0) => cmplx_rd_burst_bytes(35 downto 0),
      int_rd_cmd_n(0) => int_rd_cmd_n(0),
      \iob_addr_rise0_reg[9]\ => u_qdr_phy_wr_top_n_40,
      iob_bw(15 downto 0) => iob_bw(15 downto 0),
      iob_dll_off_n => iob_dll_off_n,
      iob_wdata(143 downto 0) => iob_wdata(143 downto 0),
      kill_rd_valid => kill_rd_valid,
      \lanes_solid_prev_r_reg[0]\ => \lanes_solid_prev_r_reg[0]\,
      \left_r_reg[0]\ => u_qdr_phy_wr_top_n_81,
      mmcm_ps_clk => mmcm_ps_clk,
      \next_lane_r_reg[2]\ => u_qdr_phy_wr_top_n_82,
      \next_lane_r_reg[2]_0\(0) => \u_qdr_rld_phy_rdlvl/next_lane_r\(2),
      of_cmd_wr_en_reg => of_cmd_wr_en,
      \out\ => of_data_wr_en,
      p_1_out => \u_qdr_rld_phy_read_vld_gen/p_1_out\,
      \pc_cmd_reg[0]\(1) => \u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      \pc_cmd_reg[0]\(0) => u_qdr_phy_wr_top_n_43,
      pc_cntr_cmd(0) => \u_qdr_rld_phy_cntrl_init/pc_cntr_cmd\(4),
      \pc_seq_reg[0]\ => u_qdr_phy_wr_top_n_29,
      \phase_valid_reg[3]\(3) => u_qdr_rld_phy_read_top_n_184,
      \phase_valid_reg[3]\(2) => u_qdr_rld_phy_read_top_n_185,
      \phase_valid_reg[3]\(1) => u_qdr_rld_phy_read_top_n_186,
      \phase_valid_reg[3]\(0) => u_qdr_rld_phy_read_top_n_187,
      phy_ctl_ready => phy_ctl_ready,
      \pi_lane_r_reg[0]\ => u_qdr_rld_phy_read_top_n_171,
      po_coarse_enable_w_reg => u_qdr_rld_mc_phy_n_34,
      \po_counter_read_val_reg[0]\ => u_qdr_rld_mc_phy_n_244,
      \po_counter_read_val_reg[1]\ => u_qdr_rld_mc_phy_n_245,
      \po_counter_read_val_reg[2]\ => u_qdr_rld_mc_phy_n_246,
      \po_counter_read_val_reg[3]\ => u_qdr_rld_mc_phy_n_247,
      \po_counter_read_val_reg[4]\ => u_qdr_rld_mc_phy_n_248,
      \po_counter_read_val_reg[5]\ => u_qdr_rld_mc_phy_n_249,
      \po_counter_read_val_reg[6]\(0) => \u_qdr_phy_wr_po_init/p_1_in__0\(6),
      \po_counter_read_val_reg[7]\ => u_qdr_rld_mc_phy_n_31,
      \po_counter_read_val_reg[8]\(0) => u_qdr_rld_mc_phy_n_98,
      \po_counter_read_val_reg[8]_0\(0) => \po_counter_read_val_w[2]_1\(8),
      po_delay_done_reg => u_qdr_rld_mc_phy_n_26,
      po_delay_done_reg_0 => u_qdr_rld_mc_phy_n_28,
      po_fine_enable_reg => \^po_dec_done\,
      po_fine_enable_reg_0 => u_qdr_phy_wr_top_n_45,
      po_fine_inc_reg => u_qdr_phy_wr_top_n_44,
      \po_rdval_cnt_reg[3]\ => u_qdr_phy_wr_top_n_70,
      \po_rdval_cnt_reg[6]\ => u_qdr_phy_wr_top_n_71,
      po_sel_fine_oclk_delay_reg => u_qdr_phy_wr_top_n_46,
      po_sel_fine_oclk_delay_reg_0 => po_sel_fine_oclk_delay_reg_n_0,
      poc_sample_pd => poc_sample_pd,
      psdone => psdone,
      \rd_ptr_reg[0]\(23) => iob_addr(75),
      \rd_ptr_reg[0]\(22) => iob_addr(73),
      \rd_ptr_reg[0]\(21) => iob_addr(71),
      \rd_ptr_reg[0]\(20) => iob_addr(69),
      \rd_ptr_reg[0]\(19) => iob_addr(67),
      \rd_ptr_reg[0]\(18) => iob_addr(65),
      \rd_ptr_reg[0]\(17) => iob_addr(59),
      \rd_ptr_reg[0]\(16) => iob_addr(57),
      \rd_ptr_reg[0]\(15) => iob_addr(63),
      \rd_ptr_reg[0]\(14) => iob_addr(61),
      \rd_ptr_reg[0]\(13) => iob_addr(55),
      \rd_ptr_reg[0]\(12) => iob_addr(53),
      \rd_ptr_reg[0]\(11) => iob_addr(51),
      \rd_ptr_reg[0]\(10) => iob_addr(49),
      \rd_ptr_reg[0]\(9) => iob_addr(47),
      \rd_ptr_reg[0]\(8) => iob_addr(45),
      \rd_ptr_reg[0]\(7) => iob_addr(43),
      \rd_ptr_reg[0]\(6) => iob_addr(41),
      \rd_ptr_reg[0]\(5) => iob_addr(39),
      \rd_ptr_reg[0]\(4) => iob_addr(37),
      \rd_ptr_reg[0]\(3) => iob_addr(35),
      \rd_ptr_reg[0]\(2) => iob_addr(33),
      \rd_ptr_reg[0]\(1) => iob_addr(31),
      \rd_ptr_reg[0]\(0) => iob_addr(29),
      rdlvl_stg1_done_r_reg => u_qdr_phy_wr_top_n_34,
      rdlvl_stg1_done_r_reg_0 => u_qdr_rld_phy_read_top_n_154,
      rdlvl_stg1_start_r => \u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r\,
      rdlvl_stg1_start_r_reg => u_qdr_phy_wr_top_n_37,
      \rdlvl_work_lane_r_reg[1]\(1) => u_qdr_rld_phy_read_top_n_182,
      \rdlvl_work_lane_r_reg[1]\(0) => u_qdr_rld_phy_read_top_n_183,
      rst_sync_r1 => rst_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      \seen_valid_r_reg[3]\(2) => rdlvl_stg1_cal_bytes(3),
      \seen_valid_r_reg[3]\(1 downto 0) => rdlvl_stg1_cal_bytes(1 downto 0),
      sel0(1 downto 0) => \u_qdr_phy_cmplx_rdcal/sel0\(3 downto 2),
      \simp_min_eye_r_reg[0]\ => u_qdr_phy_wr_top_n_83,
      \simp_min_eye_r_reg[1]\ => u_qdr_rld_phy_read_top_n_157,
      tmp_lb_clk(0) => tmp_lb_clk(11),
      \valid_latency_reg[1]\ => u_qdr_rld_phy_read_top_n_172,
      \valid_latency_reg[2]\ => u_qdr_rld_phy_read_top_n_177,
      \valid_latency_reg[3]\ => u_qdr_rld_phy_read_top_n_180,
      \valid_latency_reg[4]\(2) => valid_latency(4),
      \valid_latency_reg[4]\(1 downto 0) => valid_latency(1 downto 0),
      \valid_latency_reg[4]_0\ => u_qdr_rld_phy_read_top_n_181,
      \wait_cnt_reg[0]\(0) => u_qdr_phy_wr_top_n_51,
      \wait_cnt_reg[0]_0\(0) => u_qdr_phy_wr_top_n_52,
      \wait_cnt_reg[0]_1\(0) => u_qdr_phy_wr_top_n_53,
      \wait_cnt_reg[0]_2\(0) => u_qdr_phy_wr_top_n_54,
      \wait_cnt_reg[0]_3\(0) => u_qdr_phy_wr_top_n_73,
      \wait_cnt_reg[0]_4\(0) => u_qdr_phy_wr_top_n_74,
      \wait_cnt_reg[0]_5\(0) => u_qdr_phy_wr_top_n_75,
      \wait_cnt_reg[3]\(0) => u_qdr_phy_wr_top_n_72,
      \wait_cnt_reg[3]_0\(0) => u_qdr_phy_wr_top_n_76,
      \wait_cnt_reg[3]_1\(0) => u_qdr_phy_wr_top_n_77,
      wrcal_adj_rdy_r_reg => u_qdr_rld_phy_read_top_n_169,
      \wrcal_byte_sel_r2_reg[0]\ => u_qdr_phy_wr_top_n_28,
      wrcal_en => wrcal_en
    );
u_qdr_rld_mc_phy: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_mc_phy
     port map (
      A_calib_in_common => A_calib_in_common,
      A_po_delay_done => \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      A_po_delay_done_2 => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      A_po_delay_done_5 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      B_po_delay_done => \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/B_po_delay_done\,
      B_po_delay_done_1 => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/B_po_delay_done\,
      B_po_delay_done_4 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/B_po_delay_done\,
      CLK => CLK,
      C_po_delay_done => \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      C_po_delay_done_3 => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      D(5) => u_qdr_rld_mc_phy_n_20,
      D(4) => u_qdr_rld_mc_phy_n_21,
      D(3) => u_qdr_rld_mc_phy_n_22,
      D(2) => u_qdr_rld_mc_phy_n_23,
      D(1) => u_qdr_rld_mc_phy_n_24,
      D(0) => u_qdr_rld_mc_phy_n_25,
      D_po_delay_done => \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      D_po_delay_done_0 => \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      E(0) => u_qdr_phy_wr_top_n_72,
      \FSM_sequential_pc_ctl_ns_reg[0]\ => u_qdr_rld_mc_phy_n_32,
      \FSM_sequential_pc_ctl_ns_reg[1]\(1) => \u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      \FSM_sequential_pc_ctl_ns_reg[1]\(0) => u_qdr_phy_wr_top_n_43,
      I(35 downto 27) => I(47 downto 39),
      I(26 downto 19) => I(35 downto 28),
      I(18 downto 16) => I(24 downto 22),
      I(15) => I(20),
      I(14 downto 6) => I(17 downto 9),
      I(5 downto 0) => I(7 downto 2),
      O(60 downto 52) => O(141 downto 133),
      O(51 downto 41) => O(131 downto 121),
      O(40 downto 39) => O(119 downto 118),
      O(38 downto 21) => O(115 downto 98),
      O(20 downto 0) => O(71 downto 51),
      PHYCTLWD(7) => u_qdr_phy_wr_top_n_18,
      PHYCTLWD(6) => u_qdr_phy_wr_top_n_19,
      PHYCTLWD(5) => u_qdr_phy_wr_top_n_20,
      PHYCTLWD(4) => u_qdr_phy_wr_top_n_21,
      PHYCTLWD(3) => u_qdr_phy_wr_top_n_22,
      PHYCTLWD(2) => u_qdr_phy_wr_top_n_23,
      PHYCTLWD(1) => u_qdr_phy_wr_top_n_24,
      PHYCTLWD(0) => u_qdr_phy_wr_top_n_25,
      Q(0) => Q(0),
      SR(0) => \^rst_clk\,
      SS(0) => SS(0),
      \_phy_ctl_a_full_p\(0) => \_phy_ctl_a_full_p\(2),
      \_phy_ctl_a_full_p__0\(0) => \_phy_ctl_a_full_p__0\(1),
      \byte_sel_cnt_reg[2]\ => u_qdr_rld_mc_phy_n_28,
      calib_in_common_reg => calib_in_common_reg_n_0,
      \calib_sel_reg[0]\ => u_qdr_rld_mc_phy_n_27,
      \calib_sel_reg[0]_0\ => \calib_sel_reg_n_0_[0]\,
      \calib_sel_reg[1]\ => \calib_sel_reg_n_0_[1]\,
      \calib_sel_reg[4]\(1) => \calib_sel_reg_n_0_[4]\,
      \calib_sel_reg[4]\(0) => \calib_sel_reg_n_0_[3]\,
      \calib_zero_inputs_reg[2]\(2 downto 0) => calib_zero_inputs(2 downto 0),
      cq_stable_r => \u_qdr_phy_wr_init_sm/cq_stable_r\,
      cq_stable_r_reg => cq_stable_r_reg,
      d_in(1) => iob_wr_n(3),
      d_in(0) => int_rd_cmd_n(0),
      \dlyval_dq_r_reg[179]\(19 downto 15) => dlyval_dq(179 downto 175),
      \dlyval_dq_r_reg[179]\(14 downto 10) => dlyval_dq(134 downto 130),
      \dlyval_dq_r_reg[179]\(9 downto 5) => dlyval_dq(89 downto 85),
      \dlyval_dq_r_reg[179]\(4 downto 0) => dlyval_dq(44 downto 40),
      freq_refclk => freq_refclk,
      idelay_ld => idelay_ld,
      if_empty_2r => if_empty_2r,
      if_empty_r_reg => u_qdr_rld_mc_phy_n_99,
      in0(0) => \u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      init_calib_complete_r_reg_rep => u_qdr_rld_mc_phy_n_26,
      init_calib_complete_r_reg_rep_0 => u_qdr_phy_wr_top_n_40,
      \io_fifo_rden_cal_done_r_reg[1]\ => u_qdr_phy_wr_top_n_70,
      \io_fifo_rden_cal_done_r_reg[2]\(1) => \u_qdr_phy_wr_po_init/p_0_in2_in\,
      \io_fifo_rden_cal_done_r_reg[2]\(0) => \u_qdr_phy_wr_po_init/p_1_in\,
      iob_addr(37) => iob_addr(75),
      iob_addr(36) => iob_addr(73),
      iob_addr(35) => iob_addr(71),
      iob_addr(34) => iob_addr(69),
      iob_addr(33) => iob_addr(67),
      iob_addr(32) => iob_addr(65),
      iob_addr(31) => iob_addr(63),
      iob_addr(30) => iob_addr(61),
      iob_addr(29) => iob_addr(59),
      iob_addr(28) => iob_addr(57),
      iob_addr(27) => iob_addr(55),
      iob_addr(26) => iob_addr(53),
      iob_addr(25) => iob_addr(51),
      iob_addr(24) => iob_addr(49),
      iob_addr(23) => iob_addr(47),
      iob_addr(22) => iob_addr(45),
      iob_addr(21) => iob_addr(43),
      iob_addr(20) => iob_addr(41),
      iob_addr(19) => iob_addr(39),
      iob_addr(18) => iob_addr(37),
      iob_addr(17) => iob_addr(35),
      iob_addr(16) => iob_addr(33),
      iob_addr(15) => iob_addr(31),
      iob_addr(14) => iob_addr(29),
      iob_addr(13) => iob_addr(27),
      iob_addr(12) => iob_addr(25),
      iob_addr(11) => iob_addr(23),
      iob_addr(10) => iob_addr(21),
      iob_addr(9) => iob_addr(19),
      iob_addr(8) => iob_addr(17),
      iob_addr(7) => iob_addr(15),
      iob_addr(6) => iob_addr(13),
      iob_addr(5) => iob_addr(11),
      iob_addr(4) => iob_addr(9),
      iob_addr(3) => iob_addr(7),
      iob_addr(2) => iob_addr(5),
      iob_addr(1) => iob_addr(3),
      iob_addr(0) => iob_addr(1),
      iob_bw(15 downto 0) => iob_bw(15 downto 0),
      iob_wdata(143 downto 0) => iob_wdata(143 downto 0),
      iodelay_ctrl_rdy(0) => iodelay_ctrl_rdy(0),
      mem_refclk => mem_refclk,
      my_empty_reg => iserdes_clk,
      my_full_reg => my_full_reg,
      of_cmd_wr_en_reg => u_qdr_rld_mc_phy_n_34,
      of_cmd_wr_en_reg_0 => of_cmd_wr_en,
      \out\ => of_data_wr_en,
      pc_cntr_cmd(0) => \u_qdr_rld_phy_cntrl_init/pc_cntr_cmd\(4),
      phy_ctl_ready => phy_ctl_ready,
      phy_ctl_wr_reg => u_qdr_rld_mc_phy_n_33,
      phy_ctl_wr_reg_0 => u_qdr_rld_mc_phy_n_35,
      phy_ctl_wr_reg_1 => u_qdr_phy_wr_top_n_29,
      phy_din(143 downto 140) => phy_din(315 downto 312),
      phy_din(139 downto 136) => phy_din(307 downto 304),
      phy_din(135 downto 116) => phy_din(299 downto 280),
      phy_din(115 downto 112) => phy_din(275 downto 272),
      phy_din(111 downto 108) => phy_din(267 downto 264),
      phy_din(107 downto 104) => phy_din(235 downto 232),
      phy_din(103 downto 100) => phy_din(227 downto 224),
      phy_din(99 downto 80) => phy_din(219 downto 200),
      phy_din(79 downto 76) => phy_din(195 downto 192),
      phy_din(75 downto 72) => phy_din(163 downto 160),
      phy_din(71 downto 68) => phy_din(147 downto 144),
      phy_din(67 downto 64) => phy_din(135 downto 132),
      phy_din(63 downto 56) => phy_din(127 downto 120),
      phy_din(55 downto 52) => phy_din(115 downto 112),
      phy_din(51 downto 48) => phy_din(107 downto 104),
      phy_din(47 downto 44) => phy_din(99 downto 96),
      phy_din(43 downto 40) => phy_din(91 downto 88),
      phy_din(39 downto 36) => phy_din(83 downto 80),
      phy_din(35 downto 32) => phy_din(75 downto 72),
      phy_din(31 downto 12) => phy_din(59 downto 40),
      phy_din(11 downto 8) => phy_din(35 downto 32),
      phy_din(7 downto 4) => phy_din(27 downto 24),
      phy_din(3 downto 0) => phy_din(19 downto 16),
      pi_edge_adv_2r => pi_edge_adv_2r,
      pll_locked => pll_locked,
      po_dec_done_reg(0) => u_qdr_phy_wr_top_n_74,
      po_dec_done_reg_0(0) => u_qdr_phy_wr_top_n_73,
      po_dec_done_reg_1(0) => u_qdr_phy_wr_top_n_75,
      po_dec_done_reg_2(0) => u_qdr_phy_wr_top_n_77,
      po_dec_done_reg_3(0) => u_qdr_phy_wr_top_n_76,
      po_dec_done_reg_4 => \^po_dec_done\,
      po_dec_done_reg_5(0) => u_qdr_phy_wr_top_n_51,
      po_dec_done_reg_6(0) => u_qdr_phy_wr_top_n_52,
      po_dec_done_reg_7(0) => u_qdr_phy_wr_top_n_53,
      po_dec_done_reg_8(0) => u_qdr_phy_wr_top_n_54,
      po_fine_enable => po_fine_enable,
      po_fine_inc => po_fine_inc,
      \po_rdval_cnt_reg[5]\ => u_qdr_phy_wr_top_n_71,
      \po_rdval_cnt_reg[6]\(0) => \u_qdr_phy_wr_po_init/p_1_in__0\(6),
      \po_rdval_cnt_reg[7]\ => u_qdr_rld_mc_phy_n_31,
      \po_rdval_cnt_reg[8]\(0) => \po_counter_read_val_w[2]_1\(8),
      \po_rdval_cnt_reg[8]_0\(0) => u_qdr_rld_mc_phy_n_98,
      po_sel_fine_oclk_delay_reg => po_sel_fine_oclk_delay_reg_n_0,
      qdriip_cq_n(0) => qdriip_cq_n(0),
      qdriip_cq_p(0) => qdriip_cq_p(0),
      qdriip_k_n(0) => qdriip_k_n(0),
      qdriip_k_p(0) => qdriip_k_p(0),
      rdlvl_pi_en_stg2_f_r_reg => u_qdr_rld_phy_read_top_n_159,
      rdlvl_pi_en_stg2_f_r_reg_0 => u_qdr_rld_phy_read_top_n_161,
      rdlvl_pi_en_stg2_f_r_reg_1 => u_qdr_rld_phy_read_top_n_163,
      rdlvl_pi_en_stg2_f_r_reg_2 => u_qdr_rld_phy_read_top_n_165,
      rdlvl_pi_stg2_f_incdec_r_reg => u_qdr_rld_phy_read_top_n_160,
      rdlvl_pi_stg2_f_incdec_r_reg_0 => u_qdr_rld_phy_read_top_n_162,
      rdlvl_pi_stg2_f_incdec_r_reg_1 => u_qdr_rld_phy_read_top_n_164,
      rdlvl_pi_stg2_f_incdec_r_reg_2 => u_qdr_rld_phy_read_top_n_166,
      rst_sync_r1_reg => rst_sync_r1_reg,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__2\(0) => SR(0),
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      \rstdiv0_sync_r1_reg_rep__4_0\ => \rstdiv0_sync_r1_reg_rep__4_1\,
      skewd_iserdes_clkb => skewd_iserdes_clkb,
      skewd_iserdes_clkb_3 => skewd_iserdes_clkb_3,
      skewd_iserdes_clkb_4 => skewd_iserdes_clkb_4,
      skewd_iserdes_clkb_5 => skewd_iserdes_clkb_5,
      \stg3_1_r_reg[0]\ => u_qdr_rld_mc_phy_n_244,
      \stg3_1_r_reg[1]\ => u_qdr_rld_mc_phy_n_245,
      \stg3_1_r_reg[2]\ => u_qdr_rld_mc_phy_n_246,
      \stg3_1_r_reg[3]\ => u_qdr_rld_mc_phy_n_247,
      \stg3_1_r_reg[4]\ => u_qdr_rld_mc_phy_n_248,
      \stg3_1_r_reg[5]\ => u_qdr_rld_mc_phy_n_249,
      sync_pulse => sync_pulse,
      sys_rst_o => sys_rst_o,
      tmp_lb_clk(0) => tmp_lb_clk(11),
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]\,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]_0\
    );
u_qdr_rld_phy_read_top: entity work.mig_7a_0_mig_7series_v4_0_qdr_rld_phy_read_top
     port map (
      A(3) => u_qdr_rld_phy_read_top_n_173,
      A(2) => u_qdr_rld_phy_read_top_n_174,
      A(1) => u_qdr_rld_phy_read_top_n_175,
      A(0) => u_qdr_rld_phy_read_top_n_176,
      A_calib_in_common => A_calib_in_common,
      A_pi_fine_enable_reg => u_qdr_rld_phy_read_top_n_159,
      A_pi_fine_inc_reg => u_qdr_rld_phy_read_top_n_160,
      B_pi_fine_enable_reg => u_qdr_rld_phy_read_top_n_161,
      B_pi_fine_inc_reg => u_qdr_rld_phy_read_top_n_162,
      CLK => CLK,
      C_pi_fine_enable_reg => u_qdr_rld_phy_read_top_n_163,
      C_pi_fine_inc_reg => u_qdr_rld_phy_read_top_n_164,
      D(5) => u_qdr_rld_mc_phy_n_20,
      D(4) => u_qdr_rld_mc_phy_n_21,
      D(3) => u_qdr_rld_mc_phy_n_22,
      D(2) => u_qdr_rld_mc_phy_n_23,
      D(1) => u_qdr_rld_mc_phy_n_24,
      D(0) => u_qdr_rld_mc_phy_n_25,
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      D_pi_fine_enable_reg => u_qdr_rld_phy_read_top_n_165,
      D_pi_fine_inc_reg => u_qdr_rld_phy_read_top_n_166,
      Q(2) => valid_latency(4),
      Q(1 downto 0) => valid_latency(1 downto 0),
      app_rd_data0(135 downto 0) => app_rd_data0(135 downto 0),
      \app_rd_data0[140]\(1 downto 0) => \app_rd_data0[140]\(1 downto 0),
      \app_rd_data0[142]\(1 downto 0) => \app_rd_data0[142]\(1 downto 0),
      app_rd_valid0 => app_rd_valid0,
      app_rd_valid1 => app_rd_valid1,
      \byte_sel_cnt_reg[0]\ => u_qdr_rld_phy_read_top_n_170,
      \byte_sel_cnt_reg[1]\ => u_qdr_rld_phy_read_top_n_169,
      \byte_sel_cnt_reg[2]\ => u_qdr_rld_phy_read_top_n_158,
      \byte_sel_cnt_reg[2]_0\ => \byte_sel_cnt_reg_n_0_[2]\,
      \byte_sel_r_reg[0]\ => u_qdr_phy_wr_top_n_28,
      cal_stage2_start_r_reg => u_qdr_phy_wr_top_n_39,
      \calib_sel_reg[0]\ => u_qdr_rld_phy_read_top_n_171,
      \calib_sel_reg[0]_0\ => \calib_sel_reg_n_0_[0]\,
      \calib_sel_reg[1]\ => u_qdr_rld_phy_read_top_n_168,
      \calib_sel_reg[1]_0\ => \calib_sel_reg_n_0_[1]\,
      \cmplx_burst_bytes_r_reg[35]\ => u_qdr_rld_phy_read_top_n_180,
      \cmplx_burst_bytes_r_reg[35]_0\(35 downto 0) => cmplx_rd_burst_bytes(35 downto 0),
      cmplx_rd_data_valid_r_reg => u_qdr_rld_phy_read_top_n_172,
      cmplx_rd_data_valid_r_reg_0 => u_qdr_rld_phy_read_top_n_177,
      cmplx_rdcal_start => cmplx_rdcal_start,
      cmplx_rdcal_start_r_reg => u_qdr_phy_wr_top_n_83,
      \data_valid_shftr_r_reg[13]\ => u_qdr_phy_wr_top_n_79,
      \data_valid_shftr_r_reg[29]\ => u_qdr_phy_wr_top_n_80,
      \dlyval_dq_r_reg[134]\ => u_qdr_rld_phy_read_top_n_154,
      edge_adv_cal_start_r_reg => u_qdr_phy_wr_top_n_38,
      first_lane_r => \u_qdr_rld_phy_rdlvl/first_lane_r\,
      \gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\ => u_qdr_rld_phy_read_top_n_150,
      idelay_ld => idelay_ld,
      if_empty_2r => if_empty_2r,
      init_calib_complete_r_reg_rep => u_qdr_rld_phy_read_top_n_157,
      init_calib_complete_r_reg_rep_0 => u_qdr_phy_wr_top_n_55,
      int_rd_cmd_n(0) => int_rd_cmd_n(0),
      kill_rd_valid => kill_rd_valid,
      my_empty_reg(19 downto 15) => dlyval_dq(179 downto 175),
      my_empty_reg(14 downto 10) => dlyval_dq(134 downto 130),
      my_empty_reg(9 downto 5) => dlyval_dq(89 downto 85),
      my_empty_reg(4 downto 0) => dlyval_dq(44 downto 40),
      my_empty_reg_0 => u_qdr_rld_mc_phy_n_99,
      p_1_out => \u_qdr_rld_phy_read_vld_gen/p_1_out\,
      phy_din(143 downto 140) => phy_din(315 downto 312),
      phy_din(139 downto 136) => phy_din(307 downto 304),
      phy_din(135 downto 116) => phy_din(299 downto 280),
      phy_din(115 downto 112) => phy_din(275 downto 272),
      phy_din(111 downto 108) => phy_din(267 downto 264),
      phy_din(107 downto 104) => phy_din(235 downto 232),
      phy_din(103 downto 100) => phy_din(227 downto 224),
      phy_din(99 downto 80) => phy_din(219 downto 200),
      phy_din(79 downto 76) => phy_din(195 downto 192),
      phy_din(75 downto 72) => phy_din(163 downto 160),
      phy_din(71 downto 68) => phy_din(147 downto 144),
      phy_din(67 downto 64) => phy_din(135 downto 132),
      phy_din(63 downto 56) => phy_din(127 downto 120),
      phy_din(55 downto 52) => phy_din(115 downto 112),
      phy_din(51 downto 48) => phy_din(107 downto 104),
      phy_din(47 downto 44) => phy_din(99 downto 96),
      phy_din(43 downto 40) => phy_din(91 downto 88),
      phy_din(39 downto 36) => phy_din(83 downto 80),
      phy_din(35 downto 32) => phy_din(75 downto 72),
      phy_din(31 downto 12) => phy_din(59 downto 40),
      phy_din(11 downto 8) => phy_din(35 downto 32),
      phy_din(7 downto 4) => phy_din(27 downto 24),
      phy_din(3 downto 0) => phy_din(19 downto 16),
      pi_edge_adv_r_reg => u_qdr_rld_phy_read_top_n_152,
      \pi_edge_adv_wait_cnt_reg[2]\ => u_qdr_rld_phy_read_top_n_151,
      po_delay_done_reg => u_qdr_rld_mc_phy_n_28,
      \rd_addr_r_reg[8]\ => u_qdr_rld_phy_read_top_n_181,
      \rd_data_lane_r_reg[27]\(1) => u_qdr_rld_phy_read_top_n_182,
      \rd_data_lane_r_reg[27]\(0) => u_qdr_rld_phy_read_top_n_183,
      \rdlvl_stg1_cal_bytes_r_reg[2]\ => u_qdr_phy_wr_top_n_82,
      \rdlvl_stg1_cal_bytes_r_reg[3]\(2) => rdlvl_stg1_cal_bytes(3),
      \rdlvl_stg1_cal_bytes_r_reg[3]\(1 downto 0) => rdlvl_stg1_cal_bytes(1 downto 0),
      rdlvl_stg1_start_r => \u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r\,
      rdlvl_stg1_start_r_reg => u_qdr_phy_wr_top_n_37,
      rdlvl_stg1_start_r_reg_0 => u_qdr_phy_wr_top_n_81,
      \rdlvl_work_lane_r_reg[2]\(0) => \u_qdr_rld_phy_rdlvl/next_lane_r\(2),
      rst_stg1_r_reg => u_qdr_phy_wr_top_n_34,
      rst_stg2_r_reg => u_qdr_phy_wr_top_n_35,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__4\ => \rstdiv0_sync_r1_reg_rep__4_0\,
      sel0(1 downto 0) => \u_qdr_phy_cmplx_rdcal/sel0\(3 downto 2),
      \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\(3) => u_qdr_rld_phy_read_top_n_184,
      \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\(2) => u_qdr_rld_phy_read_top_n_185,
      \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\(1) => u_qdr_rld_phy_read_top_n_186,
      \solid_cntr_present[3].byte_comp_cnt_r_reg[0]\(0) => u_qdr_rld_phy_read_top_n_187,
      wrcal_en => wrcal_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0_mig_7a_0_mig is
  port (
    clk : out STD_LOGIC;
    iserdes_clk : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    iserdes_clk_0 : out STD_LOGIC;
    iserdes_clk_1 : out STD_LOGIC;
    iserdes_clk_2 : out STD_LOGIC;
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[140]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_rd_data0[142]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rd_data0 : out STD_LOGIC_VECTOR ( 135 downto 0 );
    app_rd_valid0 : out STD_LOGIC;
    app_rd_valid1 : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    qdriip_w_n : out STD_LOGIC;
    qdriip_r_n : out STD_LOGIC;
    qdriip_dll_off_n : out STD_LOGIC;
    qdriip_sa : out STD_LOGIC_VECTOR ( 18 downto 0 );
    qdriip_bw_n : out STD_LOGIC_VECTOR ( 3 downto 0 );
    qdriip_d : out STD_LOGIC_VECTOR ( 35 downto 0 );
    qdriip_k_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_k_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_cq_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_cq_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_wr_cmd0 : in STD_LOGIC;
    app_wr_cmd1 : in STD_LOGIC;
    app_wr_bw_n0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    app_wr_data0 : in STD_LOGIC_VECTOR ( 143 downto 0 );
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    qdriip_q : in STD_LOGIC_VECTOR ( 35 downto 0 );
    skewd_iserdes_clkb : in STD_LOGIC;
    skewd_iserdes_clkb_3 : in STD_LOGIC;
    skewd_iserdes_clkb_4 : in STD_LOGIC;
    skewd_iserdes_clkb_5 : in STD_LOGIC;
    app_wr_addr0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    app_rd_addr0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    app_rd_cmd0 : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    clk_ref_p : in STD_LOGIC;
    clk_ref_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7a_0_mig_7a_0_mig : entity is "mig_7a_0_mig";
end mig_7a_0_mig_7a_0_mig;

architecture STRUCTURE of mig_7a_0_mig_7a_0_mig is
  signal \^clk\ : STD_LOGIC;
  signal freq_refclk : STD_LOGIC;
  signal iodelay_ctrl_rdy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mem_refclk : STD_LOGIC;
  signal mmcm_clk : STD_LOGIC;
  signal mmcm_ps_clk : STD_LOGIC;
  signal pll_locked : STD_LOGIC;
  signal po_dec_done : STD_LOGIC;
  signal poc_sample_pd : STD_LOGIC;
  signal psdone : STD_LOGIC;
  signal rst_phaser_ref_sync_r : STD_LOGIC_VECTOR ( 12 to 12 );
  signal rst_sync_r1 : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_sync_r1 : signal is "10";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_sync_r1 : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rst_sync_r1 : signal is "10";
  signal rstdiv0_sync_r1 : STD_LOGIC;
  attribute MAX_FANOUT of rstdiv0_sync_r1 : signal is "50";
  attribute RTL_MAX_FANOUT of rstdiv0_sync_r1 : signal is "found";
  attribute syn_maxfan of rstdiv0_sync_r1 : signal is "50";
  signal sync_pulse : STD_LOGIC;
  signal sys_rst_act_hi : STD_LOGIC;
  signal sys_rst_o : STD_LOGIC;
  signal u_infrastructure_n_0 : STD_LOGIC;
  signal u_infrastructure_n_10 : STD_LOGIC;
  attribute MAX_FANOUT of u_infrastructure_n_10 : signal is "50";
  attribute RTL_MAX_FANOUT of u_infrastructure_n_10 : signal is "found";
  attribute syn_maxfan of u_infrastructure_n_10 : signal is "50";
  signal u_infrastructure_n_11 : STD_LOGIC;
  attribute MAX_FANOUT of u_infrastructure_n_11 : signal is "50";
  attribute RTL_MAX_FANOUT of u_infrastructure_n_11 : signal is "found";
  attribute syn_maxfan of u_infrastructure_n_11 : signal is "50";
  signal u_infrastructure_n_12 : STD_LOGIC;
  attribute MAX_FANOUT of u_infrastructure_n_12 : signal is "50";
  attribute RTL_MAX_FANOUT of u_infrastructure_n_12 : signal is "found";
  attribute syn_maxfan of u_infrastructure_n_12 : signal is "50";
  signal u_infrastructure_n_13 : STD_LOGIC;
  attribute MAX_FANOUT of u_infrastructure_n_13 : signal is "50";
  attribute RTL_MAX_FANOUT of u_infrastructure_n_13 : signal is "found";
  attribute syn_maxfan of u_infrastructure_n_13 : signal is "50";
  signal u_infrastructure_n_14 : STD_LOGIC;
  attribute MAX_FANOUT of u_infrastructure_n_14 : signal is "50";
  attribute RTL_MAX_FANOUT of u_infrastructure_n_14 : signal is "found";
  attribute syn_maxfan of u_infrastructure_n_14 : signal is "50";
  signal u_infrastructure_n_15 : STD_LOGIC;
  attribute MAX_FANOUT of u_infrastructure_n_15 : signal is "50";
  attribute RTL_MAX_FANOUT of u_infrastructure_n_15 : signal is "found";
  attribute syn_maxfan of u_infrastructure_n_15 : signal is "50";
  signal u_infrastructure_n_16 : STD_LOGIC;
  signal u_infrastructure_n_17 : STD_LOGIC;
  signal u_iodelay_ctrl_n_0 : STD_LOGIC;
  signal u_qdr_phy_top_n_153 : STD_LOGIC;
  signal u_qdr_phy_top_n_154 : STD_LOGIC;
  signal u_qdr_phy_top_n_155 : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of u_qdr_phy_top : label is "mig_7series_v4_0_qdriip_7Series, 2016.2";
begin
  clk <= \^clk\;
u_clk_ibuf: entity work.mig_7a_0_mig_7series_v4_0_clk_ibuf
     port map (
      mmcm_clk => mmcm_clk,
      sys_clk_n => sys_clk_n,
      sys_clk_p => sys_clk_p
    );
u_infrastructure: entity work.mig_7a_0_mig_7series_v4_0_infrastructure
     port map (
      AS(0) => sys_rst_act_hi,
      CLK => \^clk\,
      E(0) => u_qdr_phy_top_n_154,
      Q(0) => rst_phaser_ref_sync_r(12),
      SR(0) => u_infrastructure_n_13,
      SS(0) => u_infrastructure_n_12,
      freq_refclk => freq_refclk,
      if_empty_2r_reg => u_infrastructure_n_10,
      mem_refclk => mem_refclk,
      mmcm_clk => mmcm_clk,
      mmcm_ps_clk => mmcm_ps_clk,
      \phy_init_r_reg[10]\ => u_qdr_phy_top_n_155,
      pll_locked => pll_locked,
      po_coarse_skew_delay_en_reg => u_infrastructure_n_16,
      po_dec_done => po_dec_done,
      poc_sample_pd => poc_sample_pd,
      psdone => psdone,
      \rd_ptr_reg[0]\ => u_infrastructure_n_11,
      rst_r_reg => u_infrastructure_n_15,
      \rst_ref_sync_r_reg[0][14]\ => u_qdr_phy_top_n_153,
      \rst_ref_sync_r_reg[0][14]_0\(0) => u_iodelay_ctrl_n_0,
      rst_sync_r1 => rst_sync_r1,
      rst_sync_r1_reg_0 => u_infrastructure_n_0,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \solid_cntr_present[2].byte_comp_cnt_r_reg[0]\ => u_infrastructure_n_17,
      sync_pulse => sync_pulse,
      \wait_cnt_reg[0]\ => u_infrastructure_n_14
    );
u_iodelay_ctrl: entity work.mig_7a_0_mig_7series_v4_0_iodelay_ctrl
     port map (
      AS(0) => sys_rst_act_hi,
      clk_ref_n => clk_ref_n,
      clk_ref_p => clk_ref_p,
      cq_stable_r_reg => u_infrastructure_n_0,
      iodelay_ctrl_rdy(0) => iodelay_ctrl_rdy(0),
      \rst_phaser_ref_sync_r_reg[0]\(0) => u_iodelay_ctrl_n_0,
      sys_rst => sys_rst,
      sys_rst_o => sys_rst_o
    );
u_qdr_phy_top: entity work.mig_7a_0_mig_7series_v4_0_qdr_phy_top
     port map (
      CLK => \^clk\,
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      E(0) => u_qdr_phy_top_n_154,
      Q(0) => rst_phaser_ref_sync_r(12),
      SR(0) => u_infrastructure_n_13,
      SS(0) => u_infrastructure_n_12,
      app_rd_addr0(18 downto 0) => app_rd_addr0(18 downto 0),
      app_rd_cmd0 => app_rd_cmd0,
      app_rd_data0(135 downto 0) => app_rd_data0(135 downto 0),
      \app_rd_data0[140]\(1 downto 0) => \app_rd_data0[140]\(1 downto 0),
      \app_rd_data0[142]\(1 downto 0) => \app_rd_data0[142]\(1 downto 0),
      app_rd_valid0 => app_rd_valid0,
      app_rd_valid1 => app_rd_valid1,
      app_wr_addr0(18 downto 0) => app_wr_addr0(18 downto 0),
      app_wr_bw_n0(15 downto 0) => app_wr_bw_n0(15 downto 0),
      app_wr_cmd0 => app_wr_cmd0,
      app_wr_cmd1 => app_wr_cmd1,
      app_wr_data0(143 downto 0) => app_wr_data0(143 downto 0),
      cq_stable_r_reg => u_infrastructure_n_0,
      freq_refclk => freq_refclk,
      init_calib_complete => init_calib_complete,
      iodelay_ctrl_rdy(0) => iodelay_ctrl_rdy(0),
      iserdes_clk => iserdes_clk,
      \lanes_solid_prev_r_reg[0]\ => u_qdr_phy_top_n_155,
      mem_refclk => mem_refclk,
      mmcm_ps_clk => mmcm_ps_clk,
      my_full_reg => iserdes_clk_1,
      pll_locked => pll_locked,
      po_dec_done => po_dec_done,
      poc_sample_pd => poc_sample_pd,
      psdone => psdone,
      qdriip_bw_n(3 downto 0) => qdriip_bw_n(3 downto 0),
      qdriip_cq_n(0) => qdriip_cq_n(0),
      qdriip_cq_p(0) => qdriip_cq_p(0),
      qdriip_d(35 downto 0) => qdriip_d(35 downto 0),
      qdriip_dll_off_n => qdriip_dll_off_n,
      qdriip_k_n(0) => qdriip_k_n(0),
      qdriip_k_p(0) => qdriip_k_p(0),
      qdriip_q(35 downto 0) => qdriip_q(35 downto 0),
      qdriip_r_n => qdriip_r_n,
      qdriip_sa(18 downto 0) => qdriip_sa(18 downto 0),
      qdriip_w_n => qdriip_w_n,
      rst_clk => SR(0),
      rst_sync_r1 => rst_sync_r1,
      rst_sync_r1_reg => u_qdr_phy_top_n_153,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => u_infrastructure_n_10,
      \rstdiv0_sync_r1_reg_rep__0\ => u_infrastructure_n_11,
      \rstdiv0_sync_r1_reg_rep__3\ => u_infrastructure_n_14,
      \rstdiv0_sync_r1_reg_rep__4\ => u_infrastructure_n_17,
      \rstdiv0_sync_r1_reg_rep__4_0\ => u_infrastructure_n_15,
      \rstdiv0_sync_r1_reg_rep__4_1\ => u_infrastructure_n_16,
      skewd_iserdes_clkb => skewd_iserdes_clkb,
      skewd_iserdes_clkb_3 => skewd_iserdes_clkb_3,
      skewd_iserdes_clkb_4 => skewd_iserdes_clkb_4,
      skewd_iserdes_clkb_5 => skewd_iserdes_clkb_5,
      sync_pulse => sync_pulse,
      sys_rst_o => sys_rst_o,
      \wr_ptr_reg[1]\ => iserdes_clk_0,
      \wr_ptr_reg[1]_0\ => iserdes_clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7a_0 is
  port (
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    clk_ref_p : in STD_LOGIC;
    clk_ref_n : in STD_LOGIC;
    qdriip_cq_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_cq_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_q : in STD_LOGIC_VECTOR ( 35 downto 0 );
    qdriip_k_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_k_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_d : out STD_LOGIC_VECTOR ( 35 downto 0 );
    qdriip_sa : out STD_LOGIC_VECTOR ( 18 downto 0 );
    qdriip_w_n : out STD_LOGIC;
    qdriip_r_n : out STD_LOGIC;
    qdriip_bw_n : out STD_LOGIC_VECTOR ( 3 downto 0 );
    qdriip_dll_off_n : out STD_LOGIC;
    app_wr_cmd0 : in STD_LOGIC;
    app_wr_addr0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    app_wr_data0 : in STD_LOGIC_VECTOR ( 143 downto 0 );
    app_wr_bw_n0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    app_rd_cmd0 : in STD_LOGIC;
    app_rd_addr0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    app_rd_valid0 : out STD_LOGIC;
    app_rd_data0 : out STD_LOGIC_VECTOR ( 143 downto 0 );
    app_wr_cmd1 : in STD_LOGIC;
    app_wr_addr1 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    app_wr_data1 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    app_wr_bw_n1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    app_rd_cmd1 : in STD_LOGIC;
    app_rd_addr1 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    app_rd_valid1 : out STD_LOGIC;
    app_rd_data1 : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : out STD_LOGIC;
    rst_clk : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mig_7a_0 : entity is true;
end mig_7a_0;

architecture STRUCTURE of mig_7a_0 is
  signal \^app_rd_data0\ : STD_LOGIC_VECTOR ( 143 downto 72 );
  signal \^app_rd_data1\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/iserdes_clk\ : STD_LOGIC;
  signal \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/iserdes_clk\ : STD_LOGIC;
  signal \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\ : STD_LOGIC;
  signal \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\ : STD_LOGIC;
begin
  app_rd_data0(143 downto 72) <= \^app_rd_data0\(143 downto 72);
  app_rd_data0(71 downto 0) <= \^app_rd_data1\(71 downto 0);
  app_rd_data1(71 downto 0) <= \^app_rd_data1\(71 downto 0);
u_mig_7a_0_mig: entity work.mig_7a_0_mig_7a_0_mig
     port map (
      DOA(1 downto 0) => \^app_rd_data0\(136 downto 135),
      DOB(1 downto 0) => \^app_rd_data0\(138 downto 137),
      SR(0) => rst_clk,
      app_rd_addr0(18 downto 0) => app_rd_addr0(18 downto 0),
      app_rd_cmd0 => app_rd_cmd0,
      app_rd_data0(135) => \^app_rd_data0\(143),
      app_rd_data0(134 downto 72) => \^app_rd_data0\(134 downto 72),
      app_rd_data0(71 downto 0) => \^app_rd_data1\(71 downto 0),
      \app_rd_data0[140]\(1 downto 0) => \^app_rd_data0\(140 downto 139),
      \app_rd_data0[142]\(1 downto 0) => \^app_rd_data0\(142 downto 141),
      app_rd_valid0 => app_rd_valid0,
      app_rd_valid1 => app_rd_valid1,
      app_wr_addr0(18 downto 0) => app_wr_addr0(18 downto 0),
      app_wr_bw_n0(15 downto 0) => app_wr_bw_n0(15 downto 0),
      app_wr_cmd0 => app_wr_cmd0,
      app_wr_cmd1 => app_wr_cmd1,
      app_wr_data0(143 downto 0) => app_wr_data0(143 downto 0),
      clk => clk,
      clk_ref_n => clk_ref_n,
      clk_ref_p => clk_ref_p,
      init_calib_complete => init_calib_complete,
      iserdes_clk => \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/iserdes_clk\,
      iserdes_clk_0 => \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/iserdes_clk\,
      iserdes_clk_1 => \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      iserdes_clk_2 => \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      qdriip_bw_n(3 downto 0) => qdriip_bw_n(3 downto 0),
      qdriip_cq_n(0) => qdriip_cq_n(0),
      qdriip_cq_p(0) => qdriip_cq_p(0),
      qdriip_d(35 downto 0) => qdriip_d(35 downto 0),
      qdriip_dll_off_n => qdriip_dll_off_n,
      qdriip_k_n(0) => qdriip_k_n(0),
      qdriip_k_p(0) => qdriip_k_p(0),
      qdriip_q(35 downto 0) => qdriip_q(35 downto 0),
      qdriip_r_n => qdriip_r_n,
      qdriip_sa(18 downto 0) => qdriip_sa(18 downto 0),
      qdriip_w_n => qdriip_w_n,
      skewd_iserdes_clkb => \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/iserdes_clk\,
      skewd_iserdes_clkb_3 => \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/iserdes_clk\,
      skewd_iserdes_clkb_4 => \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      skewd_iserdes_clkb_5 => \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      sys_clk_n => sys_clk_n,
      sys_clk_p => sys_clk_p,
      sys_rst => sys_rst
    );
end STRUCTURE;
