Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 18 12:19:16 2024
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  118         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (78)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (78)
-------------------------------
 There are 78 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.225        0.000                      0                 2626        0.164        0.000                      0                 2626        4.500        0.000                       0                   354  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.225        0.000                      0                 2626        0.164        0.000                      0                 2626        4.500        0.000                       0                   354  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 3.989ns (45.735%)  route 4.733ns (54.265%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.584     9.571    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X53Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.695 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.695    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1_n_0
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 3.989ns (46.037%)  route 4.676ns (53.963%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.527     9.514    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X53Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.638 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.000     9.638    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 3.989ns (46.379%)  route 4.612ns (53.621%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.463     9.450    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.574 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, routed)           0.000     9.574    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1_n_0
    SLICE_X52Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X52Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 3.989ns (46.456%)  route 4.598ns (53.544%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.449     9.436    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X51Y53         LUT4 (Prop_lut4_I1_O)        0.124     9.560 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.000     9.560    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X51Y53         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y53         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X51Y53         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 3.989ns (46.474%)  route 4.594ns (53.526%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.445     9.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.124     9.556 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.000     9.556    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 3.984ns (46.467%)  route 4.590ns (53.533%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.441     9.428    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.119     9.547 r  bd_0_i/hls_inst/inst/control_s_axi_U/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.547    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X53Y53         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y53         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y53         FDSE (Setup_fdse_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 4.023ns (49.263%)  route 4.143ns (50.737%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_2_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_2/DOBDO[0]
                         net (fo=2, routed)           1.567     5.902    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[10]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.150     6.052 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_19/O
                         net (fo=1, routed)           0.452     6.505    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_19_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I5_O)        0.328     6.833 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_8/O
                         net (fo=2, routed)           1.897     8.730    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_8_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.854 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_3/O
                         net (fo=1, routed)           0.162     9.015    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_3_n_0
    SLICE_X52Y54         LUT4 (Prop_lut4_I3_O)        0.124     9.139 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.139    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X52Y54         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y54         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.642ns (9.145%)  route 6.378ns (90.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y47         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=71, routed)          5.579     7.070    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3_i_1/O
                         net (fo=1, routed)           0.800     7.993    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3_i_1_n_0
    RAMB36_X4Y19         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y19         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.807ns (12.072%)  route 5.878ns (87.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y52         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=146, routed)         1.546     2.997    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6_0
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.329     3.326 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_i_10/O
                         net (fo=16, routed)          4.332     7.658    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_i_10_n_0
    RAMB36_X4Y19         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y19         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    10.115    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.807ns (12.132%)  route 5.845ns (87.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y52         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=146, routed)         1.571     3.022    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6_0
    SLICE_X33Y44         LUT4 (Prop_lut4_I1_O)        0.329     3.351 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_i_6/O
                         net (fo=16, routed)          4.273     7.625    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_i_6_n_0
    RAMB36_X5Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768    10.121    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  2.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.216%)  route 0.228ns (61.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[2]_rep__0/Q
                         net (fo=16, routed)          0.228     0.779    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0_1[2]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_0_fu_56_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.251ns (75.929%)  route 0.080ns (24.071%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y45         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[14]/Q
                         net (fo=3, routed)           0.080     0.631    bd_0_i/hls_inst/inst/control_s_axi_U/start_pc[14]
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.045     0.676 r  bd_0_i/hls_inst/inst/control_s_axi_U/pc_0_fu_56[12]_i_3/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/inst/control_s_axi_U/pc_0_fu_56[12]_i_3_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.741 r  bd_0_i/hls_inst/inst/control_s_axi_U/pc_0_fu_56_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.741    bd_0_i/hls_inst/inst/control_s_axi_U_n_15
    SLICE_X50Y45         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_56_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y45         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_56_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/pc_0_fu_56_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.684%)  route 0.243ns (63.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[4]_rep__0/Q
                         net (fo=16, routed)          0.243     0.795    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0_1[4]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.871%)  route 0.252ns (64.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[5]_rep__0/Q
                         net (fo=16, routed)          0.252     0.803    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0_1[5]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.354%)  route 0.233ns (58.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y42         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[6]_rep__0/Q
                         net (fo=16, routed)          0.233     0.807    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0_1[6]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.354%)  route 0.233ns (58.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y42         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/pc_0_load_reg_110_reg[7]_rep__0/Q
                         net (fo=16, routed)          0.233     0.807    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0_1[7]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.300%)  route 0.122ns (39.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y54         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=69, routed)          0.122     0.674    bd_0_i/hls_inst/inst/grp_fetch_fu_66/Q[1]
    SLICE_X53Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.719 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     0.719    bd_0_i/hls_inst/inst/ap_NS_fsm[2]
    SLICE_X53Y54         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y54         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y54         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.855%)  route 0.130ns (41.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X29Y40         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[22]/Q
                         net (fo=2, routed)           0.130     0.681    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/Q[21]
    SLICE_X28Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.726 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.726    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[22]
    SLICE_X28Y40         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y40         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.188%)  route 0.134ns (41.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X47Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[26]/Q
                         net (fo=2, routed)           0.134     0.685    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/Q[25]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.730 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.730    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[26]
    SLICE_X48Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y61         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_0_fu_56_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.292%)  route 0.080ns (21.708%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y45         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[14]/Q
                         net (fo=3, routed)           0.080     0.631    bd_0_i/hls_inst/inst/control_s_axi_U/start_pc[14]
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.045     0.676 r  bd_0_i/hls_inst/inst/control_s_axi_U/pc_0_fu_56[12]_i_3/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/inst/control_s_axi_U/pc_0_fu_56[12]_i_3_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.777 r  bd_0_i/hls_inst/inst/control_s_axi_U/pc_0_fu_56_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.777    bd_0_i/hls_inst/inst/control_s_axi_U_n_14
    SLICE_X50Y45         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_56_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y45         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_56_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/pc_0_fu_56_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y6   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y5   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y7   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y2   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y4   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y8   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y6   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y6   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y7   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y6   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/CLKARDCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X53Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X53Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43  bd_0_i/hls_inst/inst/grp_fetch_fu_66_ap_start_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43  bd_0_i/hls_inst/inst/grp_fetch_fu_66_ap_start_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y42  bd_0_i/hls_inst/inst/pc_0_fu_56_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y42  bd_0_i/hls_inst/inst/pc_0_fu_56_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X53Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X53Y53  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y54  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43  bd_0_i/hls_inst/inst/grp_fetch_fu_66_ap_start_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43  bd_0_i/hls_inst/inst/grp_fetch_fu_66_ap_start_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y42  bd_0_i/hls_inst/inst/pc_0_fu_56_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y42  bd_0_i/hls_inst/inst/pc_0_fu_56_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.092ns  (logic 0.146ns (6.979%)  route 1.946ns (93.021%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=145, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.146     1.119 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.973     2.092    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.044ns (5.091%)  route 0.820ns (94.909%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=145, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.410     0.864    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.369ns  (logic 0.805ns (23.897%)  route 2.564ns (76.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y52         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=146, routed)         1.591     3.042    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]_0
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.327     3.369 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.973     4.342    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram_read_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.516ns  (logic 0.642ns (25.513%)  route 1.874ns (74.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y52         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram_read_reg/Q
                         net (fo=4, routed)           0.901     2.392    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram_read
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.124     2.516 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_RVALID_INST_0/O
                         net (fo=0)                   0.973     3.489    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y47         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.973     2.464    s_axi_control_awready
                                                                      r  s_axi_control_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y47         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.973     2.464    s_axi_control_bvalid
                                                                      r  s_axi_control_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y50         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[12]
                                                                      r  s_axi_control_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X50Y59         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[16]
                                                                      r  s_axi_control_rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[28]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[28]
                                                                      r  s_axi_control_rdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[29]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[29]
                                                                      r  s_axi_control_rdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[30]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[30]
                                                                      r  s_axi_control_rdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[31]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[31]
                                                                      r  s_axi_control_rdata[31] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y49         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.410     0.961    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y41         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[0]
                                                                      r  s_axi_control_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[10]
                                                                      r  s_axi_control_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y46         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[11]
                                                                      r  s_axi_control_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X52Y49         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[13]
                                                                      r  s_axi_control_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[14]
                                                                      r  s_axi_control_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y41         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[15]
                                                                      r  s_axi_control_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X52Y57         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[17]
                                                                      r  s_axi_control_rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y54         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[18]
                                                                      r  s_axi_control_rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y54         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[19]
                                                                      r  s_axi_control_rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1487 Endpoints
Min Delay          1487 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.594ns  (logic 0.124ns (1.881%)  route 6.470ns (98.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=89, routed)          5.497     6.594    bd_0_i/hls_inst/inst/grp_fetch_fu_66/SR[0]
    SLICE_X80Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_clk
    SLICE_X80Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[14]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.124ns (1.888%)  route 6.444ns (98.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=89, routed)          5.471     6.568    bd_0_i/hls_inst/inst/grp_fetch_fu_66/SR[0]
    SLICE_X75Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_clk
    SLICE_X75Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.124ns (1.888%)  route 6.444ns (98.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=89, routed)          5.471     6.568    bd_0_i/hls_inst/inst/grp_fetch_fu_66/SR[0]
    SLICE_X75Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_clk
    SLICE_X75Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.124ns (1.888%)  route 6.444ns (98.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=89, routed)          5.471     6.568    bd_0_i/hls_inst/inst/grp_fetch_fu_66/SR[0]
    SLICE_X75Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_clk
    SLICE_X75Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.124ns (1.888%)  route 6.444ns (98.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=89, routed)          5.471     6.568    bd_0_i/hls_inst/inst/grp_fetch_fu_66/SR[0]
    SLICE_X75Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_clk
    SLICE_X75Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[5]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 0.124ns (1.946%)  route 6.248ns (98.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=89, routed)          5.275     6.372    bd_0_i/hls_inst/inst/grp_fetch_fu_66/SR[0]
    SLICE_X56Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_clk
    SLICE_X56Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[11]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 0.124ns (1.946%)  route 6.248ns (98.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=89, routed)          5.275     6.372    bd_0_i/hls_inst/inst/grp_fetch_fu_66/SR[0]
    SLICE_X56Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_clk
    SLICE_X56Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[13]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 0.124ns (1.969%)  route 6.174ns (98.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=89, routed)          5.201     6.298    bd_0_i/hls_inst/inst/grp_fetch_fu_66/SR[0]
    SLICE_X80Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_clk
    SLICE_X80Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[19]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.264ns  (logic 0.124ns (1.979%)  route 6.140ns (98.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=89, routed)          5.167     6.264    bd_0_i/hls_inst/inst/grp_fetch_fu_66/SR[0]
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_return_preg_reg[29]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.223ns  (logic 0.620ns (9.963%)  route 5.603ns (90.037%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[14] (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[14]
    SLICE_X48Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_8/O
                         net (fo=1, routed)           0.667     1.764    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_8_n_0
    SLICE_X48Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.888 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_7/O
                         net (fo=1, routed)           0.890     2.778    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_7_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.902 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_5/O
                         net (fo=3, routed)           0.436     3.338    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_5_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=26, routed)          2.637     6.099    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata_reg[4]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I5_O)        0.124     6.223 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     6.223    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[24]
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=6, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[0]
    RAMB36_X4Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[1]
    RAMB36_X3Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[2] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[2]
    RAMB36_X3Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[3] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[3]
    RAMB36_X2Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[4] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[4]
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[5] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[5]
    RAMB36_X4Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[6] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[6]
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[7] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[7]
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=6, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[0]
    RAMB36_X4Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[1]
    RAMB36_X3Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/CLKARDCLK





