/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Tx */
.set Tx__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Tx__0__MASK, 0x01
.set Tx__0__PC, CYREG_PRT2_PC0
.set Tx__0__PORT, 2
.set Tx__0__SHIFT, 0
.set Tx__AG, CYREG_PRT2_AG
.set Tx__AMUX, CYREG_PRT2_AMUX
.set Tx__BIE, CYREG_PRT2_BIE
.set Tx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx__BYP, CYREG_PRT2_BYP
.set Tx__CTL, CYREG_PRT2_CTL
.set Tx__DM0, CYREG_PRT2_DM0
.set Tx__DM1, CYREG_PRT2_DM1
.set Tx__DM2, CYREG_PRT2_DM2
.set Tx__DR, CYREG_PRT2_DR
.set Tx__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Tx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx__MASK, 0x01
.set Tx__PORT, 2
.set Tx__PRT, CYREG_PRT2_PRT
.set Tx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx__PS, CYREG_PRT2_PS
.set Tx__SHIFT, 0
.set Tx__SLW, CYREG_PRT2_SLW

/* DMA */
.set DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA__DRQ_NUMBER, 0
.set DMA__NUMBEROF_TDS, 0
.set DMA__PRIORITY, 0
.set DMA__TERMIN_EN, 0
.set DMA__TERMIN_SEL, 0
.set DMA__TERMOUT0_EN, 1
.set DMA__TERMOUT0_SEL, 0
.set DMA__TERMOUT1_EN, 0
.set DMA__TERMOUT1_SEL, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001

/* VGA */
.set VGA__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set VGA__0__MASK, 0x04
.set VGA__0__PC, CYREG_PRT12_PC2
.set VGA__0__PORT, 12
.set VGA__0__SHIFT, 2
.set VGA__1__INTTYPE, CYREG_PICU12_INTTYPE3
.set VGA__1__MASK, 0x08
.set VGA__1__PC, CYREG_PRT12_PC3
.set VGA__1__PORT, 12
.set VGA__1__SHIFT, 3
.set VGA__2__INTTYPE, CYREG_PICU12_INTTYPE4
.set VGA__2__MASK, 0x10
.set VGA__2__PC, CYREG_PRT12_PC4
.set VGA__2__PORT, 12
.set VGA__2__SHIFT, 4
.set VGA__3__INTTYPE, CYREG_PICU12_INTTYPE5
.set VGA__3__MASK, 0x20
.set VGA__3__PC, CYREG_PRT12_PC5
.set VGA__3__PORT, 12
.set VGA__3__SHIFT, 5
.set VGA__4__INTTYPE, CYREG_PICU12_INTTYPE6
.set VGA__4__MASK, 0x40
.set VGA__4__PC, CYREG_PRT12_PC6
.set VGA__4__PORT, 12
.set VGA__4__SHIFT, 6
.set VGA__5__INTTYPE, CYREG_PICU12_INTTYPE7
.set VGA__5__MASK, 0x80
.set VGA__5__PC, CYREG_PRT12_PC7
.set VGA__5__PORT, 12
.set VGA__5__SHIFT, 7
.set VGA__AG, CYREG_PRT12_AG
.set VGA__BIE, CYREG_PRT12_BIE
.set VGA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set VGA__BYP, CYREG_PRT12_BYP
.set VGA__DM0, CYREG_PRT12_DM0
.set VGA__DM1, CYREG_PRT12_DM1
.set VGA__DM2, CYREG_PRT12_DM2
.set VGA__DR, CYREG_PRT12_DR
.set VGA__INP_DIS, CYREG_PRT12_INP_DIS
.set VGA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set VGA__MASK, 0xFC
.set VGA__PORT, 12
.set VGA__PRT, CYREG_PRT12_PRT
.set VGA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set VGA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set VGA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set VGA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set VGA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set VGA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set VGA__PS, CYREG_PRT12_PS
.set VGA__SHIFT, 2
.set VGA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set VGA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set VGA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set VGA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set VGA__SLW, CYREG_PRT12_SLW
.set VGA_CLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set VGA_CLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set VGA_CLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set VGA_CLK__CFG2_SRC_SEL_MASK, 0x07
.set VGA_CLK__INDEX, 0x00
.set VGA_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set VGA_CLK__PM_ACT_MSK, 0x01
.set VGA_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set VGA_CLK__PM_STBY_MSK, 0x01

/* VRx */
.set VRx__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set VRx__0__MASK, 0x20
.set VRx__0__PC, CYREG_PRT1_PC5
.set VRx__0__PORT, 1
.set VRx__0__SHIFT, 5
.set VRx__AG, CYREG_PRT1_AG
.set VRx__AMUX, CYREG_PRT1_AMUX
.set VRx__BIE, CYREG_PRT1_BIE
.set VRx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set VRx__BYP, CYREG_PRT1_BYP
.set VRx__CTL, CYREG_PRT1_CTL
.set VRx__DM0, CYREG_PRT1_DM0
.set VRx__DM1, CYREG_PRT1_DM1
.set VRx__DM2, CYREG_PRT1_DM2
.set VRx__DR, CYREG_PRT1_DR
.set VRx__INP_DIS, CYREG_PRT1_INP_DIS
.set VRx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set VRx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set VRx__LCD_EN, CYREG_PRT1_LCD_EN
.set VRx__MASK, 0x20
.set VRx__PORT, 1
.set VRx__PRT, CYREG_PRT1_PRT
.set VRx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set VRx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set VRx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set VRx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set VRx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set VRx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set VRx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set VRx__PS, CYREG_PRT1_PS
.set VRx__SHIFT, 5
.set VRx__SLW, CYREG_PRT1_SLW

/* VRy */
.set VRy__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set VRy__0__MASK, 0x10
.set VRy__0__PC, CYREG_PRT1_PC4
.set VRy__0__PORT, 1
.set VRy__0__SHIFT, 4
.set VRy__AG, CYREG_PRT1_AG
.set VRy__AMUX, CYREG_PRT1_AMUX
.set VRy__BIE, CYREG_PRT1_BIE
.set VRy__BIT_MASK, CYREG_PRT1_BIT_MASK
.set VRy__BYP, CYREG_PRT1_BYP
.set VRy__CTL, CYREG_PRT1_CTL
.set VRy__DM0, CYREG_PRT1_DM0
.set VRy__DM1, CYREG_PRT1_DM1
.set VRy__DM2, CYREG_PRT1_DM2
.set VRy__DR, CYREG_PRT1_DR
.set VRy__INP_DIS, CYREG_PRT1_INP_DIS
.set VRy__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set VRy__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set VRy__LCD_EN, CYREG_PRT1_LCD_EN
.set VRy__MASK, 0x10
.set VRy__PORT, 1
.set VRy__PRT, CYREG_PRT1_PRT
.set VRy__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set VRy__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set VRy__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set VRy__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set VRy__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set VRy__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set VRy__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set VRy__PS, CYREG_PRT1_PS
.set VRy__SHIFT, 4
.set VRy__SLW, CYREG_PRT1_SLW

/* UART */
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* VERT */
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set VERT_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set VERT_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set VERT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set VERT_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set VERT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set VERT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set VERT_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set VERT_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set VERT_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set VERT_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set VERT_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set VERT_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set VERT_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set VERT_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set VERT_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set VERT_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set VERT_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set VERT_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set VERT_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set VERT_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set VERT_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set VERT_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set VERT_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set VERT_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set VERT_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set VERT_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* HORIZ */
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set HORIZ_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set HORIZ_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set HORIZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set HORIZ_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set HORIZ_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* HSYNC */
.set HSYNC_OUT__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set HSYNC_OUT__0__MASK, 0x01
.set HSYNC_OUT__0__PC, CYREG_PRT12_PC0
.set HSYNC_OUT__0__PORT, 12
.set HSYNC_OUT__0__SHIFT, 0
.set HSYNC_OUT__AG, CYREG_PRT12_AG
.set HSYNC_OUT__BIE, CYREG_PRT12_BIE
.set HSYNC_OUT__BIT_MASK, CYREG_PRT12_BIT_MASK
.set HSYNC_OUT__BYP, CYREG_PRT12_BYP
.set HSYNC_OUT__DM0, CYREG_PRT12_DM0
.set HSYNC_OUT__DM1, CYREG_PRT12_DM1
.set HSYNC_OUT__DM2, CYREG_PRT12_DM2
.set HSYNC_OUT__DR, CYREG_PRT12_DR
.set HSYNC_OUT__INP_DIS, CYREG_PRT12_INP_DIS
.set HSYNC_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set HSYNC_OUT__MASK, 0x01
.set HSYNC_OUT__PORT, 12
.set HSYNC_OUT__PRT, CYREG_PRT12_PRT
.set HSYNC_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set HSYNC_OUT__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set HSYNC_OUT__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set HSYNC_OUT__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set HSYNC_OUT__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set HSYNC_OUT__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set HSYNC_OUT__PS, CYREG_PRT12_PS
.set HSYNC_OUT__SHIFT, 0
.set HSYNC_OUT__SIO_CFG, CYREG_PRT12_SIO_CFG
.set HSYNC_OUT__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set HSYNC_OUT__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set HSYNC_OUT__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set HSYNC_OUT__SLW, CYREG_PRT12_SLW
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set HSYNC_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set HSYNC_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set HSYNC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set HSYNC_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set HSYNC_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* PIXEL */
.set PIXEL_Sync_ctrl_reg__0__MASK, 0x01
.set PIXEL_Sync_ctrl_reg__0__POS, 0
.set PIXEL_Sync_ctrl_reg__1__MASK, 0x02
.set PIXEL_Sync_ctrl_reg__1__POS, 1
.set PIXEL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PIXEL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PIXEL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PIXEL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PIXEL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PIXEL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PIXEL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PIXEL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PIXEL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PIXEL_Sync_ctrl_reg__2__MASK, 0x04
.set PIXEL_Sync_ctrl_reg__2__POS, 2
.set PIXEL_Sync_ctrl_reg__3__MASK, 0x08
.set PIXEL_Sync_ctrl_reg__3__POS, 3
.set PIXEL_Sync_ctrl_reg__4__MASK, 0x10
.set PIXEL_Sync_ctrl_reg__4__POS, 4
.set PIXEL_Sync_ctrl_reg__5__MASK, 0x20
.set PIXEL_Sync_ctrl_reg__5__POS, 5
.set PIXEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PIXEL_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set PIXEL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PIXEL_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set PIXEL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PIXEL_Sync_ctrl_reg__MASK, 0x3F
.set PIXEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PIXEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PIXEL_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* VSYNC */
.set VSYNC_OUT__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set VSYNC_OUT__0__MASK, 0x02
.set VSYNC_OUT__0__PC, CYREG_PRT12_PC1
.set VSYNC_OUT__0__PORT, 12
.set VSYNC_OUT__0__SHIFT, 1
.set VSYNC_OUT__AG, CYREG_PRT12_AG
.set VSYNC_OUT__BIE, CYREG_PRT12_BIE
.set VSYNC_OUT__BIT_MASK, CYREG_PRT12_BIT_MASK
.set VSYNC_OUT__BYP, CYREG_PRT12_BYP
.set VSYNC_OUT__DM0, CYREG_PRT12_DM0
.set VSYNC_OUT__DM1, CYREG_PRT12_DM1
.set VSYNC_OUT__DM2, CYREG_PRT12_DM2
.set VSYNC_OUT__DR, CYREG_PRT12_DR
.set VSYNC_OUT__INP_DIS, CYREG_PRT12_INP_DIS
.set VSYNC_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set VSYNC_OUT__MASK, 0x02
.set VSYNC_OUT__PORT, 12
.set VSYNC_OUT__PRT, CYREG_PRT12_PRT
.set VSYNC_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set VSYNC_OUT__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set VSYNC_OUT__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set VSYNC_OUT__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set VSYNC_OUT__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set VSYNC_OUT__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set VSYNC_OUT__PS, CYREG_PRT12_PS
.set VSYNC_OUT__SHIFT, 1
.set VSYNC_OUT__SIO_CFG, CYREG_PRT12_SIO_CFG
.set VSYNC_OUT__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set VSYNC_OUT__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set VSYNC_OUT__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set VSYNC_OUT__SLW, CYREG_PRT12_SLW
.set VSYNC_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set VSYNC_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set VSYNC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set VSYNC_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set VSYNC_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL

/* NEWLINE */
.set NEWLINE__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set NEWLINE__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set NEWLINE__INTC_MASK, 0x01
.set NEWLINE__INTC_NUMBER, 0
.set NEWLINE__INTC_PRIOR_NUM, 7
.set NEWLINE__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set NEWLINE__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set NEWLINE__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1 */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x01
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x02

/* ADC_SAR_2 */
.set ADC_SAR_2_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_2_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_2_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_2_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_2_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_2_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_2_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_2_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_2_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_2_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_2_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_2_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_2_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_2_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_2_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_2_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_2_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_SAR_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_2_IRQ__INTC_MASK, 0x04
.set ADC_SAR_2_IRQ__INTC_NUMBER, 2
.set ADC_SAR_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_SAR_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_2_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_2_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_2_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_2_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_2_theACLK__INDEX, 0x00
.set ADC_SAR_2_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_2_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_2_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_2_theACLK__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 65000000
.set BCLK__BUS_CLK__KHZ, 65000
.set BCLK__BUS_CLK__MHZ, 65
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000006
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 1
.set CYDEV_STACK_SIZE, 0x2000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
