{"title":"VPTESTMB/VPTESTMW/VPTESTMD/VPTESTMQ â€” Logical AND and Set Mask","fields":[{"name":"Instruction Modes","value":"`VPTESTMB k2 {k1}, xmm2, xmm3/m128`\n`VPTESTMB k2 {k1}, ymm2, ymm3/m256`\n`VPTESTMB k2 {k1}, zmm2, zmm3/m512`\n`VPTESTMW k2 {k1}, xmm2, xmm3/m128`\n`VPTESTMW k2 {k1}, ymm2, ymm3/m256`\n`VPTESTMW k2 {k1}, zmm2, zmm3/m512`\n`VPTESTMD k2 {k1}, xmm2, xmm3/m128/m32bcst`\n`VPTESTMD k2 {k1}, ymm2, ymm3/m256/m32bcst`\n`VPTESTMD k2 {k1}, zmm2, zmm3/m512/m32bcst`\n`VPTESTMQ k2 {k1}, xmm2, xmm3/m128/m64bcst`\n`VPTESTMQ k2 {k1}, ymm2, ymm3/m256/m64bcst`\n`VPTESTMQ k2 {k1}, zmm2, zmm3/m512/m64bcst`"},{"name":"Description","value":"Performs a bitwise logical AND operation on the first source operand (the second operand) and second source operand (the third operand) and stores the result in the destination operand (the first operand) under the writemask. Each bit of the result is set to 1 if the bitwise AND of the corresponding elements of the first and second src operands is non-zero; otherwise it is set to 0."},{"name":"\u200b","value":"VPTESTMD/VPTESTMQ: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a mask register updated under the writemask."},{"name":"\u200b","value":"VPTESTMB/VPTESTMW: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a mask register updated under the writemask."},{"name":"CPUID Flags","value":"AVX512VL AVX512BW"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}