name: WWDG
description: WWDG address block description
groupName: WWDG
baseAddress: 1073753088
registers:
- name: WWDG_CR
  displayName: WWDG_CR
  description: WWDG control register
  addressOffset: 0
  size: 32
  access: read-write
  resetValue: 127
  resetMask: 4294967295
  fields:
  - name: T
    description: "7-bit counter (MSB to LSB)\nThese bits contain the value of the
      watchdog counter, decremented every\n(4096 x 2<sup>WDGTB[2:0]</sup>) PCLK cycles.
      A reset is produced when it is decremented from 0x40 to 0x3F (T6 becomes cleared)."
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: WDGA
    description: "Activation bit\nThis bit is set by software and only cleared by
      hardware after a reset. When WDGA = 1, the watchdog can generate a reset."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Watchdog disabled
      value: 0
    - name: B_0x1
      description: Watchdog enabled
      value: 1
- name: WWDG_CFR
  displayName: WWDG_CFR
  description: WWDG configuration register
  addressOffset: 4
  size: 32
  access: read-write
  resetValue: 127
  resetMask: 4294967295
  fields:
  - name: W
    description: "7-bit window value\nThese bits contain the window value to be compared
      with the down-counter."
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: EWI
    description: "Early wake-up interrupt enable\nSet by software and cleared by hardware
      after a reset. When set, an interrupt occurs whenever the counter reaches the
      value 0x40."
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: WDGTB
    description: "Timer base\nThe timebase of the prescaler can be modified as follows:"
    bitOffset: 11
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CK counter clock (PCLK div 4096) div 1
      value: 0
    - name: B_0x1
      description: CK counter clock (PCLK div 4096) div 2
      value: 1
    - name: B_0x2
      description: CK counter clock (PCLK div 4096) div 4
      value: 2
    - name: B_0x3
      description: CK counter clock (PCLK div 4096) div 8
      value: 3
    - name: B_0x4
      description: CK counter clock (PCLK div 4096) div 16
      value: 4
    - name: B_0x5
      description: CK counter clock (PCLK div 4096) div 32
      value: 5
    - name: B_0x6
      description: CK counter clock (PCLK div 4096) div 64
      value: 6
    - name: B_0x7
      description: CK counter clock (PCLK div 4096) div 128
      value: 7
- name: WWDG_SR
  displayName: WWDG_SR
  description: WWDG status register
  addressOffset: 8
  size: 32
  access: read-write
  fields:
  - name: EWIF
    description: "Early wake-up interrupt flag\nThis bit is set by hardware when the
      counter has reached the value 0x40. It must be cleared by software by writing
      0. Writing 1 has no effect. This bit is also set if the interrupt is not enabled."
    bitOffset: 0
    bitWidth: 1
    access: read-write
interrupts:
- name: WWDG
  description: Window watchdog interrupt
  value: 0
addressBlocks:
- offset: 0
  size: 12
  usage: registers
