// Seed: 1404393874
module module_0;
  supply1 id_1;
  module_2(); id_2(
      id_1 + (id_1)
  );
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    input wor id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6
);
  wire id_8;
  wire id_9;
  assign id_1 = 1;
  module_0();
  wire id_10;
  assign id_2 = 1;
endmodule
module module_2;
  assign id_1 = 'b0;
  assign id_1 = id_1 == id_1;
endmodule
