# -*- coding: utf-8; mode: tcl; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 4 -*- vim:fenc=utf-8:ft=tcl:et:sw=4:ts=4:sts=4
# $Id$

PortSystem 1.0
name             iverilog
version          0.9.3
set branch       [join [lrange [split ${version} .] 0 1] .]
categories       science
maintainers      nomaintainer
description      Icarus Verilog
long_description \
    Icarus Verilog is a Verilog simulation and synthesis tool. It \
    operates as a compiler, compiling source code writen in Verilog \
    (IEEE-1364) into some target format. For batch simulation, the \
    compiler can generate C++ code that is compiled and linked with \
    a run time library (called \"vvm\") then executed as a command to \
    run the simulation. For synthesis, the compiler generates netlists \
    in the desired format.
homepage         http://www.icarus.com/eda/verilog/
platforms        darwin

master_sites     ftp://ftp.icarus.com/pub/eda/verilog/v${branch}/
distname         verilog-${version}

checksums        sha1    4e6f8c4fbe3cdc6957d61b9adf48b4084fbc751b \
                 rmd160  9bb722afe9bc0ad7e17d776983c98579b25d2cd5

depends_lib      port:bzip2 \
                 port:readline \
                 port:zlib

configure.args   mandir=\\\${prefix}/share/man
destroot.destdir prefix=${destroot}${prefix}

platform darwin 8 {
    depends_build-append    port:bison
}

# g++-4.2: -E, -S, -save-temps and -M options are not allowed with multiple -arch flags
universal_variant no

test.run         yes
test.target      check

livecheck.type  regex
livecheck.url   ${master_sites}
livecheck.regex "verilog-(\\d+(?:\\.\\d+)*)${extract.suffix}"
