[
    {
        "name": "MC1_DIV2",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 31,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "A"
        ],
        "rpn": [
            "A"
        ],
        "data": {
            "A": "MEMORY(CLKDIV,DIV,1)"
        }
    },
    {
        "name": "MC1_DIV_EN",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 24,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "A"
        ],
        "rpn": [
            "A"
        ],
        "data": {
            "A": "COMP(CLKDIV)"
        }
    },
    {
        "name": "MC1_DIV_SRC",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 10,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 1,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "A"
        ],
        "rpn": [
            "A"
        ],
        "data": {
            "A": "ARCVAL(CLKDIVMUX1OUT,CLKDIVMUX1IN1)"
        }
    },
    {
        "name": "MC1_GSRN_DIS",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 27,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "A"
        ],
        "rpn": [
            "A"
        ],
        "data": {
            "A": "PROPERTY(CLKDIV.GSR,DISABLE)"
        }
    },
    {
        "name": "MC1_SEL_5",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 15,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SEL_4",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 12,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SEL_3",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 13,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SEL_2",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 14,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SEL_1",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 17,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SEL_0",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 16,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SLCL_N_1",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 9,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SLCL_N_0",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 20,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_STOP_1",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 6,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_STOP_0",
        "type": "MISCS_MIC_IO_LR_CORNER_UL",
        "y": 1,
        "x": 23,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    }
]