# Current Design Status

| Module                  | RTL | Verified |
| :---------------------- | :-: | :-: |
| Clock                   |✅|❌|
| Program Counter         |✅|✅|
| A register              |✅|✅|
| B Register              |✅|✅|
| Memory Address Register |✅|✅|
| Instruction Register    |✅|✅|
| Random Access Memory    |✅|✅|
| Arithmetic Logic Unit   |✅|✅|
| Control                 |✅|✅|
| Output                  |❌|❌|
||||
| Top                     |〰️|❌|
