// Seed: 1375515890
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3 = id_3;
  id_4(
      .id_0(id_2), .id_1(1), .id_2(1 - id_2), .id_3(1), .id_4(1 + 1)
  );
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_6 = id_6;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4,
    output wire id_5,
    input wor id_6,
    input tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    input supply0 id_12,
    output wor id_13,
    input wire id_14,
    input supply0 id_15,
    input wor id_16,
    input tri0 id_17,
    input tri0 id_18,
    output supply1 id_19,
    output tri1 id_20
);
  wire id_22;
  module_0(
      id_22, id_22
  );
endmodule
