`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 06.09.2021 08:47:25
// Design Name: 
// Module Name: mux_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module mux_tb;

reg [3:0] a;
reg [1:0] s;
wire y;

mux uut (.A(A), .S(S), .Y(Y));
initial
begin
a = 4'b0000;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b0001;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b0010;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b0011;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b0100;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b0101;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b0110;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b0111;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b1000;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b1001;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b1010;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b1011;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b1100;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b1101;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b1110;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 a= 4'b1111;
#10 s = 2'b00;
#10 s = 2'b01;
#10 s = 2'b10;
#10 s = 2'b11;

#100 $stop;
end

endmodule
