# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:13 on Feb 09,2021
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 21:45:13 on Feb 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:13 on Feb 09,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:45:14 on Feb 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:14 on Feb 09,2021
# vlog -reportprogress 300 ./input_processing.sv 
# -- Compiling module input_processing
# -- Compiling module input_processing_testbench
# 
# Top level modules:
# 	input_processing_testbench
# End time: 21:45:14 on Feb 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:14 on Feb 09,2021
# vlog -reportprogress 300 ./stabilizer.sv 
# -- Compiling module stabilizer
# -- Compiling module stabilizer_testbench
# 
# Top level modules:
# 	stabilizer_testbench
# End time: 21:45:14 on Feb 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:14 on Feb 09,2021
# vlog -reportprogress 300 ./light_control.sv 
# -- Compiling module light_control
# -- Compiling module light_control_testbench
# 
# Top level modules:
# 	light_control_testbench
# End time: 21:45:14 on Feb 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 21:45:14 on Feb 09,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.stabilizer
# Loading work.D_FF
# Loading work.input_processing
# Loading work.light_control
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(100)
#    Time: 4350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 100
# End time: 21:47:05 on Feb 09,2021, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
