INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_1/lab5_1_1.srcs/sources_1/new/SR_latch_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_1/lab5_1_1.srcs/sim_1/new/SR_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_tb
