<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sat Oct 05 21:18:11 2024


Command Line:  synthesis -f PizzaFPGA_syn_lattice.synproj -gui -msgset F:/Gits/Challenge-154/src/PizzaFPGA/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = TOP_ENTITY.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Program Files/lscc/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p F:/Gits/Challenge-154/src/PizzaFPGA/syn (searchpath added)
-p F:/Gits/Challenge-154/src/PizzaFPGA (searchpath added)
VHDL library = work
VHDL design file = F:/Gits/Challenge-154/src/PizzaFPGA/vhdl/TOP_ENTITY.vhd
VHDL design file = F:/Gits/Challenge-154/src/PizzaFPGA/vhdl/PRINT_FLAG.vhd
VHDL design file = F:/Gits/Challenge-154/src/PizzaFPGA/vhdl/FSM_CHALL.vhd
NGD file = PizzaFPGA_syn.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "F:/Gits/Challenge-154/src/PizzaFPGA/syn". VHDL-1504
Analyzing VHDL file f:/gits/challenge-154/src/pizzafpga/vhdl/fsm_chall.vhd. VHDL-1481
INFO - synthesis: f:/gits/challenge-154/src/pizzafpga/vhdl/fsm_chall.vhd(6): analyzing entity fsm_chall. VHDL-1012
INFO - synthesis: f:/gits/challenge-154/src/pizzafpga/vhdl/fsm_chall.vhd(17): analyzing architecture behavioral. VHDL-1010
unit TOP_ENTITY is not yet analyzed. VHDL-1485
Analyzing VHDL file f:/gits/challenge-154/src/pizzafpga/vhdl/print_flag.vhd. VHDL-1481
INFO - synthesis: f:/gits/challenge-154/src/pizzafpga/vhdl/print_flag.vhd(7): analyzing entity print_flag. VHDL-1012
INFO - synthesis: f:/gits/challenge-154/src/pizzafpga/vhdl/print_flag.vhd(16): analyzing architecture behavioral. VHDL-1010
unit TOP_ENTITY is not yet analyzed. VHDL-1485
Analyzing VHDL file f:/gits/challenge-154/src/pizzafpga/vhdl/top_entity.vhd. VHDL-1481
INFO - synthesis: f:/gits/challenge-154/src/pizzafpga/vhdl/top_entity.vhd(4): analyzing entity top_entity. VHDL-1012
INFO - synthesis: f:/gits/challenge-154/src/pizzafpga/vhdl/top_entity.vhd(13): analyzing architecture structural. VHDL-1010
unit TOP_ENTITY is not yet analyzed. VHDL-1485
unit TOP_ENTITY is not yet analyzed. VHDL-1485
f:/gits/challenge-154/src/pizzafpga/vhdl/top_entity.vhd(4): executing TOP_ENTITY(STRUCTURAL)

WARNING - synthesis: f:/gits/challenge-154/src/pizzafpga/vhdl/top_entity.vhd(11): replacing existing netlist TOP_ENTITY(STRUCTURAL). VHDL-1205
Top module name (VHDL): TOP_ENTITY
Loading NGL library 'C:/Program Files/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/Program Files/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = TOP_ENTITY.
INFO - synthesis: Extracted state machine for register '\chall/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000




WARNING - synthesis: f:/gits/challenge-154/src/pizzafpga/vhdl/print_flag.vhd(52): Register \print_flag/current_char_i7 is stuck at Zero. VDB-5013
GSR instance connected to net n495.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in TOP_ENTITY_drc.log.
Loading NGL library 'C:/Program Files/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file PizzaFPGA_syn.ngd.

################### Begin Area Report (TOP_ENTITY)######################
Number of register bits => 77 of 7209 (1 % )
CCU2D => 34
FD1P3AX => 42
FD1P3AY => 2
FD1P3IX => 1
FD1S3AX => 31
FD1S3AY => 1
GSR => 1
IB => 6
L6MUX21 => 1
LUT4 => 156
OB => 4
PFUMX => 13
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : fpga_gpio_clock_c, loads : 77
Clock Enable Nets
Number of Clock Enables: 22
Top 10 highest fanout Clock Enables:
  Net : chall/visit_complete, loads : 19
  Net : chall/fpga_gpio_clock_c_enable_41, loads : 15
  Net : print_flag/fpga_gpio_clock_c_enable_8, loads : 7
  Net : print_flag/fpga_gpio_clock_c_enable_43, loads : 4
  Net : chall/fpga_gpio_clock_c_enable_17, loads : 1
  Net : chall/fpga_gpio_clock_c_enable_20, loads : 1
  Net : chall/fpga_gpio_clock_c_enable_12, loads : 1
  Net : chall/fpga_gpio_clock_c_enable_21, loads : 1
  Net : chall/fpga_gpio_clock_c_enable_14, loads : 1
  Net : chall/fpga_gpio_clock_c_enable_22, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : fpga_gpio_i_c_3, loads : 36
  Net : fpga_gpio_i_c_2, loads : 33
  Net : fpga_gpio_i_c_0, loads : 33
  Net : fpga_gpio_i_c_1, loads : 28
  Net : chall/visit_complete, loads : 27
  Net : chall/broken, loads : 19
  Net : n2643, loads : 18
  Net : chall/broken_N_43, loads : 16
  Net : print_flag/char_idx_3, loads : 15
  Net : chall/fpga_gpio_clock_c_enable_41, loads : 15
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fpga_gpio_clock_c]       |  200.000 MHz|   77.113 MHz|    36 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 83.035  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.422  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
