Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Dec 15 08:50:05 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.8 (Rev. 21) to user.org:user:fasec_hwtest:2.8.1 (Rev. 22)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Dec 14 13:20:54 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.7.2 (Rev. 20) to user.org:user:fasec_hwtest:2.8 (Rev. 21)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Dec 13 12:35:51 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.7.1 (Rev. 19) to user.org:user:fasec_hwtest:2.7.2 (Rev. 20)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 30 09:45:58 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.7.0 (Rev. 18) to user.org:user:fasec_hwtest:2.7.1 (Rev. 19)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Nov 29 15:59:35 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.6.2 (Rev. 17) to user.org:user:fasec_hwtest:2.7.0 (Rev. 18)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov 24 11:01:57 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.6.1 (Rev. 16) to user.org:user:fasec_hwtest:2.6.2 (Rev. 17)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov 24 10:13:18 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.6 (Rev. 15) to user.org:user:fasec_hwtest:2.6.1 (Rev. 16)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov 24 10:08:43 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.5.2 (Rev. 14) to user.org:user:fasec_hwtest:2.6 (Rev. 15)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_design_fasec_hwtest_0_0'. These changes may impact your design.


-Upgrade has added port 'dig_in1_i'

-Upgrade has added port 'dig_in2_i'

-Upgrade has added port 'dig_in3_n_i'

-Upgrade has added port 'dig_in4_n_i'

-Upgrade has added port 'dig_out5_n'

-Upgrade has added port 'dig_out6_n'

-Upgrade has added port 'dig_outs_i'

-Upgrade has added port 'gem_status_vector_i'

-Upgrade has added port 'watchdog_pl_o'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov 24 10:08:43 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_2_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_2_0 from user.org:user:axi_wb_i2c_master:2.5 (Rev. 1) to user.org:user:axi_wb_i2c_master:2.5.1 (Rev. 1)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov 24 10:08:43 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_1_0 from user.org:user:axi_wb_i2c_master:2.5 (Rev. 1) to user.org:user:axi_wb_i2c_master:2.5.1 (Rev. 1)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov 24 10:08:43 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:2.5 (Rev. 1) to user.org:user:axi_wb_i2c_master:2.5.1 (Rev. 1)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Oct 19 10:09:22 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.5.1 (Rev. 13) to user.org:user:fasec_hwtest:2.5.2 (Rev. 14)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Oct 19 09:03:50 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.5 (Rev. 12) to user.org:user:fasec_hwtest:2.5.1 (Rev. 13)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Oct 19 08:22:08 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.4 (Rev. 11) to user.org:user:fasec_hwtest:2.5 (Rev. 12)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Oct 18 18:46:25 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.3 (Rev. 10) to user.org:user:fasec_hwtest:2.4 (Rev. 11)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_design_fasec_hwtest_0_0'. These changes may impact your design.


-Upgrade has added port 'FMC1_GP0_b'

-Upgrade has added port 'FMC1_GP1_b'

-Upgrade has added port 'FMC1_GP2_b'

-Upgrade has added port 'FMC1_GP3_b'

-Upgrade has added port 'FMC2_GP0_b'

-Upgrade has added port 'FMC2_GP1_b'

-Upgrade has added port 'FMC2_GP2_b'

-Upgrade has added port 'FMC2_GP3_b'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 17:21:00 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.2.3 (Rev. 9) to user.org:user:fasec_hwtest:2.3 (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 17:16:01 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 (user.org:user:fasec_hwtest:2.2.3) from (Rev. 8) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 16:53:03 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.2.2 (Rev. 7) to user.org:user:fasec_hwtest:2.2.3 (Rev. 8)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 16:50:54 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.2.1 (Rev. 6) to user.org:user:fasec_hwtest:2.2.2 (Rev. 7)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 16:44:31 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_1_0 from user.org:user:axi_wb_i2c_master:2.4.2 (Rev. 9) to user.org:user:axi_wb_i2c_master:2.5 (Rev. 1)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 16:44:31 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:2.4.2 (Rev. 9) to user.org:user:axi_wb_i2c_master:2.5 (Rev. 1)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 16:31:21 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_design_axi_wb_i2c_master_1_0 from user.org:user:axi_wb_i2c_master:2.3 (Rev. 6) to user.org:user:axi_wb_i2c_master:2.4.2 (Rev. 9)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. Note that parameter names and IDs are case sensitive.


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:axi_wb_i2c_master:2.4.2 -user_name system_design_axi_wb_i2c_master_1_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH 32 \
  CONFIG.C_S00_AXI_BASEADDR 0xFFFFFFFF \
  CONFIG.C_S00_AXI_DATA_WIDTH 32 \
  CONFIG.C_S00_AXI_HIGHADDR 0x00000000 \
  CONFIG.Component_Name system_design_axi_wb_i2c_master_1_0 " [get_ips system_design_axi_wb_i2c_master_1_0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 16:31:21 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:2.3 (Rev. 6) to user.org:user:axi_wb_i2c_master:2.4.2 (Rev. 9)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. Note that parameter names and IDs are case sensitive.


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:axi_wb_i2c_master:2.4.2 -user_name system_design_axi_wb_i2c_master_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH 32 \
  CONFIG.C_S00_AXI_BASEADDR 0xFFFFFFFF \
  CONFIG.C_S00_AXI_DATA_WIDTH 32 \
  CONFIG.C_S00_AXI_HIGHADDR 0x00000000 \
  CONFIG.Component_Name system_design_axi_wb_i2c_master_0_0 " [get_ips system_design_axi_wb_i2c_master_0_0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 09:59:17 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.1 (Rev. 4) to user.org:user:fasec_hwtest:2.2.1 (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Aug 30 11:30:50 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.0 (Rev. 3) to user.org:user:fasec_hwtest:2.1 (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_design_fasec_hwtest_0_0'. These changes may impact your design.


-Upgrade has removed port 'FMC1_CLK0C2M_N'

-Upgrade has removed port 'FMC1_CLK0C2M_P'

-Upgrade has removed port 'FMC1_CLK0M2C_N'

-Upgrade has removed port 'FMC1_CLK0M2C_P'

-Upgrade has removed port 'FMC1_PRSNTM2C_n'

-Upgrade has removed port 'FMC2_CLK0C2M_N'

-Upgrade has removed port 'FMC2_CLK0C2M_P'

-Upgrade has removed port 'FMC2_CLK0M2C_N'

-Upgrade has removed port 'FMC2_CLK0M2C_P'

-Upgrade has removed port 'FMC2_PRSNTM2C_n'

-Upgrade has added port 'FMC1_CLK0C2M_N_o'

-Upgrade has added port 'FMC1_CLK0C2M_P_o'

-Upgrade has added port 'FMC1_CLK0M2C_N_i'

-Upgrade has added port 'FMC1_CLK0M2C_P_i'

-Upgrade has added port 'FMC1_PRSNTM2C_n_i'

-Upgrade has added port 'FMC2_CLK0C2M_N_o'

-Upgrade has added port 'FMC2_CLK0C2M_P_o'

-Upgrade has added port 'FMC2_CLK0M2C_N_i'

-Upgrade has added port 'FMC2_CLK0M2C_P_i'

-Upgrade has added port 'FMC2_PRSNTM2C_n_i'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Aug 29 11:14:55 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:1.0 (Rev. 2) to user.org:user:fasec_hwtest:2.0 (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_design_fasec_hwtest_0_0'.


-Upgrade has added interface 'S00_AXI' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 's00_axi_aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 's00_axi_aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_design_fasec_hwtest_0_0'. These changes may impact your design.


-Upgrade has removed port 'clk_i'

-Upgrade has added port 'FMC1_CLK0C2M_N'

-Upgrade has added port 'FMC1_CLK0C2M_P'

-Upgrade has added port 'FMC1_CLK0M2C_N'

-Upgrade has added port 'FMC1_CLK0M2C_P'

-Upgrade has added port 'FMC1_LA_N_b'

-Upgrade has added port 'FMC1_LA_P_b'

-Upgrade has added port 'FMC1_PRSNTM2C_n'

-Upgrade has added port 'FMC2_CLK0C2M_N'

-Upgrade has added port 'FMC2_CLK0C2M_P'

-Upgrade has added port 'FMC2_CLK0M2C_N'

-Upgrade has added port 'FMC2_CLK0M2C_P'

-Upgrade has added port 'FMC2_LA_N_b'

-Upgrade has added port 'FMC2_LA_P_b'

-Upgrade has added port 'FMC2_PRSNTM2C_n'

-Upgrade has added port 'osc100_clk_i'

-Upgrade has added port 'ps_clk_i'

-Upgrade has added port 's00_axi_aclk'

-Upgrade has added port 's00_axi_araddr'

-Upgrade has added port 's00_axi_aresetn'

-Upgrade has added port 's00_axi_arprot'

-Upgrade has added port 's00_axi_arready'

-Upgrade has added port 's00_axi_arvalid'

-Upgrade has added port 's00_axi_awaddr'

-Upgrade has added port 's00_axi_awprot'

-Upgrade has added port 's00_axi_awready'

-Upgrade has added port 's00_axi_awvalid'

-Upgrade has added port 's00_axi_bready'

-Upgrade has added port 's00_axi_bresp'

-Upgrade has added port 's00_axi_bvalid'

-Upgrade has added port 's00_axi_rdata'

-Upgrade has added port 's00_axi_rready'

-Upgrade has added port 's00_axi_rresp'

-Upgrade has added port 's00_axi_rvalid'

-Upgrade has added port 's00_axi_wdata'

-Upgrade has added port 's00_axi_wready'

-Upgrade has added port 's00_axi_wstrb'

-Upgrade has added port 's00_axi_wvalid'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 26 17:54:55 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the update of system_design_fasec_hwtest_0_0 (user.org:user:fasec_hwtest:1.0 (Rev. 2)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 26 17:54:55 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_1_0'

1. Summary
----------

SUCCESS in the update of system_design_axi_wb_i2c_master_1_0 (user.org:user:axi_wb_i2c_master:2.3 (Rev. 6)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 26 17:54:55 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

SUCCESS in the update of system_design_axi_wb_i2c_master_0_0 (user.org:user:axi_wb_i2c_master:2.3 (Rev. 6)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 26 17:47:30 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_1_0 from user.org:user:axi_wb_i2c_master:2.2 (Rev. 5) to user.org:user:axi_wb_i2c_master:2.3 (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 26 17:47:30 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:2.2 (Rev. 5) to user.org:user:axi_wb_i2c_master:2.3 (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Aug 25 17:51:42 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:2.1 (Rev. 4) to user.org:user:axi_wb_i2c_master:2.2 (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Aug 25 16:21:38 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:2.0 (Rev. 3) to user.org:user:axi_wb_i2c_master:2.1 (Rev. 4)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Aug 25 08:52:29 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:1.0 (Rev. 2) to user.org:user:axi_wb_i2c_master:2.0 (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_design_axi_wb_i2c_master_0_0'. These changes may impact your design.


-Upgrade has removed port 'i2c_scl_i'

-Upgrade has removed port 'i2c_scl_o'

-Upgrade has removed port 'i2c_sda_i'

-Upgrade has removed port 'i2c_sda_o'

-Upgrade has added port 'i2c_scl_io'

-Upgrade has added port 'i2c_sda_io'


