include absolute encoder alarm to interrupt sources GPIO A.7
ask what samp_per indicates
ADC2 software conversion start








//    // Time-base registers
//	//EPwm1Regs.TBCTL.bit.FREE_SOFT = 2;
//    EPwm1Regs.TBPRD = Inner_Loop_Period;                // Set EPWM timer period
//    EPwm1Regs.TBPHS.all = 0;                     		// Time-Base Phase Register
//    EPwm1Regs.TBCTR = 0;                         		// Time-Base Counter Register
//    EPwm1Regs.TBCTL.bit.PRDLD = TB_IMMEDIATE;    		// Set Immediate load
//    EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN;   	// Count-up mode: used for asymmetric PWM
//    EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;      		// Disable phase loading
//
//    EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;             		// Set PWM1A on Zero
//    EPwm1Regs.AQCTLA.bit.PRD = AQ_CLEAR;
//
//    // Set TBCLK frequency
//    EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;     		// TBCLK = SYSCLKOUT
//    EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;
//
//    EPwm1Regs.ETSEL.bit.SOCAEN         = 1;      		// Enable SOC on A group
//	EPwm1Regs.ETSEL.bit.SOCASEL        = 0x3;    		// Select SOC from CMPA/CMPC on up count
//	EPwm1Regs.ETPS.bit.SOCAPRD         = 1;    

-------------------------------------------------------------------  		// Generate SOCA pulse on every 3rd event


 // Time-base registers
//	//EPwm2Regs.TBCTL.bit.FREE_SOFT = 2;
//	EPwm2Regs.TBPRD = Outer_Loop_Period;                // Set EPWM timer period
//    EPwm2Regs.TBPHS.all = 0;                     		// Time-Base Phase Register
//    EPwm2Regs.TBCTR = 0;                         		// Time-Base Counter Register
//    EPwm2Regs.TBCTL.bit.PRDLD = TB_IMMEDIATE;    		// Set Immediate load
//    EPwm2Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN;   	// Count-up mode: used for asymmetric PWM
//    EPwm2Regs.TBCTL.bit.PHSEN = TB_DISABLE;      		// Disable phase loading
//    // Set TBCLK frequency
//    EPwm2Regs.TBCTL.bit.HSPCLKDIV = 6;     				// TBCLK = SYSCLKOUT
//    EPwm2Regs.TBCTL.bit.CLKDIV = 3;
//
//    EPwm2Regs.ETSEL.bit.INTSEL = ET_CTR_PRDZERO;       	// Select INT on Zero and PRD event
//    EPwm2Regs.ETSEL.bit.INTEN = 1;    					// Enable INT
//    EPwm2Regs.ETPS.bit.INTPRD = ET_1ST;            	 	// Generate INT on 1st event
//    EPwm2Regs.TBCTR = 0x0000;                       	// Clear timer counter
//
//    EPwm2Regs.AQCTLA.bit.ZRO = AQ_SET;             		// Set PWM2A on Zero
//    EPwm2Regs.AQCTLA.bit.PRD = AQ_CLEAR;
