$date
	Sat Nov  4 17:53:33 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module new $end
$var wire 1 ! clk $end
$var wire 2 " d [1:0] $end
$var wire 1 # en $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var integer 32 & counta [31:0] $end
$var integer 32 ' countb [31:0] $end
$var reg 4 ( signal [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
b0 &
0%
0$
1#
b0 "
0!
$end
#10
1%
b1011 (
0#
1!
#20
0!
#30
b1 '
1!
#40
0!
#50
b10 '
1!
#60
0!
#70
b11 '
1!
#80
0!
#90
b100 '
1!
#100
0!
#110
b101 '
1!
1#
#120
1$
b1010 (
0!
0#
#130
b110 '
b1 &
1!
#140
0!
#150
b111 '
b10 &
1!
#160
0!
#170
b1000 '
b11 &
1!
#180
0!
#190
b1001 '
b100 &
1!
#200
0!
#210
b1010 '
b101 &
1!
#220
0!
1#
#230
b1011 '
b110 &
b1101 (
1!
0#
#240
0!
#250
b1100 '
b111 &
1!
#260
0!
#270
b1101 '
b1000 &
1!
#280
0!
#290
b1110 '
b1001 &
1!
#300
0!
#310
0%
b1111 '
b1010 &
1!
#320
0!
#330
b1011 &
1!
#340
0!
#350
b1100 &
1!
#360
0!
#370
b1101 &
1!
#380
0!
#390
b1110 &
1!
#400
0!
#410
0$
b1111 &
1!
#420
0!
#430
1!
#440
0!
#450
1!
#460
0!
#470
1!
#480
0!
#490
1!
#500
0!
#510
1!
#520
0!
#530
1!
#540
0!
#550
1!
#560
0!
#570
1!
#580
0!
#590
1!
#600
0!
#610
1!
#620
0!
#630
1!
#640
0!
#650
1!
#660
0!
#670
1!
#680
0!
#690
1!
#700
0!
#710
1!
#720
0!
#730
1!
#740
0!
#750
1!
#760
0!
#770
1!
#780
0!
#790
1!
#800
0!
#810
1!
#820
0!
#830
1!
#840
0!
#850
1!
#860
0!
#870
1!
#880
0!
#890
1!
#900
0!
#910
1!
#920
0!
#930
1!
#940
0!
#950
1!
#960
0!
#970
1!
#980
0!
#990
1!
#1000
0!
