
ubuntu-preinstalled/tset:     file format elf32-littlearm


Disassembly of section .init:

00000cf8 <.init>:
 cf8:	push	{r3, lr}
 cfc:	bl	166c <tcgetattr@plt+0x6a8>
 d00:	pop	{r3, pc}

Disassembly of section .plt:

00000d04 <tputs@plt-0x14>:
 d04:	push	{lr}		; (str lr, [sp, #-4]!)
 d08:	ldr	lr, [pc, #4]	; d14 <tputs@plt-0x4>
 d0c:	add	lr, pc, lr
 d10:	ldr	pc, [lr, #8]!
 d14:			; <UNDEFINED> instruction: 0x000121bc

00000d18 <tputs@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #73728	; 0x12000
 d20:	ldr	pc, [ip, #444]!	; 0x1bc

00000d24 <__strncat_chk@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #73728	; 0x12000
 d2c:	ldr	pc, [ip, #436]!	; 0x1b4

00000d30 <strcmp@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #73728	; 0x12000
 d38:	ldr	pc, [ip, #428]!	; 0x1ac

00000d3c <__cxa_finalize@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #73728	; 0x12000
 d44:	ldr	pc, [ip, #420]!	; 0x1a4

00000d48 <fflush@plt>:
 d48:			; <UNDEFINED> instruction: 0xe7fd4778
 d4c:	add	ip, pc, #0, 12
 d50:	add	ip, ip, #73728	; 0x12000
 d54:	ldr	pc, [ip, #408]!	; 0x198

00000d58 <free@plt>:
 d58:			; <UNDEFINED> instruction: 0xe7fd4778
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #73728	; 0x12000
 d64:	ldr	pc, [ip, #396]!	; 0x18c

00000d68 <fgets@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #73728	; 0x12000
 d70:	ldr	pc, [ip, #388]!	; 0x184

00000d74 <ferror@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #73728	; 0x12000
 d7c:	ldr	pc, [ip, #380]!	; 0x17c

00000d80 <memcmp@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #73728	; 0x12000
 d88:	ldr	pc, [ip, #372]!	; 0x174

00000d8c <strdup@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #73728	; 0x12000
 d94:	ldr	pc, [ip, #364]!	; 0x16c

00000d98 <__stack_chk_fail@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #73728	; 0x12000
 da0:	ldr	pc, [ip, #356]!	; 0x164

00000da4 <perror@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #73728	; 0x12000
 dac:	ldr	pc, [ip, #348]!	; 0x15c

00000db0 <__memcpy_chk@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #73728	; 0x12000
 db8:	ldr	pc, [ip, #340]!	; 0x154

00000dbc <fwrite@plt>:
 dbc:			; <UNDEFINED> instruction: 0xe7fd4778
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #73728	; 0x12000
 dc8:	ldr	pc, [ip, #328]!	; 0x148

00000dcc <ioctl@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #73728	; 0x12000
 dd4:	ldr	pc, [ip, #320]!	; 0x140

00000dd8 <tcsetattr@plt>:
 dd8:			; <UNDEFINED> instruction: 0xe7fd4778
 ddc:	add	ip, pc, #0, 12
 de0:	add	ip, ip, #73728	; 0x12000
 de4:	ldr	pc, [ip, #308]!	; 0x134

00000de8 <fread@plt>:
 de8:	add	ip, pc, #0, 12
 dec:	add	ip, ip, #73728	; 0x12000
 df0:	ldr	pc, [ip, #300]!	; 0x12c

00000df4 <curses_version@plt>:
 df4:	add	ip, pc, #0, 12
 df8:	add	ip, ip, #73728	; 0x12000
 dfc:	ldr	pc, [ip, #292]!	; 0x124

00000e00 <_nc_basename@plt>:
 e00:	add	ip, pc, #0, 12
 e04:	add	ip, ip, #73728	; 0x12000
 e08:	ldr	pc, [ip, #284]!	; 0x11c

00000e0c <open64@plt>:
 e0c:	add	ip, pc, #0, 12
 e10:	add	ip, ip, #73728	; 0x12000
 e14:	ldr	pc, [ip, #276]!	; 0x114

00000e18 <getenv@plt>:
 e18:	add	ip, pc, #0, 12
 e1c:	add	ip, ip, #73728	; 0x12000
 e20:	ldr	pc, [ip, #268]!	; 0x10c

00000e24 <getttynam@plt>:
 e24:	add	ip, pc, #0, 12
 e28:	add	ip, ip, #73728	; 0x12000
 e2c:	ldr	pc, [ip, #260]!	; 0x104

00000e30 <puts@plt>:
 e30:	add	ip, pc, #0, 12
 e34:	add	ip, ip, #73728	; 0x12000
 e38:	ldr	pc, [ip, #252]!	; 0xfc

00000e3c <malloc@plt>:
 e3c:	add	ip, pc, #0, 12
 e40:	add	ip, ip, #73728	; 0x12000
 e44:	ldr	pc, [ip, #244]!	; 0xf4

00000e48 <__libc_start_main@plt>:
 e48:	add	ip, pc, #0, 12
 e4c:	add	ip, ip, #73728	; 0x12000
 e50:	ldr	pc, [ip, #236]!	; 0xec

00000e54 <strerror@plt>:
 e54:	add	ip, pc, #0, 12
 e58:	add	ip, ip, #73728	; 0x12000
 e5c:	ldr	pc, [ip, #228]!	; 0xe4

00000e60 <system@plt>:
 e60:	add	ip, pc, #0, 12
 e64:	add	ip, ip, #73728	; 0x12000
 e68:	ldr	pc, [ip, #220]!	; 0xdc

00000e6c <__vfprintf_chk@plt>:
 e6c:	add	ip, pc, #0, 12
 e70:	add	ip, ip, #73728	; 0x12000
 e74:	ldr	pc, [ip, #212]!	; 0xd4

00000e78 <__ctype_tolower_loc@plt>:
 e78:	add	ip, pc, #0, 12
 e7c:	add	ip, ip, #73728	; 0x12000
 e80:	ldr	pc, [ip, #204]!	; 0xcc

00000e84 <_nc_is_abs_path@plt>:
 e84:	add	ip, pc, #0, 12
 e88:	add	ip, ip, #73728	; 0x12000
 e8c:	ldr	pc, [ip, #196]!	; 0xc4

00000e90 <__gmon_start__@plt>:
 e90:	add	ip, pc, #0, 12
 e94:	add	ip, ip, #73728	; 0x12000
 e98:	ldr	pc, [ip, #188]!	; 0xbc

00000e9c <__ctype_b_loc@plt>:
 e9c:	add	ip, pc, #0, 12
 ea0:	add	ip, ip, #73728	; 0x12000
 ea4:	ldr	pc, [ip, #180]!	; 0xb4

00000ea8 <exit@plt>:
 ea8:	add	ip, pc, #0, 12
 eac:	add	ip, ip, #73728	; 0x12000
 eb0:	ldr	pc, [ip, #172]!	; 0xac

00000eb4 <feof@plt>:
 eb4:	add	ip, pc, #0, 12
 eb8:	add	ip, ip, #73728	; 0x12000
 ebc:	ldr	pc, [ip, #164]!	; 0xa4

00000ec0 <ttyname@plt>:
 ec0:	add	ip, pc, #0, 12
 ec4:	add	ip, ip, #73728	; 0x12000
 ec8:	ldr	pc, [ip, #156]!	; 0x9c

00000ecc <strlen@plt>:
 ecc:	add	ip, pc, #0, 12
 ed0:	add	ip, ip, #73728	; 0x12000
 ed4:	ldr	pc, [ip, #148]!	; 0x94

00000ed8 <strchr@plt>:
 ed8:	add	ip, pc, #0, 12
 edc:	add	ip, ip, #73728	; 0x12000
 ee0:	ldr	pc, [ip, #140]!	; 0x8c

00000ee4 <getopt@plt>:
 ee4:	add	ip, pc, #0, 12
 ee8:	add	ip, ip, #73728	; 0x12000
 eec:	ldr	pc, [ip, #132]!	; 0x84

00000ef0 <cfgetospeed@plt>:
 ef0:	add	ip, pc, #0, 12
 ef4:	add	ip, ip, #73728	; 0x12000
 ef8:	ldr	pc, [ip, #124]!	; 0x7c

00000efc <__errno_location@plt>:
 efc:	add	ip, pc, #0, 12
 f00:	add	ip, ip, #73728	; 0x12000
 f04:	ldr	pc, [ip, #116]!	; 0x74

00000f08 <__printf_chk@plt>:
 f08:	add	ip, pc, #0, 12
 f0c:	add	ip, ip, #73728	; 0x12000
 f10:	ldr	pc, [ip, #108]!	; 0x6c

00000f14 <fileno@plt>:
 f14:	add	ip, pc, #0, 12
 f18:	add	ip, ip, #73728	; 0x12000
 f1c:	ldr	pc, [ip, #100]!	; 0x64

00000f20 <__fprintf_chk@plt>:
 f20:			; <UNDEFINED> instruction: 0xe7fd4778
 f24:	add	ip, pc, #0, 12
 f28:	add	ip, ip, #73728	; 0x12000
 f2c:	ldr	pc, [ip, #88]!	; 0x58

00000f30 <setupterm@plt>:
 f30:	add	ip, pc, #0, 12
 f34:	add	ip, ip, #73728	; 0x12000
 f38:	ldr	pc, [ip, #80]!	; 0x50

00000f3c <fclose@plt>:
 f3c:	add	ip, pc, #0, 12
 f40:	add	ip, ip, #73728	; 0x12000
 f44:	ldr	pc, [ip, #72]!	; 0x48

00000f48 <tparm@plt>:
 f48:	add	ip, pc, #0, 12
 f4c:	add	ip, ip, #73728	; 0x12000
 f50:	ldr	pc, [ip, #64]!	; 0x40

00000f54 <fputc@plt>:
 f54:	add	ip, pc, #0, 12
 f58:	add	ip, ip, #73728	; 0x12000
 f5c:	ldr	pc, [ip, #56]!	; 0x38

00000f60 <clearerr@plt>:
 f60:	add	ip, pc, #0, 12
 f64:	add	ip, ip, #73728	; 0x12000
 f68:	ldr	pc, [ip, #48]!	; 0x30

00000f6c <putc@plt>:
 f6c:			; <UNDEFINED> instruction: 0xe7fd4778
 f70:	add	ip, pc, #0, 12
 f74:	add	ip, ip, #73728	; 0x12000
 f78:	ldr	pc, [ip, #36]!	; 0x24

00000f7c <fopen64@plt>:
 f7c:	add	ip, pc, #0, 12
 f80:	add	ip, ip, #73728	; 0x12000
 f84:	ldr	pc, [ip, #28]!

00000f88 <strpbrk@plt>:
 f88:	add	ip, pc, #0, 12
 f8c:	add	ip, ip, #73728	; 0x12000
 f90:	ldr	pc, [ip, #20]!

00000f94 <napms@plt>:
 f94:	add	ip, pc, #0, 12
 f98:	add	ip, ip, #73728	; 0x12000
 f9c:	ldr	pc, [ip, #12]!

00000fa0 <_nc_rootname@plt>:
 fa0:	add	ip, pc, #0, 12
 fa4:	add	ip, ip, #73728	; 0x12000
 fa8:	ldr	pc, [ip, #4]!

00000fac <strncmp@plt>:
 fac:	add	ip, pc, #0, 12
 fb0:	add	ip, ip, #69632	; 0x11000
 fb4:	ldr	pc, [ip, #4092]!	; 0xffc

00000fb8 <abort@plt>:
 fb8:	add	ip, pc, #0, 12
 fbc:	add	ip, ip, #69632	; 0x11000
 fc0:	ldr	pc, [ip, #4084]!	; 0xff4

00000fc4 <tcgetattr@plt>:
 fc4:	add	ip, pc, #0, 12
 fc8:	add	ip, ip, #69632	; 0x11000
 fcc:	ldr	pc, [ip, #4076]!	; 0xfec

Disassembly of section .text:

00000fd0 <.text>:
     fd0:	svcmi	0x00f0e92d
     fd4:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
     fd8:	strmi	r8, [r1], r2, lsl #22
     fdc:			; <UNDEFINED> instruction: 0xf8df680b
     fe0:			; <UNDEFINED> instruction: 0xf8df15c4
     fe4:	ldrbtmi	r2, [r9], #-1476	; 0xfffffa3c
     fe8:	strbhi	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
     fec:	stmpl	sl, {r0, r4, r5, r7, ip, sp, pc}
     ff0:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
     ff4:			; <UNDEFINED> instruction: 0xf04f922f
     ff8:	blcs	1800 <tcgetattr@plt+0x83c>
     ffc:	ldmdavc	sl, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    1000:			; <UNDEFINED> instruction: 0xf8df46bb
    1004:			; <UNDEFINED> instruction: 0xf8dfa5ac
    1008:	bcs	b5a6c0 <tcgetattr@plt+0xb596fc>
    100c:	strpl	pc, [r8, #2271]!	; 0x8df
    1010:			; <UNDEFINED> instruction: 0xf85b44fa
    1014:	ldrbtmi	r4, [lr], #-3844	; 0xfffff0fc
    1018:	andle	r4, r6, sp, ror r4
    101c:			; <UNDEFINED> instruction: 0x4623b37c
    1020:	svcmi	0x0004f85b
    1024:	bcs	b5f094 <tcgetattr@plt+0xb5e0d0>
    1028:	ldmdavc	sl, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    102c:			; <UNDEFINED> instruction: 0xf0002a00
    1030:	bicslt	r8, ip, ip, lsl r1
    1034:	pushcs	{r0, r5, fp, ip, sp, lr}
    1038:			; <UNDEFINED> instruction: 0xf002d1f1
    103c:	stmdbcs	r9!, {r0, r2, r3, r4, r5, r6, r7, r8}^
    1040:	bcs	1970ca8 <tcgetattr@plt+0x196fce4>
    1044:	ldmvc	fp, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    1048:	mvnle	r2, r0, lsl #22
    104c:			; <UNDEFINED> instruction: 0xf0002a69
    1050:	bcs	1ae162c <tcgetattr@plt+0x1ae0668>
    1054:	msrhi	SPSR_fc, r0
    1058:	bicsle	r2, pc, r5, ror #20
    105c:			; <UNDEFINED> instruction: 0xf7ff4628
    1060:			; <UNDEFINED> instruction: 0xf84bee96
    1064:	stccs	12, cr0, [r0], {4}
    1068:	ldrd	sp, [r8], -r9
    106c:	mvnseq	pc, r2
    1070:	svclt	0x00182969
    1074:	tstle	r2, r5, ror #20
    1078:	blcs	1f2ec <tcgetattr@plt+0x1e328>
    107c:			; <UNDEFINED> instruction: 0xf8dfd0e6
    1080:	strcs	sl, [r0], #-1340	; 0xfffffac4
    1084:	ldrlt	pc, [r8, #-2271]!	; 0xfffff721
    1088:	mvnscc	pc, #79	; 0x4f
    108c:	movwls	r4, #38138	; 0x94fa
    1090:	movwcc	lr, #31181	; 0x79cd
    1094:			; <UNDEFINED> instruction: 0xf8df44fb
    1098:	strtmi	r3, [r5], -ip, lsr #10
    109c:	strls	r4, [r2], #-1574	; 0xfffff9da
    10a0:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    10a4:	strls	r4, [r4], #-1029	; 0xfffffbfb
    10a8:	movwls	r9, #41987	; 0xa403
    10ac:			; <UNDEFINED> instruction: 0x46524639
    10b0:			; <UNDEFINED> instruction: 0xf7ff4648
    10b4:	mcrrne	15, 1, lr, r1, cr8
    10b8:	stmdacc	r9, {r2, r3, r4, r5, ip, lr, pc}^
    10bc:	vadd.i8	d2, d0, d30
    10c0:	ldm	pc, {r1, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    10c4:	sbcseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    10c8:	ldrsbeq	r0, [ip], #12
    10cc:	ldrsbeq	r0, [ip], #12
    10d0:	ldrsbeq	r0, [ip], #12
    10d4:	ldrdeq	r0, [pc], -ip	; <UNPREDICTABLE>
    10d8:	ldrsbteq	r0, [r1], #12
    10dc:	ldrsbeq	r0, [ip], #12
    10e0:	sbcseq	r0, ip, sl, ror #1
    10e4:	ldrsbeq	r0, [ip], #12
    10e8:	ldrsbeq	r0, [ip], #12
    10ec:	ldrsbeq	r0, [ip], #12
    10f0:	ldrsbeq	r0, [ip], #12
    10f4:	ldrdeq	r0, [r1], #12	; <UNPREDICTABLE>
    10f8:	ldrsbeq	r0, [lr], #12
    10fc:	tsteq	r6, pc, lsl #2
    1100:	ldrsbeq	r0, [ip], #12
    1104:	ldrsbteq	r0, [sp], #12
    1108:	ldrsbteq	r0, [r4], #12
    110c:	ldrdeq	r0, [sl, -ip]!
    1110:	ldrsbeq	r0, [ip], #12
    1114:	tsteq	pc, r2, lsr #2
    1118:	tsteq	r9, ip, lsl r1
    111c:	ldrsbeq	r0, [ip], #12
    1120:	ldrsbeq	r0, [r7, -ip]
    1124:			; <UNDEFINED> instruction: 0x46524639
    1128:	strcs	r4, [r1, #-1608]	; 0xfffff9b8
    112c:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
    1130:	bicle	r1, r2, r1, asr #24
    1134:			; <UNDEFINED> instruction: 0xf7ff6838
    1138:			; <UNDEFINED> instruction: 0xf8dfef34
    113c:			; <UNDEFINED> instruction: 0xf8df248c
    1140:			; <UNDEFINED> instruction: 0xf858348c
    1144:	andls	r2, sl, #2
    1148:			; <UNDEFINED> instruction: 0xf8586010
    114c:			; <UNDEFINED> instruction: 0xf8d33003
    1150:	bl	fea69158 <tcgetattr@plt+0xfea68194>
    1154:			; <UNDEFINED> instruction: 0xf1b9090a
    1158:	vpmax.f32	d0, d0, d1
    115c:	blls	a13a4 <tcgetattr@plt+0xa03e0>
    1160:	stmdblt	ip, {r0, r1, r4, r8, fp, ip, sp, pc}
    1164:	strls	r2, [r2], #-1025	; 0xfffffbff
    1168:	tstcs	r1, r1, lsl fp
    116c:	andls	sl, fp, #32, 20	; 0x20000
    1170:	mcr	6, 0, r4, cr8, cr8, {0}
    1174:			; <UNDEFINED> instruction: 0xf0013a10
    1178:			; <UNDEFINED> instruction: 0xf8ddf9c1
    117c:	cdp	0, 1, cr12, cr8, cr12, {1}
    1180:	pkhbtmi	lr, r3, r0, lsl #20
    1184:			; <UNDEFINED> instruction: 0x000fe8be
    1188:	andeq	lr, pc, ip, lsr #17
    118c:			; <UNDEFINED> instruction: 0x000fe8be
    1190:	andeq	lr, pc, ip, lsr #17
    1194:			; <UNDEFINED> instruction: 0x000fe8be
    1198:	andeq	lr, pc, ip, lsr #17
    119c:	muleq	r7, lr, r8
    11a0:	andeq	lr, r7, ip, lsl #17
    11a4:	beq	43ca0c <tcgetattr@plt+0x43ba48>
    11a8:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    11ac:	strtcc	pc, [r0], #-2271	; 0xfffff721
    11b0:	strtne	pc, [r0], #-2271	; 0xfffff721
    11b4:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    11b8:			; <UNDEFINED> instruction: 0x46024479
    11bc:			; <UNDEFINED> instruction: 0xf8a9980a
    11c0:	stmdavs	r0, {sp}
    11c4:			; <UNDEFINED> instruction: 0xf976f001
    11c8:	strcc	pc, [ip], #-2271	; 0xfffff721
    11cc:			; <UNDEFINED> instruction: 0xf0002800
    11d0:			; <UNDEFINED> instruction: 0xf85880ed
    11d4:	tstcs	r1, r3
    11d8:	ldmdavs	r8, {r9, sp}
    11dc:			; <UNDEFINED> instruction: 0xf001930c
    11e0:	cdp	8, 1, cr15, cr8, cr11, {7}
    11e4:			; <UNDEFINED> instruction: 0x46581a10
    11e8:	cdp2	0, 5, cr15, cr4, cr0, {0}
    11ec:	eorvc	pc, sl, r7, asr r8	; <UNPREDICTABLE>
    11f0:			; <UNDEFINED> instruction: 0xf0002f00
    11f4:	ldmmi	r9!, {r2, r6, r8, pc}^
    11f8:			; <UNDEFINED> instruction: 0xf7ff4478
    11fc:			; <UNDEFINED> instruction: 0xb120ee0e
    1200:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1204:			; <UNDEFINED> instruction: 0xf0002800
    1208:	ldmdavc	fp!, {r0, r3, r5, r6, r7, pc}
    120c:			; <UNDEFINED> instruction: 0xf0002b3f
    1210:	blmi	ffce16c4 <tcgetattr@plt+0xffce0700>
    1214:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1218:	bicge	pc, r8, #14614528	; 0xdf0000
    121c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1220:	strls	r4, [pc, #-1549]	; c1b <tputs@plt-0xfd>
    1224:	cfstrsls	mvf4, [ip], {250}	; 0xfa
    1228:	stcls	6, cr4, [sl, #-120]	; 0xffffff88
    122c:	ldrbmi	lr, [r2], -r8
    1230:	strls	r2, [r0, -r1, lsl #2]
    1234:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
    1238:			; <UNDEFINED> instruction: 0xf0002000
    123c:	strmi	pc, [r7], -r5, ror #21
    1240:	ldrbmi	r4, [r9], -sl, asr #12
    1244:			; <UNDEFINED> instruction: 0xf7ff4638
    1248:	stmdacs	r0, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    124c:	bls	435450 <tcgetattr@plt+0x43448c>
    1250:	stmdavs	fp!, {r5, fp, sp, lr}
    1254:	rscle	r2, sl, r0, lsl #20
    1258:	andvc	lr, r0, #3358720	; 0x334000
    125c:	ldrtmi	r2, [r2], -r1, lsl #2
    1260:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1264:	strcs	lr, [r1], -r8, ror #15
    1268:	ldmmi	pc, {r5, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    126c:			; <UNDEFINED> instruction: 0xf7ff4478
    1270:			; <UNDEFINED> instruction: 0xf84bed8e
    1274:	stccs	12, cr0, [r0], {4}
    1278:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
    127c:			; <UNDEFINED> instruction: 0xf000e6ff
    1280:	movwcs	pc, #6815	; 0x1a9f	; <UNPREDICTABLE>
    1284:	ldr	r9, [r1, -r2, lsl #6]
    1288:	ldmmi	r9, {r3, r4, r6, r7, r8, r9, fp, lr}^
    128c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1290:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    1294:	blx	1cbd29e <tcgetattr@plt+0x1cbc2da>
    1298:			; <UNDEFINED> instruction: 0xf7ffe708
    129c:			; <UNDEFINED> instruction: 0xf7ffedac
    12a0:	andcs	lr, r0, r8, asr #27
    12a4:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    12a8:	movwls	r2, #17153	; 0x4301
    12ac:	blmi	ff3faeac <tcgetattr@plt+0xff3f9ee8>
    12b0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    12b4:	ldmdavc	r3, {r1, r3, r4, fp, sp, lr}
    12b8:	rsble	r2, lr, lr, asr fp
    12bc:	ldrbt	r9, [r5], r9, lsl #6
    12c0:			; <UNDEFINED> instruction: 0xf8584bca
    12c4:	ldmdavs	sl, {r0, r1, ip, sp}
    12c8:	blcs	179f31c <tcgetattr@plt+0x179e358>
    12cc:	movwls	sp, #32860	; 0x805c
    12d0:	blmi	ff1bae88 <tcgetattr@plt+0xff1b9ec4>
    12d4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    12d8:	ldmdavc	r3, {r1, r3, r4, fp, sp, lr}
    12dc:	suble	r2, sl, lr, asr fp
    12e0:	strbt	r9, [r3], r7, lsl #6
    12e4:	stmdals	sl, {r0, r6, r7, r8, r9, fp, lr}
    12e8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    12ec:			; <UNDEFINED> instruction: 0xf0006819
    12f0:	ldrb	pc, [fp], r5, asr #22	; <UNPREDICTABLE>
    12f4:	ldrb	r2, [r9], r1, lsl #8
    12f8:	movwls	r2, #21249	; 0x5301
    12fc:	movwcs	lr, #5846	; 0x16d6
    1300:	ldrb	r9, [r3], r6, lsl #6
    1304:	movwls	r2, #13057	; 0x3301
    1308:	blmi	fee3ae50 <tcgetattr@plt+0xfee39e8c>
    130c:			; <UNDEFINED> instruction: 0xf8584658
    1310:	ldmdavs	r9, {r0, r1, ip, sp}
    1314:	blx	cbd31e <tcgetattr@plt+0xcbc35a>
    1318:	blmi	fed3ae40 <tcgetattr@plt+0xfed39e7c>
    131c:			; <UNDEFINED> instruction: 0xf8582000
    1320:	ldmdavs	r9, {r0, r1, ip, sp}
    1324:	blx	abd32e <tcgetattr@plt+0xabc36a>
    1328:	ldrtmi	lr, [r0], -r0, asr #13
    132c:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1330:	stceq	8, cr15, [r4], {75}	; 0x4b
    1334:			; <UNDEFINED> instruction: 0xf47f2c00
    1338:			; <UNDEFINED> instruction: 0xe6a0ae72
    133c:			; <UNDEFINED> instruction: 0xf7ff4650
    1340:			; <UNDEFINED> instruction: 0xf84bed26
    1344:	stccs	12, cr0, [r0], {4}
    1348:	mcrge	4, 3, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    134c:	blls	fadb0 <tcgetattr@plt+0xf9dec>
    1350:			; <UNDEFINED> instruction: 0x460de9dd
    1354:	blcs	28798 <tcgetattr@plt+0x277d4>
    1358:			; <UNDEFINED> instruction: 0x4638d031
    135c:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1360:	blcs	27f78 <tcgetattr@plt+0x26fb4>
    1364:	addhi	pc, r7, r0, asr #32
    1368:	blcs	27f84 <tcgetattr@plt+0x26fc0>
    136c:	sbchi	pc, fp, r0, asr #32
    1370:			; <UNDEFINED> instruction: 0xf7ff2000
    1374:	ldmdavc	r2, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}^
    1378:	adcsle	r2, r1, r0, lsl #20
    137c:	svclt	0x00142a3f
    1380:	tsteq	pc, #2	; <UNPREDICTABLE>
    1384:			; <UNDEFINED> instruction: 0xe7ab237f
    1388:	bcs	1f4d8 <tcgetattr@plt+0x1e514>
    138c:	bcs	ff5610 <tcgetattr@plt+0xff464c>
    1390:			; <UNDEFINED> instruction: 0xf002bf14
    1394:	cmncs	pc, #2080374784	; 0x7c000000
    1398:	ldmdavc	r2, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    139c:	addle	r2, sp, r0, lsl #20
    13a0:	svclt	0x00142a3f
    13a4:	tsteq	pc, #2	; <UNPREDICTABLE>
    13a8:			; <UNDEFINED> instruction: 0xe787237f
    13ac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    13b0:	andcs	r4, r1, #1048576	; 0x100000
    13b4:	movwls	r6, #51224	; 0xc818
    13b8:			; <UNDEFINED> instruction: 0xfffef000
    13bc:	stccs	7, cr14, [r0], {22}
    13c0:	blls	b58e8 <tcgetattr@plt+0xb4924>
    13c4:	teqle	r1, r0, lsl #22
    13c8:	bllt	8e7fe8 <tcgetattr@plt+0x8e7024>
    13cc:	bicle	r2, r7, r0, lsl #26
    13d0:	bne	43cc38 <tcgetattr@plt+0x43bc74>
    13d4:			; <UNDEFINED> instruction: 0xf001980b
    13d8:	strb	pc, [r1, r1, lsl #16]	; <UNPREDICTABLE>
    13dc:	vmla.f64	d4, d24, d5
    13e0:			; <UNDEFINED> instruction: 0xf8dfba90
    13e4:	pkhbtmi	sl, r3, r4, lsl #4
    13e8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    13ec:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    13f0:	movwls	r4, #54937	; 0xd699
    13f4:	andcs	lr, r8, #8
    13f8:			; <UNDEFINED> instruction: 0xf7ff4650
    13fc:	stmdacs	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    1400:	addshi	pc, lr, r0
    1404:	bleq	7d838 <tcgetattr@plt+0x7c874>
    1408:	eorne	pc, fp, r9, asr r8	; <UNPREDICTABLE>
    140c:	mvnsle	r2, r0, lsl #18
    1410:	blt	fe43cc78 <tcgetattr@plt+0xfe43bcb4>
    1414:	blls	33b000 <tcgetattr@plt+0x33a03c>
    1418:	bmi	1e09824 <tcgetattr@plt+0x1e08860>
    141c:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    1420:			; <UNDEFINED> instruction: 0xf7ff463b
    1424:	stccs	13, cr14, [r0, #-512]	; 0xfffffe00
    1428:	bfi	sp, sl, #3, #15
    142c:	beq	43cc94 <tcgetattr@plt+0x43bcd0>
    1430:	movwcs	lr, #35293	; 0x89dd
    1434:			; <UNDEFINED> instruction: 0xf0009907
    1438:	mrc	13, 0, APSR_nzcv, cr8, cr7, {4}
    143c:			; <UNDEFINED> instruction: 0xf0000a10
    1440:	mcrcs	13, 0, pc, cr0, cr3, {6}	; <UNPREDICTABLE>
    1444:	addshi	pc, r9, r0
    1448:	bne	43ccb0 <tcgetattr@plt+0x43bcec>
    144c:			; <UNDEFINED> instruction: 0xf001980b
    1450:	ldr	pc, [r9, r1, ror #17]!
    1454:	ldrbmi	r4, [r8], -sl, ror #22
    1458:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    145c:	ldmvs	sl, {r0, r1, r3, r4, fp, sp, lr}^
    1460:			; <UNDEFINED> instruction: 0xf0001d11
    1464:	str	pc, [ip, r1, ror #31]!
    1468:	tstlt	r0, r8, ror r8
    146c:			; <UNDEFINED> instruction: 0xf0001c78
    1470:	strmi	pc, [r7], -fp, asr #19
    1474:	stmdami	r3!, {r0, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
    1478:			; <UNDEFINED> instruction: 0xf0004478
    147c:	stmdami	r2!, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    1480:			; <UNDEFINED> instruction: 0xf7ff4478
    1484:	strmi	lr, [r7], -sl, asr #25
    1488:	rsble	r2, r6, r0, lsl #16
    148c:			; <UNDEFINED> instruction: 0xf9b94b5f
    1490:	ldrbtmi	r9, [fp], #-0
    1494:	ldrdge	pc, [r0, -r3]
    1498:	ssatmi	r4, #27, r3, asr #12
    149c:	svccs	0x0000461f
    14a0:	ldmdavs	r8!, {r1, r2, r5, r6, ip, lr, pc}^
    14a4:			; <UNDEFINED> instruction: 0x4651b118
    14a8:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    14ac:	ldmvs	fp!, {r3, r7, r8, fp, ip, sp, pc}^
    14b0:	stmdale	lr, {r1, r2, r8, r9, fp, sp}
    14b4:			; <UNDEFINED> instruction: 0xf003e8df
    14b8:	tstcs	r5, r4, lsl #22
    14bc:	andeq	r0, r6, pc, lsl #26
    14c0:			; <UNDEFINED> instruction: 0xe69868bf
    14c4:	ldrmi	r6, [r9, #2363]	; 0x93b
    14c8:	movwcs	fp, #4044	; 0xfcc
    14cc:	blcs	a0d8 <tcgetattr@plt+0x9114>
    14d0:	ldmdavs	pc!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    14d4:	ldmdbvs	fp!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    14d8:	svclt	0x00ac4599
    14dc:	movwcs	r2, #4864	; 0x1300
    14e0:	ldmdbvs	fp!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    14e4:	andeq	lr, r9, #166912	; 0x28c00
    14e8:	cmpmi	r3, r3, asr r2
    14ec:	ldmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    14f0:	svclt	0x00ac454b
    14f4:	movwcs	r2, #4864	; 0x1300
    14f8:	ldmdbvs	fp!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    14fc:	svclt	0x00cc454b
    1500:	movwcs	r2, #4864	; 0x1300
    1504:	stmdami	r2, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    1508:			; <UNDEFINED> instruction: 0xf7ff4478
    150c:	lsllt	lr, r6, #25
    1510:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1514:			; <UNDEFINED> instruction: 0xf7ff4604
    1518:	stmdacs	r2, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    151c:	ldmdbmi	sp!, {r0, r2, r3, r8, fp, ip, lr, pc}
    1520:	strtmi	r3, [r0], #-2051	; 0xfffff7fd
    1524:			; <UNDEFINED> instruction: 0xf7ff4479
    1528:	ldmdblt	r0!, {r2, sl, fp, sp, lr, pc}
    152c:	ldrbtmi	r4, [r9], #-2362	; 0xfffff6c6
    1530:	andcs	r4, r1, sl, lsr r6
    1534:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1538:	ldmdbmi	r8!, {r1, r3, r4, r8, r9, sl, sp, lr, pc}
    153c:			; <UNDEFINED> instruction: 0xe7f74479
    1540:	mrc	6, 0, r4, cr8, cr9, {6}
    1544:	blls	36ff8c <tcgetattr@plt+0x36efc8>
    1548:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}
    154c:	ldrdcc	pc, [r4], -r9
    1550:	blcc	13f67c <tcgetattr@plt+0x13e6b8>
    1554:	mvnsle	r2, r0, lsl #22
    1558:			; <UNDEFINED> instruction: 0x4658e657
    155c:	ldc	7, cr15, [r0], #1020	; 0x3fc
    1560:			; <UNDEFINED> instruction: 0xf7ffb140
    1564:			; <UNDEFINED> instruction: 0xf7ffec4e
    1568:	tstlt	r8, lr, asr ip
    156c:	str	r6, [sp, r7, lsl #17]
    1570:			; <UNDEFINED> instruction: 0xe6404657
    1574:	ldrbtmi	r4, [pc], #-3882	; 157c <tcgetattr@plt+0x5b8>
    1578:	stmdbls	fp, {r3, r7, r8, r9, sl, sp, lr, pc}
    157c:			; <UNDEFINED> instruction: 0xf0004658
    1580:	stmdacs	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    1584:	svcge	0x0060f43f
    1588:	andcs	r9, sp, ip, lsl #24
    158c:			; <UNDEFINED> instruction: 0xf7ff6821
    1590:	stmdavs	r0!, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1594:	bl	ff6bf598 <tcgetattr@plt+0xff6be5d4>
    1598:	rsbsvc	pc, sl, pc, asr #8
    159c:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    15a0:	svclt	0x0000e752
    15a4:	andeq	r1, r1, r6, ror #29
    15a8:	strdeq	r0, [r0], -ip
    15ac:	ldrdeq	r1, [r1], -ip
    15b0:	andeq	r1, r0, r4, ror #14
    15b4:	andeq	r1, r0, r6, ror #14
    15b8:	andeq	r1, r0, r4, asr r7
    15bc:	andeq	r1, r0, r4, lsl r7
    15c0:	andeq	r1, r0, r0, lsl #14
    15c4:	andeq	r1, r0, ip, ror #13
    15c8:	andeq	r0, r0, ip, lsl #2
    15cc:	andeq	r0, r0, r0, lsl #2
    15d0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15d4:	andeq	r1, r0, r0, lsl #12
    15d8:	andeq	r0, r0, r4, lsl #2
    15dc:	ldrdeq	r1, [r0], -r0
    15e0:	andeq	r1, r0, r0, ror #11
    15e4:			; <UNDEFINED> instruction: 0x000015b8
    15e8:	strdeq	r1, [r0], -ip
    15ec:	andeq	r0, r0, ip, lsr #2
    15f0:	strdeq	r1, [r0], -r4
    15f4:	andeq	r0, r0, r8, lsr #2
    15f8:	andeq	r1, r0, r4, ror #7
    15fc:	andeq	r1, r0, r2, lsl r4
    1600:	andeq	r0, r0, ip, lsl r1
    1604:	ldrdeq	r1, [r0], -r0
    1608:	andeq	r1, r0, r0, asr #6
    160c:	andeq	r1, r1, sl, ror fp
    1610:	andeq	r1, r0, r0, ror r3
    1614:	andeq	r1, r0, ip, asr r3
    1618:	andeq	r1, r0, lr, lsl #4
    161c:	strdeq	r1, [r0], -r4
    1620:			; <UNDEFINED> instruction: 0x000011b2
    1624:	bleq	3d768 <tcgetattr@plt+0x3c7a4>
    1628:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    162c:	strbtmi	fp, [sl], -r2, lsl #24
    1630:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1634:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1638:	ldrmi	sl, [sl], #776	; 0x308
    163c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1640:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1644:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1648:			; <UNDEFINED> instruction: 0xf85a4b06
    164c:	stmdami	r6, {r0, r1, ip, sp}
    1650:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1654:	bl	ffe3f658 <tcgetattr@plt+0xffe3e694>
    1658:	stc	7, cr15, [lr], #1020	; 0x3fc
    165c:	andeq	r1, r1, r4, ror r8
    1660:	andeq	r0, r0, ip, ror #1
    1664:	andeq	r0, r0, r4, lsl r1
    1668:	andeq	r0, r0, r0, lsr #2
    166c:	ldr	r3, [pc, #20]	; 1688 <tcgetattr@plt+0x6c4>
    1670:	ldr	r2, [pc, #20]	; 168c <tcgetattr@plt+0x6c8>
    1674:	add	r3, pc, r3
    1678:	ldr	r2, [r3, r2]
    167c:	cmp	r2, #0
    1680:	bxeq	lr
    1684:	b	e90 <__gmon_start__@plt>
    1688:	andeq	r1, r1, r4, asr r8
    168c:	andeq	r0, r0, r8, lsl #2
    1690:	blmi	1d36b0 <tcgetattr@plt+0x1d26ec>
    1694:	bmi	1d287c <tcgetattr@plt+0x1d18b8>
    1698:	addmi	r4, r3, #2063597568	; 0x7b000000
    169c:	andle	r4, r3, sl, ror r4
    16a0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16a4:	ldrmi	fp, [r8, -r3, lsl #2]
    16a8:	svclt	0x00004770
    16ac:	andeq	r1, r1, r4, ror r9
    16b0:	andeq	r1, r1, r0, ror r9
    16b4:	andeq	r1, r1, r0, lsr r8
    16b8:	strdeq	r0, [r0], -r8
    16bc:	stmdbmi	r9, {r3, fp, lr}
    16c0:	bmi	2528a8 <tcgetattr@plt+0x2518e4>
    16c4:	bne	2528b0 <tcgetattr@plt+0x2518ec>
    16c8:	svceq	0x00cb447a
    16cc:			; <UNDEFINED> instruction: 0x01a1eb03
    16d0:	andle	r1, r3, r9, asr #32
    16d4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16d8:	ldrmi	fp, [r8, -r3, lsl #2]
    16dc:	svclt	0x00004770
    16e0:	andeq	r1, r1, r8, asr #18
    16e4:	andeq	r1, r1, r4, asr #18
    16e8:	andeq	r1, r1, r4, lsl #16
    16ec:	andeq	r0, r0, r4, lsr #2
    16f0:	blmi	2aeb18 <tcgetattr@plt+0x2adb54>
    16f4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    16f8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    16fc:	blmi	26fcb0 <tcgetattr@plt+0x26ecec>
    1700:	ldrdlt	r5, [r3, -r3]!
    1704:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1708:			; <UNDEFINED> instruction: 0xf7ff6818
    170c:			; <UNDEFINED> instruction: 0xf7ffeb18
    1710:	blmi	1c1614 <tcgetattr@plt+0x1c0650>
    1714:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1718:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    171c:	andeq	r1, r1, r2, lsl r9
    1720:	ldrdeq	r1, [r1], -r4
    1724:	strdeq	r0, [r0], -r4
    1728:	strdeq	r1, [r1], -sl
    172c:	strdeq	r1, [r1], -r2
    1730:	svclt	0x0000e7c4
    1734:			; <UNDEFINED> instruction: 0xf000b508
    1738:	ldrdcs	pc, [sl], -r5
    173c:	bmi	1d435c <tcgetattr@plt+0x1d3398>
    1740:	ldmpl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    1744:			; <UNDEFINED> instruction: 0xf7ff6821
    1748:	stmdavs	r0!, {r1, r2, sl, fp, sp, lr, pc}
    174c:	b	fffbf750 <tcgetattr@plt+0xfffbe78c>
    1750:			; <UNDEFINED> instruction: 0xf7ff2001
    1754:	svclt	0x0000ebaa
    1758:	andeq	r1, r1, ip, lsl #15
    175c:	andeq	r0, r0, r4, lsl #2
    1760:	ldmdbmi	r1, {r0, r1, r2, r3, sl, ip, sp, pc}
    1764:	ldrbtmi	r4, [r9], #-2577	; 0xfffff5ef
    1768:	strlt	r4, [r0, #-2833]	; 0xfffff4ef
    176c:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
    1770:	ldmdami	r0, {r2, sl, fp, sp, pc}
    1774:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    1778:			; <UNDEFINED> instruction: 0xf04f9201
    177c:			; <UNDEFINED> instruction: 0xf8540200
    1780:	bmi	358398 <tcgetattr@plt+0x3573d4>
    1784:	strls	r2, [r0], #-257	; 0xfffffeff
    1788:	ldmdapl	r8, {r2, r3, r4, r7, fp, ip, lr}
    178c:	stmdavs	r3, {r0, r1, r3, r9, fp, lr}
    1790:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1794:	bl	ff1bf798 <tcgetattr@plt+0xff1be7d4>
    1798:	strtmi	r9, [sl], -r0, lsl #22
    179c:	stmdavs	r0!, {r0, r8, sp}
    17a0:	bl	193f7a4 <tcgetattr@plt+0x193e7e0>
    17a4:			; <UNDEFINED> instruction: 0xffc6f7ff
    17a8:	andeq	r1, r1, r6, ror #14
    17ac:	strdeq	r0, [r0], -ip
    17b0:	andeq	r1, r1, r8, asr r7
    17b4:	andeq	r0, r0, ip, lsl #2
    17b8:	andeq	r0, r0, r4, lsl #2
    17bc:	strdeq	r0, [r0], -r8
    17c0:	tstcs	r1, r8, lsl #10
    17c4:			; <UNDEFINED> instruction: 0x4c0c4b0b
    17c8:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    17cc:	ldmdbpl	sp, {r2, r3, r9, fp, lr}
    17d0:	ldrbtmi	r5, [sl], #-2076	; 0xfffff7e4
    17d4:	stmdavs	r0!, {r0, r1, r3, r5, fp, sp, lr}
    17d8:	bl	fe93f7dc <tcgetattr@plt+0xfe93e818>
    17dc:	stmdavs	r3!, {r0, r3, fp, lr}
    17e0:	rscsvc	pc, sl, #1325400064	; 0x4f000000
    17e4:	tstcs	r1, r8, ror r4
    17e8:	b	ffabf7ec <tcgetattr@plt+0xffabe828>
    17ec:			; <UNDEFINED> instruction: 0xf7ff2001
    17f0:	svclt	0x0000eb5c
    17f4:	andeq	r1, r1, r2, lsl #14
    17f8:	andeq	r0, r0, ip, lsl #2
    17fc:	andeq	r0, r0, r4, lsl #2
    1800:			; <UNDEFINED> instruction: 0x00000ebe
    1804:	andeq	r1, r0, r8, lsr #1
    1808:	mvnsmi	lr, #737280	; 0xb4000
    180c:	stcmi	6, cr4, [r7, #-16]!
    1810:	ldrbtmi	r4, [sp], #-2855	; 0xfffff4d9
    1814:	ldmdavs	r8!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
    1818:	bl	fe8bf81c <tcgetattr@plt+0xfe8be858>
    181c:			; <UNDEFINED> instruction: 0xf7ff6838
    1820:	stmdacs	r0, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    1824:	ldmdavs	r8!, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
    1828:	b	fe93f82c <tcgetattr@plt+0xfe93e868>
    182c:	blmi	870694 <tcgetattr@plt+0x86f6d0>
    1830:	ldrdls	pc, [r4], pc	; <UNPREDICTABLE>
    1834:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
    1838:	ldrbtmi	r4, [r9], #3617	; 0xe21
    183c:	ldrbtmi	r5, [r8], #2285	; 0x8ed
    1840:	ands	r4, sl, lr, ror r4
    1844:	strbmi	r4, [r2], -r3, lsr #12
    1848:			; <UNDEFINED> instruction: 0xf7ff2101
    184c:	stmdavs	r8!, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    1850:	b	1f3f854 <tcgetattr@plt+0x1f3e890>
    1854:	vst2.8	{d22-d23}, [pc :256], sl
    1858:	ldrtmi	r7, [r0], -r0, lsl #3
    185c:	b	fe13f860 <tcgetattr@plt+0xfe13e89c>
    1860:	smlatbcs	sl, r8, r1, fp
    1864:			; <UNDEFINED> instruction: 0xf7ff4630
    1868:	tstlt	r8, r8, lsr fp
    186c:	andvc	r2, r3, r0, lsl #6
    1870:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    1874:	stmdblt	r3!, {r0, r1, fp, ip, sp, lr}^
    1878:	stmdavs	r8!, {r2, r4, r6, r8, fp, ip, sp, pc}
    187c:	mvnle	r2, r0, lsl #24
    1880:	andcs	r4, pc, #3145728	; 0x300000
    1884:	strbmi	r2, [r8], -r1, lsl #2
    1888:	b	fe6bf88c <tcgetattr@plt+0xfe6be8c8>
    188c:	ldrsblt	lr, [r4, #-127]	; 0xffffff81
    1890:	pop	{r5, r9, sl, lr}
    1894:	blmi	1e287c <tcgetattr@plt+0x1e18b8>
    1898:	stmiapl	fp!, {r1, r3, sp}^
    189c:			; <UNDEFINED> instruction: 0xf7ff6819
    18a0:			; <UNDEFINED> instruction: 0xf7ffeb5a
    18a4:			; <UNDEFINED> instruction: 0xf7ffff47
    18a8:	svclt	0x0000ff45
    18ac:			; <UNDEFINED> instruction: 0x000116ba
    18b0:	andeq	r0, r0, r0, lsl r1
    18b4:	andeq	r0, r0, r4, lsl #2
    18b8:	andeq	r0, r0, lr, lsl #29
    18bc:	andeq	r0, r0, r2, ror lr
    18c0:	andeq	r1, r1, ip, asr #15
    18c4:	muleq	r1, sl, r7
    18c8:	stmdbmi	r6!, {r0, r2, r5, fp, lr}
    18cc:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    18d0:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    18d4:	addlt	r4, r3, r4, lsr #22
    18d8:			; <UNDEFINED> instruction: 0xf50d5841
    18dc:	ldrbtmi	r5, [fp], #-512	; 0xfffffe00
    18e0:	subsvs	r6, r1, r9, lsl #16
    18e4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    18e8:	bmi	80e100 <tcgetattr@plt+0x80d13c>
    18ec:	ldmdavs	lr, {r0, r1, r3, r4, r7, fp, ip, lr}
    18f0:			; <UNDEFINED> instruction: 0xf7ff4630
    18f4:			; <UNDEFINED> instruction: 0xf641eaec
    18f8:	stcne	3, cr7, [r2], {243}	; 0xf3
    18fc:	stmdale	r2!, {r1, r3, r4, r7, r9, lr}
    1900:	strmi	sl, [r4], -r1, lsl #26
    1904:	ldrtmi	r4, [r1], -r2, lsl #12
    1908:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    190c:			; <UNDEFINED> instruction: 0xf7ff4628
    1910:	ldmdbmi	r7, {r4, r6, r9, fp, sp, lr, pc}
    1914:			; <UNDEFINED> instruction: 0xf5c41928
    1918:	ldrbtmi	r5, [r9], #-768	; 0xfffffd00
    191c:			; <UNDEFINED> instruction: 0xf7ff2203
    1920:	strtmi	lr, [r8], -r8, asr #20
    1924:	b	ff4bf928 <tcgetattr@plt+0xff4be964>
    1928:	vst2.8	{d20,d22}, [pc :64], r2
    192c:	ldrbtmi	r5, [r9], #-768	; 0xfffffd00
    1930:	rscspl	pc, pc, #192, 10	; 0x30000000
    1934:	andscc	r4, lr, #40, 12	; 0x2800000
    1938:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    193c:			; <UNDEFINED> instruction: 0xf7ff4628
    1940:			; <UNDEFINED> instruction: 0xf7ffea32
    1944:	blmi	341528 <tcgetattr@plt+0x340564>
    1948:	ldrbtmi	sl, [fp], #-3329	; 0xfffff2ff
    194c:	muleq	r3, r3, r8
    1950:	andls	r0, r1, sl, lsl #24
    1954:	andne	pc, r8, sp, lsr #17
    1958:	andcs	pc, sl, sp, lsl #17
    195c:	svclt	0x0000e7e1
    1960:	strdeq	r1, [r1], -lr
    1964:	strdeq	r0, [r0], -ip
    1968:	andeq	r1, r1, lr, ror #11
    196c:	andeq	r0, r0, ip, lsl #2
    1970:	andeq	r0, r0, r2, asr #27
    1974:			; <UNDEFINED> instruction: 0x00000db2
    1978:	andeq	r0, r0, lr, lsl #27
    197c:	svcmi	0x00f0e92d
    1980:	strmi	fp, [ip], -sp, lsl #1
    1984:	strmi	r9, [r8], -r7
    1988:	b	3f98c <tcgetattr@plt+0x3e9c8>
    198c:	andscs	r4, r4, r3, lsl #12
    1990:	movwls	r4, #38429	; 0x961d
    1994:	b	14bf998 <tcgetattr@plt+0x14be9d4>
    1998:			; <UNDEFINED> instruction: 0xf380fab0
    199c:	vstrcs.16	s0, [r0, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
    19a0:	movwcs	fp, #7944	; 0x1f08
    19a4:			; <UNDEFINED> instruction: 0xf0402b00
    19a8:	bmi	fe721e88 <tcgetattr@plt+0xfe720ec4>
    19ac:	andvs	r4, r3, r7, lsl #12
    19b0:			; <UNDEFINED> instruction: 0xf8d2447a
    19b4:	blcs	ddbc <tcgetattr@plt+0xcdf8>
    19b8:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    19bc:	ldrdcc	pc, [r4, -r2]
    19c0:	smlabteq	r4, r2, r8, pc	; <UNPREDICTABLE>
    19c4:	ldmibmi	r6, {r3, r4, sp, lr}
    19c8:	strtmi	r2, [r0], -r0, lsl #10
    19cc:	ldrbtmi	r6, [r9], #-124	; 0xffffff84
    19d0:			; <UNDEFINED> instruction: 0xf7ff60fd
    19d4:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    19d8:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    19dc:	svclt	0x00064284
    19e0:	strls	r6, [r8, #-125]	; 0xffffff83
    19e4:	strmi	r9, [r1], -r8
    19e8:	blcs	7fa30 <tcgetattr@plt+0x7ea6c>
    19ec:	msreq	CPSR_c, #-2147483608	; 0x80000028
    19f0:	ldmdale	r1, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
    19f4:			; <UNDEFINED> instruction: 0xf003e8df
    19f8:	ldrhne	r1, [r0], -r9
    19fc:	andsne	r1, r0, r0, lsl r0
    1a00:	andsne	r1, r0, r0, lsl r0
    1a04:	andsne	r1, r0, r0, lsl r0
    1a08:	andsne	r1, r0, r0, lsl r0
    1a0c:	andsne	r1, r0, r0, lsl r0
    1a10:	andslt	r1, r0, #16
    1a14:	ldrge	sl, [r0], -r6, lsr #23
    1a18:	tstls	r5, sl, lsr sl
    1a1c:	sbcshi	pc, ip, r0
    1a20:	teqcs	sl, r5, lsl #24
    1a24:			; <UNDEFINED> instruction: 0xf7ff4620
    1a28:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
    1a2c:	rschi	pc, r9, r0
    1a30:	movwcs	r4, #1538	; 0x602
    1a34:	blcc	7fa44 <tcgetattr@plt+0x7ea80>
    1a38:	andls	r7, sl, #2293760	; 0x230000
    1a3c:	movwls	r2, #11074	; 0x2b42
    1a40:	sbcshi	pc, r3, r0
    1a44:	b	abfa48 <tcgetattr@plt+0xabea84>
    1a48:	bls	94828 <tcgetattr@plt+0x93864>
    1a4c:	ldrbtmi	r2, [fp], #-1072	; 0xfffffbd0
    1a50:	blx	fe140294 <tcgetattr@plt+0xfe13f2d0>
    1a54:	blvc	fff3ee68 <tcgetattr@plt+0xfff3dea4>
    1a58:			; <UNDEFINED> instruction: 0xf503970b
    1a5c:	movwls	r7, #25447	; 0x6367
    1a60:	ldrdhi	pc, [r0], -r0
    1a64:	andscc	pc, r4, r8, lsr r8	; <UNPREDICTABLE>
    1a68:	rsble	r2, r2, r0, lsl #20
    1a6c:			; <UNDEFINED> instruction: 0xf8cd46d9
    1a70:	svcls	0x0005b004
    1a74:	stcls	6, cr4, [r2, #-780]	; 0xfffffcf4
    1a78:	mla	r5, r8, r6, r4
    1a7c:	svcvs	0x00a0f5b6
    1a80:	qadd16mi	fp, r9, r8
    1a84:	movwls	sp, #12550	; 0x3106
    1a88:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a8c:	stmdavs	r1, {r0, r1, r8, r9, fp, ip, pc}
    1a90:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    1a94:	stmiavs	r0!, {r3, sl, ip, sp, lr, pc}
    1a98:	svcvs	0x00a0f5b8
    1a9c:	qadd16mi	fp, r3, r8
    1aa0:	tstls	r3, r6, lsl #2
    1aa4:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1aa8:	stmdavs	r3, {r0, r1, r8, fp, ip, pc}
    1aac:	eorcc	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    1ab0:			; <UNDEFINED> instruction: 0xd15f4299
    1ab4:	svcmi	0x0001f819
    1ab8:	svcpl	0x0001f817
    1abc:	andshi	pc, r4, fp, lsr r8	; <UNPREDICTABLE>
    1ac0:	blx	fe140304 <tcgetattr@plt+0xfe13f340>
    1ac4:	subsle	r2, sl, r0, lsl #26
    1ac8:	strls	fp, [r4, #-555]	; 0xfffffdd5
    1acc:	andsvs	pc, r3, fp, lsr r8	; <UNPREDICTABLE>
    1ad0:	strtvs	pc, [r0], r6, lsl #8
    1ad4:	bicsle	r2, r1, r0, lsl #24
    1ad8:	ldrbmi	r4, [r8], r3, asr #12
    1adc:	ldrdlt	pc, [r4], -sp
    1ae0:	movvs	pc, #50331648	; 0x3000000
    1ae4:	svcvs	0x00a0f5b6
    1ae8:	movwls	sp, #4359	; 0x1107
    1aec:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1af0:	stmdavs	r1, {r2, r8, r9, fp, ip, pc}
    1af4:	eorpl	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    1af8:			; <UNDEFINED> instruction: 0xf5b39b01
    1afc:	smlatble	r4, r0, pc, r6	; <UNPREDICTABLE>
    1b00:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b04:			; <UNDEFINED> instruction: 0xf8536803
    1b08:	adcmi	r4, r5, #36	; 0x24
    1b0c:	blls	1b5c20 <tcgetattr@plt+0x1b4c5c>
    1b10:	rsbsle	r4, fp, fp, asr r5
    1b14:			; <UNDEFINED> instruction: 0x1014f8db
    1b18:	ldrdcc	pc, [r8], -fp
    1b1c:	lfmle	f4, 2, [r5, #-612]!	; 0xfffffd9c
    1b20:	svcmi	0x000cf81b
    1b24:			; <UNDEFINED> instruction: 0xf8389a02
    1b28:	blx	3cdb80 <tcgetattr@plt+0x3ccbbc>
    1b2c:	bcs	40544 <tcgetattr@plt+0x3f580>
    1b30:			; <UNDEFINED> instruction: 0xf8b8d19c
    1b34:	vst4.8	{d6-d9}, [r3], r0
    1b38:	ldrmi	r6, [r5], -r0, lsr #7
    1b3c:	vst1.8	{d9-d12}, [r6], r4
    1b40:	strb	r6, [pc, r0, lsr #13]
    1b44:			; <UNDEFINED> instruction: 0xf04368fb
    1b48:	rscsvs	r0, fp, r2, lsl #6
    1b4c:	ldmvs	fp!, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}^
    1b50:	ldrble	r0, [r6], #-1881	; 0xfffff8a7
    1b54:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1b58:			; <UNDEFINED> instruction: 0xe74460fb
    1b5c:			; <UNDEFINED> instruction: 0x07dc68fb
    1b60:			; <UNDEFINED> instruction: 0xf043d44f
    1b64:	rscsvs	r0, fp, r4, lsl #6
    1b68:	ldmvs	fp!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    1b6c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    1b70:			; <UNDEFINED> instruction: 0xe73860fb
    1b74:	ldrbmi	r4, [r8], r3, asr #12
    1b78:	ldrdlt	pc, [r4], -sp
    1b7c:			; <UNDEFINED> instruction: 0x4643e7b2
    1b80:			; <UNDEFINED> instruction: 0xf8b846d8
    1b84:	vst4.8	{d6-d9}, [r3], r0
    1b88:			; <UNDEFINED> instruction: 0xf8dd63a0
    1b8c:	vst4.8	{d11-d14}, [r6], r4
    1b90:	strls	r6, [r4, #-1696]	; 0xfffff960
    1b94:	svcls	0x000be7a6
    1b98:	ldrdcs	pc, [r8], -fp
    1b9c:	teqvs	sl, sl, lsl #22
    1ba0:	adcsvs	r9, fp, r8, lsl #20
    1ba4:			; <UNDEFINED> instruction: 0xb11268fb
    1ba8:	andcs	r9, r0, #8, 18	; 0x20000
    1bac:	ldreq	r7, [sl, -sl]
    1bb0:	bicsmi	fp, fp, #264	; 0x108
    1bb4:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    1bb8:	blls	1d9fac <tcgetattr@plt+0x1d8fe8>
    1bbc:	ldmdavs	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    1bc0:	blls	1f03b4 <tcgetattr@plt+0x1ef3f0>
    1bc4:	stmdals	r9, {r0, r1, r3, r4, r5, r6, sp, lr}
    1bc8:	pop	{r0, r2, r3, ip, sp, pc}
    1bcc:			; <UNDEFINED> instruction: 0xf7ff4ff0
    1bd0:	stmib	r2, {r0, r1, r6, r7, fp, ip, sp, pc}^
    1bd4:	ldrbt	r0, [r6], r0, asr #32
    1bd8:	ldmiblt	r3, {r0, r1, r3, r4, r5, r6, r7, fp, sp, lr}
    1bdc:	andcc	r4, r1, #10485760	; 0xa00000
    1be0:	bls	219ed0 <tcgetattr@plt+0x218f0c>
    1be4:	bicsle	r2, pc, r0, lsl #20
    1be8:	blls	17bb8c <tcgetattr@plt+0x17abc8>
    1bec:	ldmdavc	sl, {r0, r8, r9, ip, sp}
    1bf0:	andls	r9, r2, #335544320	; 0x14000000
    1bf4:	blls	1fb894 <tcgetattr@plt+0x1fa8d0>
    1bf8:	streq	lr, [r1], #-2503	; 0xfffff639
    1bfc:	mvnle	r2, r0, lsl #22
    1c00:	stmdami	r9, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1c04:	ldrbtmi	r9, [r8], #-2313	; 0xfffff6f7
    1c08:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
    1c0c:	stmdbls	r5, {r0, r1, r2, fp, lr}
    1c10:			; <UNDEFINED> instruction: 0xf7ff4478
    1c14:			; <UNDEFINED> instruction: 0xf7fffda5
    1c18:	svclt	0x0000fe57
    1c1c:	andeq	r1, r1, ip, asr r6
    1c20:	andeq	r0, r0, sl, lsl sp
    1c24:	andeq	r0, r0, lr, lsr lr
    1c28:	andeq	r0, r0, sl, ror #21
    1c2c:	andeq	r0, r0, r0, lsl #22
    1c30:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    1c34:			; <UNDEFINED> instruction: 0xf7ff6819
    1c38:	svclt	0x0000b999
    1c3c:	andeq	r1, r1, r2, ror #9
    1c40:	ldrmi	fp, [r8], #-1520	; 0xfffffa10
    1c44:	ldrmi	fp, [r9], #-131	; 0xffffff7d
    1c48:	cdpls	12, 0, cr7, cr8, cr5, {2}
    1c4c:	svcmi	0x002b7c4c
    1c50:	svclt	0x000842ac
    1c54:	ldrbtmi	r4, [pc], #-693	; 1c5c <tcgetattr@plt+0xc98>
    1c58:	ldrmi	sp, [r3], -fp, lsr #32
    1c5c:	adcmi	r4, ip, #40, 20	; 0x28000
    1c60:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r7, fp, ip, lr}
    1c64:	bmi	9f5cf4 <tcgetattr@plt+0x9f4d30>
    1c68:	andls	r4, r0, #2046820352	; 0x7a000000
    1c6c:	bmi	98a078 <tcgetattr@plt+0x9890b4>
    1c70:			; <UNDEFINED> instruction: 0xf7ff447a
    1c74:	mvnslt	lr, r8, asr r9
    1c78:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp}
    1c7c:	blmi	8f5d60 <tcgetattr@plt+0x8f4d9c>
    1c80:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1c84:			; <UNDEFINED> instruction: 0xf8d3691b
    1c88:	ldrsblt	r3, [r3, -ip]
    1c8c:	adcmi	r7, r2, #1703936	; 0x1a0000
    1c90:	ldccs	0, cr13, [pc], {36}	; 0x24
    1c94:	bmi	7b7d00 <tcgetattr@plt+0x7b6d3c>
    1c98:	movteq	pc, #132	; 0x84	; <UNPREDICTABLE>
    1c9c:	movwls	r2, #33025	; 0x8101
    1ca0:	andlt	r4, r3, sl, ror r4
    1ca4:	ldrhtmi	lr, [r0], #141	; 0x8d
    1ca8:	ldmdblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cac:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    1cb0:	ldrdlt	lr, [r3], -fp
    1cb4:	ldmdami	r8, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    1cb8:	ldmdavs	r3!, {r0, r1, r2, r9, sp}
    1cbc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1cc0:	pop	{r0, r1, ip, sp, pc}
    1cc4:			; <UNDEFINED> instruction: 0xf7ff40f0
    1cc8:	bmi	52feb4 <tcgetattr@plt+0x52eef0>
    1ccc:	tstcs	r1, r3, lsr #12
    1cd0:	andlt	r4, r3, sl, ror r4
    1cd4:	ldrhtmi	lr, [r0], #141	; 0x8d
    1cd8:	stmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cdc:	blcs	1fe50 <tcgetattr@plt+0x1ee8c>
    1ce0:			; <UNDEFINED> instruction: 0x4603d1d7
    1ce4:	andcs	r4, fp, #917504	; 0xe0000
    1ce8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1cec:	strmi	lr, [r3], -r8, ror #15
    1cf0:	andcs	r4, r8, #12, 16	; 0xc0000
    1cf4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1cf8:	svclt	0x0000e7e2
    1cfc:	andeq	r1, r1, r6, ror r2
    1d00:	andeq	r0, r0, r4, lsl #2
    1d04:	andeq	r0, r0, ip, asr #31
    1d08:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d0c:	andeq	r0, r0, ip, lsl r1
    1d10:	andeq	r0, r0, r8, asr #31
    1d14:	andeq	r0, r0, lr, lsl #31
    1d18:	andeq	r0, r0, sl, lsl #31
    1d1c:	andeq	r0, r0, ip, lsr #31
    1d20:	andeq	r0, r0, r2, ror pc
    1d24:	andeq	r0, r0, sl, asr pc
    1d28:	strdlt	fp, [r5], r0
    1d2c:			; <UNDEFINED> instruction: 0xf7ff4605
    1d30:	ldcmi	8, cr14, [r3], {230}	; 0xe6
    1d34:	ldrbtmi	r4, [ip], #-2579	; 0xfffff5ed
    1d38:			; <UNDEFINED> instruction: 0x46234913
    1d3c:	stmdapl	r1!, {r0, r1, r5, r7, fp, ip, lr}^
    1d40:	ldmdavs	fp, {r1, r4, sl, fp, lr}
    1d44:	ldrbtmi	r6, [ip], #-2063	; 0xfffff7f1
    1d48:	stmdavs	r6, {r0, r1, r8, r9, ip, pc}
    1d4c:			; <UNDEFINED> instruction: 0xf7ff4630
    1d50:	blls	fbf60 <tcgetattr@plt+0xfaf9c>
    1d54:	strls	r2, [r0, #-257]	; 0xfffffeff
    1d58:	andls	r4, r1, #2097152	; 0x200000
    1d5c:	ldrtmi	r4, [r8], -ip, lsl #20
    1d60:			; <UNDEFINED> instruction: 0xf7ff447a
    1d64:			; <UNDEFINED> instruction: 0xf000e8e0
    1d68:	stmdavs	r1!, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    1d6c:			; <UNDEFINED> instruction: 0xf7ff200a
    1d70:	stmdavs	r0!, {r1, r4, r5, r6, r7, fp, sp, lr, pc}
    1d74:	svc	0x00eaf7fe
    1d78:			; <UNDEFINED> instruction: 0xf7ff1d30
    1d7c:	svclt	0x0000e896
    1d80:	muleq	r1, r6, r1
    1d84:	andeq	r0, r0, ip, lsl #2
    1d88:	andeq	r0, r0, r4, lsl #2
    1d8c:	andeq	r1, r1, lr, asr #7
    1d90:	andeq	r0, r0, r4, lsr #30
    1d94:	bmi	9d4234 <tcgetattr@plt+0x9d3270>
    1d98:	mvnsmi	lr, #737280	; 0xb4000
    1d9c:			; <UNDEFINED> instruction: 0xf5ad4479
    1da0:	strmi	r5, [r0], r0, lsl #26
    1da4:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
    1da8:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    1dac:	ldmdavs	r2, {r2, r8, r9, ip, sp}
    1db0:			; <UNDEFINED> instruction: 0xf04f601a
    1db4:	orrslt	r0, r8, #0, 4
    1db8:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
    1dbc:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dc0:	cmnlt	r8, #6291456	; 0x600000
    1dc4:	ldrsbtls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1dc8:	strcs	sl, [r0, -r1, lsl #26]
    1dcc:	strd	r4, [r9], -r9
    1dd0:	ldrdcc	pc, [r0], -r9
    1dd4:	tstcs	r1, r2, lsr #12
    1dd8:			; <UNDEFINED> instruction: 0xf7fe4628
    1ddc:			; <UNDEFINED> instruction: 0x2701eff2
    1de0:	tstle	pc, r0, lsr #5
    1de4:	vst1.8	{d20-d22}, [pc :256], r3
    1de8:	mrscs	r5, R9_usr
    1dec:			; <UNDEFINED> instruction: 0xf7fe4628
    1df0:			; <UNDEFINED> instruction: 0x4604effc
    1df4:	mvnle	r2, r0, lsl #16
    1df8:			; <UNDEFINED> instruction: 0xf7ff4630
    1dfc:	ldmdbmi	r0, {r5, r7, fp, sp, lr, pc}
    1e00:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    1e04:	movwcc	r4, #18955	; 0x4a0b
    1e08:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    1e0c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    1e10:	qaddle	r4, r1, sl
    1e14:			; <UNDEFINED> instruction: 0xf50d4638
    1e18:	andlt	r5, r3, r0, lsl #26
    1e1c:	mvnshi	lr, #12386304	; 0xbd0000
    1e20:	strb	r4, [ip, r7, lsl #12]!
    1e24:			; <UNDEFINED> instruction: 0xf7ff4640
    1e28:			; <UNDEFINED> instruction: 0xf7feff7f
    1e2c:	svclt	0x0000efb6
    1e30:	andeq	r1, r1, r0, lsr r1
    1e34:	strdeq	r0, [r0], -ip
    1e38:	ldrdeq	r0, [r0], -r6
    1e3c:	andeq	r1, r1, r8, asr #6
    1e40:	andeq	r1, r1, r4, asr #1
    1e44:	tstcs	r0, r3, lsl #20
    1e48:	ldrbtmi	fp, [sl], #-1288	; 0xfffffaf8
    1e4c:	svc	0x0064f7fe
    1e50:	stclt	0, cr2, [r8, #-4]
    1e54:			; <UNDEFINED> instruction: 0xfffffde3
    1e58:	blmi	2ef280 <tcgetattr@plt+0x2ee2bc>
    1e5c:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    1e60:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    1e64:	ldmvs	r8, {r0, r1, r3, r4, r8, fp, sp, lr}
    1e68:	movwcc	r1, #15939	; 0x3e43
    1e6c:			; <UNDEFINED> instruction: 0xf7ffd803
    1e70:	andcs	pc, r1, r9, ror #31
    1e74:	blmi	1b129c <tcgetattr@plt+0x1b02d8>
    1e78:	ldrbtmi	r2, [fp], #-13
    1e7c:			; <UNDEFINED> instruction: 0xf7ff6819
    1e80:	andcs	lr, r1, r8, ror r8
    1e84:	svclt	0x0000bd08
    1e88:	andeq	r1, r1, lr, rrx
    1e8c:	andeq	r0, r0, ip, lsl r1
    1e90:	muleq	r1, sl, r2
    1e94:			; <UNDEFINED> instruction: 0x460cb5f8
    1e98:			; <UNDEFINED> instruction: 0xf7ff4605
    1e9c:	svcvc	0x00a2e894
    1ea0:	stclvc	6, cr4, [r1, #-160]!	; 0xffffff60
    1ea4:	vstmiavc	r3!, {s5-s4}
    1ea8:	svclt	0x00087c66
    1eac:	stmdbcs	r0, {r0, r1, r2, r3, r9, sp}
    1eb0:	svclt	0x00087d25
    1eb4:	blcs	a2cc <tcgetattr@plt+0x9308>
    1eb8:	svclt	0x00087fe7
    1ebc:	mcrcs	3, 0, r2, cr0, cr15, {3}
    1ec0:	svclt	0x000874e3
    1ec4:			; <UNDEFINED> instruction: 0xf8942603
    1ec8:	stccs	0, cr3, [r0, #-128]	; 0xffffff80
    1ecc:	cfstrsvc	mvf7, [r6], #408	; 0x198
    1ed0:	ldrcs	fp, [r5, #-3848]	; 0xfffff0f8
    1ed4:	strvc	r2, [r5, #-2816]!	; 0xfffff500
    1ed8:	tstcs	r6, #8, 30
    1edc:	cdpcs	15, 0, cr7, cr0, cr5, {3}
    1ee0:	eorcc	pc, r0, r4, lsl #17
    1ee4:	svclt	0x00087e63
    1ee8:	stccs	6, cr2, [r0, #-112]	; 0xffffff90
    1eec:	svclt	0x000874a6
    1ef0:	mcrvc	5, 5, r2, cr6, cr2, {0}
    1ef4:	strbvc	r2, [r5, -r0, lsl #22]!
    1ef8:	svclt	0x00087ee5
    1efc:	mcrcs	3, 0, r2, cr0, cr1, {0}
    1f00:	svclt	0x00087663
    1f04:	stccs	6, cr2, [r0, #-76]	; 0xffffffb4
    1f08:	svclt	0x00086823
    1f0c:	svccs	0x0000251a
    1f10:	vld1.32	{d7-d9}, [r3 :128], r6
    1f14:	stmdavs	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, ip, lr}^
    1f18:	ldrcs	fp, [r7, -r8, lsl #30]
    1f1c:			; <UNDEFINED> instruction: 0xf02376e5
    1f20:	stmiavs	r5!, {r0, r3, r4, r8, r9}^
    1f24:	ldrbtmi	pc, [pc], -r6, lsr #8	; <UNPREDICTABLE>
    1f28:	vst1.64	{d23}, [r3 :128], r7
    1f2c:	stmiavs	r7!, {r2, r4, r8, r9, ip, lr}
    1f30:	strbvc	pc, [r2, #1061]!	; 0x425	; <UNPREDICTABLE>
    1f34:	ldrbteq	pc, [sl], r6, lsr #32	; <UNPREDICTABLE>
    1f38:	strvs	pc, [r3, #-1093]!	; 0xfffffbbb
    1f3c:	ldrvs	pc, [r7, -r7, lsr #8]!
    1f40:	movweq	pc, #24643	; 0x6043	; <UNPREDICTABLE>
    1f44:	streq	pc, [r5], -r6, asr #32
    1f48:	ldreq	pc, [r0, r7, asr #32]!
    1f4c:	streq	pc, [fp, #-69]	; 0xffffffbb
    1f50:	strbvc	r7, [r1, #-1954]!	; 0xfffff85e
    1f54:	stmib	r4, {r1, r5, r9, sl, lr}^
    1f58:	tstcs	r1, r0, lsl #12
    1f5c:	strvc	lr, [r2, #-2500]	; 0xfffff63c
    1f60:	ldrhtmi	lr, [r8], #141	; 0x8d
    1f64:	svclt	0x0038f7fe
    1f68:			; <UNDEFINED> instruction: 0x4604b5f8
    1f6c:	ldrmi	r7, [r7], -r5, asr #25
    1f70:			; <UNDEFINED> instruction: 0x461e481b
    1f74:	orrlt	r4, r5, r8, ror r4
    1f78:	blle	4c380 <tcgetattr@plt+0x4b3bc>
    1f7c:	strbtvc	fp, [r1], #713	; 0x2c9
    1f80:	tstlt	r1, #24832	; 0x6100
    1f84:	blle	4db8c <tcgetattr@plt+0x4cbc8>
    1f88:	strbtvc	fp, [r2], #-762	; 0xfffffd06
    1f8c:	movwlt	r7, #44322	; 0xad22
    1f90:	blle	4d798 <tcgetattr@plt+0x4c7d4>
    1f94:	strvc	fp, [r3, #-755]!	; 0xfffffd0d
    1f98:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    1f9c:	ldmdbmi	r1, {r1, r2, r3, r5, r6, r7, r9, fp, ip, lr, pc}
    1fa0:	stmdavs	r9, {r0, r6, fp, ip, lr}
    1fa4:	blvc	ff01c1cc <tcgetattr@plt+0xff01b208>
    1fa8:	stmdbvs	r9, {r5, r6, r8, ip, sp, pc}
    1fac:	ldrsbpl	pc, [ip], #129	; 0x81	; <UNPREDICTABLE>
    1fb0:	tstcc	r3, r9, ror #28
    1fb4:	strtmi	sp, [r8], -r6, lsl #16
    1fb8:	svc	0x0088f7fe
    1fbc:	svclt	0x00082801
    1fc0:	sbcsle	r7, ip, r9, lsr #16
    1fc4:	strbtvc	r2, [r1], #383	; 0x17f
    1fc8:	svccs	0x0000e7da
    1fcc:	andcs	sp, r3, #220, 20	; 0xdc000
    1fd0:	ldrb	r7, [fp, r2, ror #8]
    1fd4:	ble	ff74d7dc <tcgetattr@plt+0xff74c818>
    1fd8:	strvc	r2, [r3, #-789]!	; 0xfffffceb
    1fdc:	svclt	0x0000e7dc
    1fe0:	andeq	r0, r1, r8, asr pc
    1fe4:	andeq	r0, r0, ip, lsl r1
    1fe8:	ldmdbmi	r5, {r2, r4, r9, fp, lr}
    1fec:	ldrbtmi	fp, [sl], #-1136	; 0xfffffb90
    1ff0:	stmdavs	r4, {r0, r2, r6, fp, sp, lr}
    1ff4:			; <UNDEFINED> instruction: 0xf04568c3
    1ff8:	subvs	r0, r6, r4, lsl #12
    1ffc:	strvc	pc, [r0], r4, asr #8
    2000:			; <UNDEFINED> instruction: 0xf0436006
    2004:	sbcvs	r0, r6, r8, lsl #12
    2008:	ldmdavs	r2, {r1, r4, r6, fp, ip, lr}
    200c:			; <UNDEFINED> instruction: 0xf8d26912
    2010:	mrcne	1, 2, r2, cr1, cr12, {4}
    2014:	stmdale	r2, {r0, r1, r8, ip, sp}
    2018:	stmdbcs	sl, {r0, r4, fp, ip, sp, lr}
    201c:			; <UNDEFINED> instruction: 0xf043d004
    2020:	sbcvs	r0, r3, r8, lsr r3
    2024:			; <UNDEFINED> instruction: 0x4770bc70
    2028:	bcs	20178 <tcgetattr@plt+0x1f1b4>
    202c:			; <UNDEFINED> instruction: 0xf025d1f7
    2030:	vld3.8	{d0,d2,d4}, [r4], r4
    2034:	stmib	r0, {r7, sl, ip, sp, lr}^
    2038:	ldrb	r4, [r0, r0, lsl #10]!
    203c:	ldrdeq	r0, [r1], -lr
    2040:	andeq	r0, r0, ip, lsl r1
    2044:	ldrbmi	lr, [r0, sp, lsr #18]!
    2048:	stclmi	0, cr11, [lr, #520]	; 0x208
    204c:			; <UNDEFINED> instruction: 0xb129447d
    2050:			; <UNDEFINED> instruction: 0xf641684a
    2054:	andsmi	r0, r3, ip, lsr #6
    2058:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    205c:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
    2060:	bcs	204d0 <tcgetattr@plt+0x1f50c>
    2064:	rscshi	pc, sp, r0, asr #32
    2068:			; <UNDEFINED> instruction: 0x2c00795c
    206c:	rscshi	pc, r5, r0
    2070:	stmiapl	sp!, {r1, r2, r6, r7, r8, r9, fp, lr}^
    2074:	ldmdbvs	fp, {r0, r1, r3, r5, fp, sp, lr}
    2078:	eormi	pc, r8, #13828096	; 0xd30000
    207c:	andcc	r1, r3, #1568	; 0x620
    2080:	rscshi	pc, r9, r0, asr #4
    2084:	ldrdeq	pc, [r0], #131	; 0x83
    2088:	andcc	r1, r3, #1056	; 0x420
    208c:	strcs	fp, [r0], #-3976	; 0xfffff078
    2090:	tsthi	pc, r0, asr #4	; <UNPREDICTABLE>
    2094:	ldrdeq	pc, [r4], #131	; 0x83
    2098:	movwcc	r1, #15939	; 0x3e43
    209c:			; <UNDEFINED> instruction: 0xf7ffd817
    20a0:	msrmi	CPSR_, #3344	; 0xd10
    20a4:	ands	fp, r2, r4, asr #5
    20a8:	ldmdbvs	fp, {r0, r1, r3, r5, fp, sp, lr}
    20ac:	ldrdeq	pc, [r8, #131]!	; 0x83
    20b0:			; <UNDEFINED> instruction: 0xf0002800
    20b4:	mcrrne	0, 15, r8, r2, cr7
    20b8:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    20bc:	rscshi	pc, r9, r0, asr #32
    20c0:	ldrdeq	pc, [ip, #131]!	; 0x83
    20c4:	rscle	r2, r5, r0, lsl #16
    20c8:	movwcc	r1, #15939	; 0x3e43
    20cc:	stmdavs	fp!, {r0, r1, r2, r5, r6, r7, r8, fp, ip, lr, pc}
    20d0:			; <UNDEFINED> instruction: 0xf8d2691a
    20d4:	mcrne	4, 2, r0, cr1, cr8, {1}
    20d8:	vrhadd.s8	d19, d0, d3
    20dc:			; <UNDEFINED> instruction: 0xf8d28100
    20e0:	cdpne	5, 4, cr0, cr1, cr0, {6}
    20e4:	vrhadd.s8	d19, d0, d3
    20e8:			; <UNDEFINED> instruction: 0xf8d2811d
    20ec:	mcrne	5, 2, r0, cr1, cr8, {2}
    20f0:	vrhadd.s8	d19, d0, d3
    20f4:			; <UNDEFINED> instruction: 0xf8d280fb
    20f8:	stmdbcc	r1, {r2, r3, r4, r5, sl, ip}
    20fc:	ldmdale	fp!, {r0, r1, r8, ip, sp}
    2100:	strbne	pc, [r0], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
    2104:	tstcc	r3, r1, lsl #18
    2108:			; <UNDEFINED> instruction: 0xf7ffd836
    210c:	stmdavs	sl!, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    2110:			; <UNDEFINED> instruction: 0x43206913
    2114:			; <UNDEFINED> instruction: 0xf8d3b2c4
    2118:	mcrne	4, 2, r0, cr1, cr12, {1}
    211c:	vrhadd.s8	d19, d0, d3
    2120:			; <UNDEFINED> instruction: 0xf8d38125
    2124:	ldmvs	r1, {r6, r7, r8}^
    2128:	andcc	r1, r3, #1056	; 0x420
    212c:			; <UNDEFINED> instruction: 0x1000f9b1
    2130:	tsthi	r3, r0, asr #4	; <UNPREDICTABLE>
    2134:	vldrle.16	s4, [r0, #-2]	; <UNPREDICTABLE>
    2138:	strcs	r4, [r0], #-3733	; 0xfffff16b
    213c:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}
    2140:			; <UNDEFINED> instruction: 0xf7fe2020
    2144:	stmdavs	sl!, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
    2148:	ldmvs	r3, {r0, sl, ip, sp}^
    214c:			; <UNDEFINED> instruction: 0x3000f9b3
    2150:	adcmi	r3, r3, #1024	; 0x400
    2154:	ldmdbvs	r3, {r0, r1, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    2158:			; <UNDEFINED> instruction: 0xf8d32401
    215c:	cdpne	4, 4, cr0, cr3, cr0, {2}
    2160:	svclt	0x00883303
    2164:	vmax.s8	d18, d0, d0
    2168:			; <UNDEFINED> instruction: 0xf7ff80f4
    216c:	stmdavs	fp!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    2170:	teqmi	r0, #425984	; 0x68000
    2174:	rsclt	r4, r4, #4, 6	; 0x10000000
    2178:			; <UNDEFINED> instruction: 0xf9b168d9
    217c:	blcs	20e18c <tcgetattr@plt+0x20d1c8>
    2180:	streq	lr, [r3], -pc, ror #20
    2184:	ldrbvc	lr, [r6], pc, asr #20
    2188:	strcs	fp, [r0], -r8, lsl #30
    218c:	suble	r2, r7, r0, lsl #28
    2190:	andscc	pc, r0, #13762560	; 0xd20000
    2194:	movwcc	r3, #15105	; 0x3b01
    2198:	ldmdbvs	r3, {r1, r6, fp, ip, lr, pc}
    219c:	movwcc	r3, #15105	; 0x3b01
    21a0:			; <UNDEFINED> instruction: 0xf9b1d83e
    21a4:			; <UNDEFINED> instruction: 0xf7ff7000
    21a8:	stmdavs	fp!, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    21ac:	bmi	1e4a5b4 <tcgetattr@plt+0x1e495f0>
    21b0:	ldrbtmi	r6, [sl], #-2331	; 0xfffff6e5
    21b4:			; <UNDEFINED> instruction: 0xf7fe6918
    21b8:	stmdavs	sl!, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
    21bc:			; <UNDEFINED> instruction: 0xf9b168d1
    21c0:	blcs	4e1d0 <tcgetattr@plt+0x4d20c>
    21c4:	sbchi	pc, r2, r0, asr #6
    21c8:			; <UNDEFINED> instruction: 0x461c429f
    21cc:	strhhi	fp, [pc], #-248	; <UNPREDICTABLE>
    21d0:	fstmdbxle	r0!, {d13-d28}	;@ Deprecated
    21d4:	ldrdge	pc, [r0, #143]	; 0x8f
    21d8:	ldrdls	pc, [r0, #143]	; 0x8f
    21dc:	ldrdhi	pc, [r0, #143]	; 0x8f
    21e0:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    21e4:			; <UNDEFINED> instruction: 0xf8d944f8
    21e8:	ldrbmi	r0, [r2], -r0
    21ec:			; <UNDEFINED> instruction: 0xf8cd2101
    21f0:			; <UNDEFINED> instruction: 0xf7fe8000
    21f4:	stmdavs	fp!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    21f8:	tstcs	r0, sl, ror #20
    21fc:	ldrbtmi	r6, [sl], #-2331	; 0xfffff6e5
    2200:	andseq	pc, r0, #13828096	; 0xd30000
    2204:	stc	7, cr15, [r8, #1016]	; 0x3f8
    2208:	ldmvs	fp, {r0, r1, r3, r5, fp, sp, lr}^
    220c:			; <UNDEFINED> instruction: 0x3002f9b3
    2210:	adcmi	r4, r7, #28, 8	; 0x1c000000
    2214:			; <UNDEFINED> instruction: 0xf7ffdce7
    2218:	stmdavs	fp!, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    221c:	ldmdbvs	sl, {r2, r4, r5, r9, sl, lr}
    2220:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
    2224:	blcs	20698 <tcgetattr@plt+0x1f6d4>
    2228:			; <UNDEFINED> instruction: 0xf8d2d04f
    222c:	stmdacs	r0, {r2, r4, r5, r6, r7, r8}
    2230:			; <UNDEFINED> instruction: 0xf7ffd04b
    2234:	blmi	17818f8 <tcgetattr@plt+0x1780934>
    2238:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    223c:	sbclt	r4, r4, #32, 6	; 0x80000000
    2240:	cmple	r5, r0, lsl #22
    2244:	ldmdbvs	fp, {r0, r1, r3, r5, fp, sp, lr}
    2248:	ldrdeq	pc, [r8], #131	; 0x83
    224c:	movwcc	r1, #15939	; 0x3e43
    2250:			; <UNDEFINED> instruction: 0xf7ffd803
    2254:	msrmi	CPSR_, #15808	; 0x3dc0
    2258:	strtmi	fp, [r0], -r4, asr #5
    225c:	pop	{r1, ip, sp, pc}
    2260:	blmi	12a4228 <tcgetattr@plt+0x12a3264>
    2264:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    2268:			; <UNDEFINED> instruction: 0xf8d3691b
    226c:	cdpne	2, 6, cr4, cr2, cr8, {1}
    2270:			; <UNDEFINED> instruction: 0xf63f3203
    2274:			; <UNDEFINED> instruction: 0xf7feaf1b
    2278:	strmi	lr, [r3], -r2, asr #28
    227c:	ldrmi	r4, [ip], -r0, lsr #12
    2280:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    2284:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    2288:	eorvs	r7, r0, fp, lsl r9
    228c:			; <UNDEFINED> instruction: 0xf47f2b00
    2290:	stmdavs	fp!, {r0, r1, r3, r8, r9, sl, fp, sp, pc}
    2294:	usat	r6, #21, fp, lsl #18
    2298:	subvs	r4, fp, sl, lsl #12
    229c:			; <UNDEFINED> instruction: 0xf7fe2101
    22a0:			; <UNDEFINED> instruction: 0xe6dbed9e
    22a4:	ldrdeq	pc, [r0], #131	; 0x83
    22a8:	andcc	r1, r3, #1056	; 0x420
    22ac:	strcs	fp, [r0], #-3976	; 0xfffff078
    22b0:			; <UNDEFINED> instruction: 0xf7ffd804
    22b4:	stmdavs	fp!, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    22b8:			; <UNDEFINED> instruction: 0x4604691b
    22bc:	ldrbtmi	r4, [sl], #-2621	; 0xfffff5c3
    22c0:	bcs	20710 <tcgetattr@plt+0x1f74c>
    22c4:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
    22c8:			; <UNDEFINED> instruction: 0xf8d2e6e4
    22cc:	ldr	r0, [r0, ip, asr #1]!
    22d0:	ldmdbvs	fp, {r0, r1, r3, r5, fp, sp, lr}
    22d4:	ldrsbeq	pc, [r0, #131]!	; 0x83	; <UNPREDICTABLE>
    22d8:			; <UNDEFINED> instruction: 0xd1b72800
    22dc:			; <UNDEFINED> instruction: 0xf7ffe7b4
    22e0:	stmdavs	fp!, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    22e4:			; <UNDEFINED> instruction: 0x4320691a
    22e8:	strb	fp, [r5, -r4, asr #5]
    22ec:	ldrbne	pc, [ip, #-2258]	; 0xfffff72e	; <UNPREDICTABLE>
    22f0:	tstcc	r3, r1, lsl #18
    22f4:	mrcge	6, 7, APSR_nzcv, cr15, cr15, {1}
    22f8:			; <UNDEFINED> instruction: 0xf7fe2100
    22fc:	cdpne	14, 4, cr14, cr3, cr6, {1}
    2300:	ldmdble	lr, {r0, r1, r8, r9, ip, sp}
    2304:	ldmib	r3, {r0, r1, r3, r5, fp, sp, lr}^
    2308:			; <UNDEFINED> instruction: 0xf9b22303
    230c:			; <UNDEFINED> instruction: 0xf8d31000
    2310:	stmdbcc	r1, {r2, r3, r4, r6, r8, sl}
    2314:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    2318:	movwcc	r1, #15939	; 0x3e43
    231c:	stmdavs	fp!, {r2, r3, r8, fp, ip, lr, pc}
    2320:			; <UNDEFINED> instruction: 0xe729691a
    2324:	ldrdcs	r6, [r0, -fp]
    2328:			; <UNDEFINED> instruction: 0x2000f9b3
    232c:			; <UNDEFINED> instruction: 0xf7fe3a01
    2330:	cdpne	14, 4, cr14, cr3, cr12, {0}
    2334:	ldmle	r2!, {r0, r1, r8, r9, ip, sp}^
    2338:	stc2	7, cr15, [r4, #1020]	; 0x3fc
    233c:	sbclt	r4, r4, #32, 6	; 0x80000000
    2340:			; <UNDEFINED> instruction: 0xf7ffe7ed
    2344:	msrmi	CPSR_, #8128	; 0x1fc0
    2348:	ldrb	fp, [fp, r4, asr #5]
    234c:			; <UNDEFINED> instruction: 0x46346912
    2350:			; <UNDEFINED> instruction: 0xf7ffe766
    2354:			; <UNDEFINED> instruction: 0x4606fd77
    2358:	stmdbcc	r1, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
    235c:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    2360:	movwcc	r1, #15939	; 0x3e43
    2364:	stmdavs	fp!, {r0, r3, r8, fp, ip, lr, pc}
    2368:	usat	r6, #22, fp, lsl #18
    236c:	stc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
    2370:	ldmdbvs	r3, {r1, r3, r5, fp, sp, lr}
    2374:	rsclt	r4, r4, #4, 6	; 0x10000000
    2378:			; <UNDEFINED> instruction: 0xf7ffe6d3
    237c:	movwmi	pc, #19811	; 0x4d63	; <UNPREDICTABLE>
    2380:	ldrb	fp, [r0, r4, ror #5]!
    2384:	andeq	r0, r1, r0, lsl #29
    2388:	strheq	r1, [r1], -r6
    238c:	andeq	r0, r0, ip, lsl r1
    2390:	ldrdeq	r0, [r1], -r8
    2394:			; <UNDEFINED> instruction: 0xfffffa7b
    2398:			; <UNDEFINED> instruction: 0x00000ab4
    239c:	andeq	r0, r1, r2, lsr pc
    23a0:			; <UNDEFINED> instruction: 0x00000ab4
    23a4:			; <UNDEFINED> instruction: 0xfffffa2f
    23a8:	strdeq	r0, [r1], -r2
    23ac:	ldrdeq	r0, [r1], -ip
    23b0:	andeq	r0, r1, lr, lsl #29
    23b4:	andeq	r0, r1, r6, asr lr
    23b8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    23bc:	tstvc	r9, r8, lsl r0
    23c0:			; <UNDEFINED> instruction: 0x4770715a
    23c4:	andeq	r0, r1, sl, asr sp
    23c8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    23cc:	tstlt	r8, r8, lsl r8
    23d0:	ldclt	7, cr15, [sl], #1016	; 0x3f8
    23d4:	svclt	0x00004770
    23d8:	andeq	r0, r1, sl, asr #26
    23dc:	addlt	fp, r3, r0, lsr r5
    23e0:	movwcs	r2, #8831	; 0x227f
    23e4:	strmi	r9, [r4], -r0, lsl #4
    23e8:	strmi	r4, [sp], -ip, lsl #20
    23ec:			; <UNDEFINED> instruction: 0xf7ff447a
    23f0:	andscs	pc, r5, #9984	; 0x2700
    23f4:	strtmi	r9, [r9], -r0, lsl #4
    23f8:	strtmi	r4, [r0], -r9, lsl #20
    23fc:	ldrbtmi	r2, [sl], #-771	; 0xfffffcfd
    2400:	ldc2	7, cr15, [lr], {255}	; 0xff
    2404:	andls	r2, r0, #805306368	; 0x30000000
    2408:	bmi	193cb4 <tcgetattr@plt+0x192cf0>
    240c:	movwcs	r4, #1568	; 0x620
    2410:			; <UNDEFINED> instruction: 0xf7ff447a
    2414:	andlt	pc, r3, r5, lsl ip	; <UNPREDICTABLE>
    2418:	svclt	0x0000bd30
    241c:			; <UNDEFINED> instruction: 0x000008b0
    2420:	andeq	r0, r0, r6, lsr #17
    2424:	muleq	r0, ip, r8
    2428:	strdlt	fp, [r5], r0
    242c:	mcrge	12, 0, r4, cr1, cr14, {0}
    2430:			; <UNDEFINED> instruction: 0x460f4b1e
    2434:			; <UNDEFINED> instruction: 0x4615447c
    2438:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    243c:	stmiapl	r3!, {r1, r4, r5, r9, sl, lr}^
    2440:	ldmdavs	fp, {r2, r9, sl, lr}
    2444:			; <UNDEFINED> instruction: 0xf04f9303
    2448:			; <UNDEFINED> instruction: 0xf7fe0300
    244c:			; <UNDEFINED> instruction: 0xf8bdecc0
    2450:	cmnlt	r3, r4
    2454:			; <UNDEFINED> instruction: 0x2006f8bd
    2458:	bmi	571068 <tcgetattr@plt+0x5700a4>
    245c:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    2460:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2464:	subsmi	r9, sl, r3, lsl #22
    2468:	andlt	sp, r5, fp, lsl r1
    246c:			; <UNDEFINED> instruction: 0xf8bdbdf0
    2470:	blcs	e490 <tcgetattr@plt+0xd4cc>
    2474:			; <UNDEFINED> instruction: 0xf9b7d1f1
    2478:	blcs	e480 <tcgetattr@plt+0xd4bc>
    247c:			; <UNDEFINED> instruction: 0xf9b5dded
    2480:	stccs	0, cr5, [r0, #-0]
    2484:	ldrtmi	sp, [r2], -r9, ror #27
    2488:	vmax.s8	d20, d5, d16
    248c:			; <UNDEFINED> instruction: 0xf8ad4114
    2490:			; <UNDEFINED> instruction: 0xf8ad3004
    2494:			; <UNDEFINED> instruction: 0xf7fe5006
    2498:	bfi	lr, sl, #25, #6
    249c:	eorhi	r8, sl, fp, lsr r0
    24a0:			; <UNDEFINED> instruction: 0xf7fee7db
    24a4:	svclt	0x0000ec7a
    24a8:	muleq	r1, r8, sl
    24ac:	strdeq	r0, [r0], -ip
    24b0:	andeq	r0, r1, lr, ror #20
    24b4:			; <UNDEFINED> instruction: 0x460cb570
    24b8:			; <UNDEFINED> instruction: 0xf7fe4606
    24bc:	strmi	lr, [r5], -r8, lsl #26
    24c0:			; <UNDEFINED> instruction: 0xf7fe4620
    24c4:	addmi	lr, r5, #4, 26	; 0x100
    24c8:	andcs	fp, r0, r8, lsl pc
    24cc:	ldcllt	0, cr13, [r0, #-0]
    24d0:	strtmi	r4, [r1], -sl, lsr #12
    24d4:			; <UNDEFINED> instruction: 0xf7fe4630
    24d8:	blx	fec3da88 <tcgetattr@plt+0xfec3cac4>
    24dc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    24e0:	svclt	0x0000bd70
    24e4:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    24e8:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    24ec:	ldcvs	7, cr4, [r8], {112}	; 0x70
    24f0:	tstcs	r1, sl, lsl sp
    24f4:	ldcllt	7, cr15, [r0], #-1016	; 0xfffffc08
    24f8:	andeq	r0, r1, r6, lsr ip
    24fc:	mvnsmi	lr, #737280	; 0xb4000
    2500:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2504:			; <UNDEFINED> instruction: 0x46044f39
    2508:	strmi	fp, [sp], -r5, lsl #1
    250c:			; <UNDEFINED> instruction: 0x4648447f
    2510:			; <UNDEFINED> instruction: 0xf8df4621
    2514:			; <UNDEFINED> instruction: 0xf8c780dc
    2518:			; <UNDEFINED> instruction: 0xf7fe9040
    251c:	ldrbtmi	lr, [r8], #3412	; 0xd54
    2520:	svclt	0x00a82800
    2524:	blle	493e64 <tcgetattr@plt+0x492ea0>
    2528:	strcs	ip, [r1, -pc, lsl #24]
    252c:	ldrbtmi	r4, [sp], #-3377	; 0xfffff2cf
    2530:	blvc	14054c <tcgetattr@plt+0x13f588>
    2534:	cfstr32gt	mvfx12, [pc], {15}
    2538:	cfstr32gt	mvfx12, [pc], {15}
    253c:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    2540:	stm	r5, {r0, r1, r2}
    2544:	ldrtmi	r0, [r0], -r7
    2548:	pop	{r0, r2, ip, sp, pc}
    254c:			; <UNDEFINED> instruction: 0x260183f0
    2550:	ldrtmi	r4, [r0], -r1, lsr #12
    2554:			; <UNDEFINED> instruction: 0xf7fe643e
    2558:	stmdacs	r0, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}
    255c:	strcs	sp, [r0], -r4, ror #21
    2560:	ldrtmi	r4, [r0], -r1, lsr #12
    2564:			; <UNDEFINED> instruction: 0xf7fe643e
    2568:	adcsmi	lr, r0, #2944	; 0xb80
    256c:	stmdami	r2!, {r2, r3, r4, r6, r7, r9, fp, ip, lr, pc}
    2570:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    2574:	mcrr	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    2578:	strmi	r2, [r6], -r0, lsl #16
    257c:	ble	2db664 <tcgetattr@plt+0x2da6a0>
    2580:	blmi	7b0b9c <tcgetattr@plt+0x7afbd8>
    2584:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2588:			; <UNDEFINED> instruction: 0xf7fe6818
    258c:	blmi	73d8a4 <tcgetattr@plt+0x73c8e0>
    2590:			; <UNDEFINED> instruction: 0x4606447b
    2594:	bfi	r6, r8, #8, #15
    2598:			; <UNDEFINED> instruction: 0xf7fe4621
    259c:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
    25a0:	strb	sp, [sp, r2, asr #21]!
    25a4:	stc	7, cr15, [sl], #1016	; 0x3f8
    25a8:	bmi	5d5208 <tcgetattr@plt+0x5d4244>
    25ac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    25b0:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    25b4:	stmdavs	lr!, {r0, r1, r3, r4, fp, sp, lr}
    25b8:	stmdavs	r4, {r0, r1, r8, r9, ip, pc}
    25bc:			; <UNDEFINED> instruction: 0xf7fe4620
    25c0:	ldmdbmi	r2, {r1, r3, r6, sl, fp, sp, lr, pc}
    25c4:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    25c8:	mrscs	r9, (UNDEF: 17)
    25cc:	andls	r4, r1, #2097152	; 0x200000
    25d0:	ldrtmi	r4, [r0], -pc, lsl #20
    25d4:			; <UNDEFINED> instruction: 0xf7fe447a
    25d8:			; <UNDEFINED> instruction: 0xf7ffeca6
    25dc:	stmdavs	r9!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    25e0:			; <UNDEFINED> instruction: 0xf7fe200a
    25e4:	stcne	12, cr14, [r0, #-736]!	; 0xfffffd20
    25e8:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    25ec:	andeq	r0, r1, r0, lsl ip
    25f0:	andeq	r0, r1, lr, lsr #19
    25f4:	andeq	r0, r1, lr, ror #23
    25f8:	andeq	r0, r0, r6, asr #14
    25fc:	andeq	r0, r0, r8, lsl r1
    2600:	andeq	r0, r1, ip, lsl #23
    2604:	andeq	r0, r0, ip, lsl #2
    2608:	andeq	r0, r0, r4, lsl #2
    260c:	strdeq	r0, [r0], -lr
    2610:			; <UNDEFINED> instruction: 0x000006b0
    2614:			; <UNDEFINED> instruction: 0x460cb510
    2618:			; <UNDEFINED> instruction: 0x4601223c
    261c:			; <UNDEFINED> instruction: 0xf7fe4620
    2620:	stmdblt	r0, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2624:	blmi	131a6c <tcgetattr@plt+0x130aa8>
    2628:	tstcs	r1, r2, lsr #12
    262c:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
    2630:	ldcvs	0, cr4, [r8], {16}
    2634:	bllt	ff440634 <tcgetattr@plt+0xff43f670>
    2638:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    263c:	mvnsmi	lr, #737280	; 0xb4000
    2640:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2644:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2648:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    264c:	bl	154064c <tcgetattr@plt+0x153f688>
    2650:	blne	1d9384c <tcgetattr@plt+0x1d92888>
    2654:	strhle	r1, [sl], -r6
    2658:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    265c:	svccc	0x0004f855
    2660:	strbmi	r3, [sl], -r1, lsl #8
    2664:	ldrtmi	r4, [r8], -r1, asr #12
    2668:	adcmi	r4, r6, #152, 14	; 0x2600000
    266c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2670:	svclt	0x000083f8
    2674:	andeq	r0, r1, r6, ror r7
    2678:	andeq	r0, r1, ip, ror #14
    267c:	svclt	0x00004770

Disassembly of section .fini:

00002680 <.fini>:
    2680:	push	{r3, lr}
    2684:	pop	{r3, pc}
