# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"divider_sim_func_synth.v" \
"../../../../../7_Segment_Display.srcs/sources_1/new/ClockDivider.v" \
"../../../../../7_Segment_Display.srcs/sim_1/new/divider_sim.v" \

# Do not sort compile order
nosort
