{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545565623365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545565623375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 23 19:47:03 2018 " "Processing started: Sun Dec 23 19:47:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545565623375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565623375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565623375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545565625969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545565625969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PS2_CLK ps2_clk Sound.v(36) " "Verilog HDL Declaration information at Sound.v(36): object \"PS2_CLK\" differs only in case from object \"ps2_clk\" in the same scope" {  } { { "Code/IO/Sound.v" "" { Text "C:/the_final_experiment/Code/IO/Sound.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565637499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/sound.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sound " "Found entity 1: Sound" {  } { { "Code/IO/Sound.v" "" { Text "C:/the_final_experiment/Code/IO/Sound.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard " "Found entity 1: DE10_Standard" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ldw_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ldw_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_ALU " "Found entity 1: ldw_ALU" {  } { { "Code/ldw_ALU.v" "" { Text "C:/the_final_experiment/Code/ldw_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ldw_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ldw_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_RegFile " "Found entity 1: ldw_RegFile" {  } { { "Code/ldw_RegFile.v" "" { Text "C:/the_final_experiment/Code/ldw_RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC ldw_PC.v(4) " "Verilog HDL Declaration information at ldw_PC.v(4): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "Code/CPU/IF/ldw_PC.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_PC.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565637590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/if/ldw_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/if/ldw_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_PC " "Found entity 1: ldw_PC" {  } { { "Code/CPU/IF/ldw_PC.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/general/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file code/general/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "Code/General/dffe32.v" "" { Text "C:/the_final_experiment/Code/General/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/if/ldw_if.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/if/ldw_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_IF " "Found entity 1: ldw_IF" {  } { { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/id/ldw_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/id/ldw_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_IR " "Found entity 1: ldw_IR" {  } { { "Code/CPU/ID/ldw_IR.v" "" { Text "C:/the_final_experiment/Code/CPU/ID/ldw_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/id/ldw_id.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/id/ldw_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_ID " "Found entity 1: ldw_ID" {  } { { "Code/CPU/ID/ldw_ID.v" "" { Text "C:/the_final_experiment/Code/CPU/ID/ldw_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/id/ldw_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/id/ldw_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_CU " "Found entity 1: ldw_CU" {  } { { "Code/CPU/ID/ldw_CU.v" "" { Text "C:/the_final_experiment/Code/CPU/ID/ldw_CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/exe/ldw_dereg.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/exe/ldw_dereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_DEReg " "Found entity 1: ldw_DEReg" {  } { { "Code/CPU/EXE/ldw_DEReg.v" "" { Text "C:/the_final_experiment/Code/CPU/EXE/ldw_DEReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/exe/ldw_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/exe/ldw_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_EXE " "Found entity 1: ldw_EXE" {  } { { "Code/CPU/EXE/ldw_EXE.v" "" { Text "C:/the_final_experiment/Code/CPU/EXE/ldw_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/mem/ldw_emreg.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/mem/ldw_emreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_EMReg " "Found entity 1: ldw_EMReg" {  } { { "Code/CPU/MEM/ldw_EMReg.v" "" { Text "C:/the_final_experiment/Code/CPU/MEM/ldw_EMReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637787 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ldw_IMem.v(16) " "Verilog HDL Module Instantiation warning at ldw_IMem.v(16): ignored dangling comma in List of Port Connections" {  } { { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1545565637799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/if/ldw_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/if/ldw_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_IMem " "Found entity 1: ldw_IMem" {  } { { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/wb/ldw_mwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/wb/ldw_mwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_MWReg " "Found entity 1: ldw_MWReg" {  } { { "Code/CPU/WB/ldw_MWReg.v" "" { Text "C:/the_final_experiment/Code/CPU/WB/ldw_MWReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC ldw_CPU.v(3) " "Verilog HDL Declaration information at ldw_CPU.v(3): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565637845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mwreg MWReg ldw_CPU.v(12) " "Verilog HDL Declaration information at ldw_CPU.v(12): object \"mwreg\" differs only in case from object \"MWReg\" in the same scope" {  } { { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565637846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/ldw_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/ldw_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_CPU " "Found entity 1: ldw_CPU" {  } { { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637857 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ldw_MEM.v(19) " "Verilog HDL Module Instantiation warning at ldw_MEM.v(19): ignored dangling comma in List of Port Connections" {  } { { "Code/CPU/MEM/ldw_MEM.v" "" { Text "C:/the_final_experiment/Code/CPU/MEM/ldw_MEM.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1545565637869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/mem/ldw_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/mem/ldw_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_MEM " "Found entity 1: ldw_MEM" {  } { { "Code/CPU/MEM/ldw_MEM.v" "" { Text "C:/the_final_experiment/Code/CPU/MEM/ldw_MEM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu/wb/ldw_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu/wb/ldw_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldw_WB " "Found entity 1: ldw_WB" {  } { { "Code/CPU/WB/ldw_WB.v" "" { Text "C:/the_final_experiment/Code/CPU/WB/ldw_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/general/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/general/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "IO_System.v(105) " "Verilog HDL Module Instantiation warning at IO_System.v(105): ignored dangling comma in List of Port Connections" {  } { { "Code/IO/IO_System.v" "" { Text "C:/the_final_experiment/Code/IO/IO_System.v" 105 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1545565637938 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "IO_System.v(118) " "Verilog HDL Module Instantiation warning at IO_System.v(118): ignored dangling comma in List of Port Connections" {  } { { "Code/IO/IO_System.v" "" { Text "C:/the_final_experiment/Code/IO/IO_System.v" 118 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1545565637940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Addr addr IO_System.v(53) " "Verilog HDL Declaration information at IO_System.v(53): object \"Addr\" differs only in case from object \"addr\" in the same scope" {  } { { "Code/IO/IO_System.v" "" { Text "C:/the_final_experiment/Code/IO/IO_System.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565637940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/io_system.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/io_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_System " "Found entity 1: IO_System" {  } { { "Code/IO/IO_System.v" "" { Text "C:/the_final_experiment/Code/IO/IO_System.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "Code/IO/VGA/vga_ctrl.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565637976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565637976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/general/clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file code/general/clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "Code/General/clkgen.v" "" { Text "C:/the_final_experiment/Code/General/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d1 D1 Keyboard.v(7) " "Verilog HDL Declaration information at Keyboard.v(7): object \"d1\" differs only in case from object \"D1\" in the same scope" {  } { { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565638015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d2 D2 Keyboard.v(8) " "Verilog HDL Declaration information at Keyboard.v(8): object \"d2\" differs only in case from object \"D2\" in the same scope" {  } { { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565638017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d3 D3 Keyboard.v(9) " "Verilog HDL Declaration information at Keyboard.v(9): object \"d3\" differs only in case from object \"D3\" in the same scope" {  } { { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565638017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d4 D4 Keyboard.v(10) " "Verilog HDL Declaration information at Keyboard.v(10): object \"d4\" differs only in case from object \"D4\" in the same scope" {  } { { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565638017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d5 D5 Keyboard.v(11) " "Verilog HDL Declaration information at Keyboard.v(11): object \"d5\" differs only in case from object \"D5\" in the same scope" {  } { { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565638017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d6 D6 Keyboard.v(12) " "Verilog HDL Declaration information at Keyboard.v(12): object \"d6\" differs only in case from object \"D6\" in the same scope" {  } { { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565638017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/keyboard/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/keyboard/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/keyboard/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/keyboard/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "Code/IO/Keyboard/ps2_keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/general/digital_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file code/general/digital_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_tube " "Found entity 1: digital_tube" {  } { { "Code/General/digital_tube.v" "" { Text "C:/the_final_experiment/Code/General/digital_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/font.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/font.v" { { "Info" "ISGN_ENTITY_NAME" "1 Font " "Found entity 1: Font" {  } { { "Code/IO/VGA/Font.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Font.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/line.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/line.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line " "Found entity 1: Line" {  } { { "Code/IO/VGA/Line.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Line.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/keyboard/keyboard_table.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/keyboard/keyboard_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_table " "Found entity 1: keyboard_table" {  } { { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/screen.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Screen " "Found entity 1: Screen" {  } { { "Code/IO/VGA/Screen.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/line_statue.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/line_statue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_statue " "Found entity 1: Line_statue" {  } { { "Code/IO/VGA/Line_statue.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Line_statue.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/screen_table.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/screen_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 Screen_table " "Found entity 1: Screen_table" {  } { { "Code/IO/VGA/Screen_table.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Screen_table.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr Addr VGA.v(64) " "Verilog HDL Declaration information at VGA.v(64): object \"addr\" differs only in case from object \"Addr\" in the same scope" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545565638263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638277 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Keyboard.v(81) " "Verilog HDL Expression warning at Keyboard.v(81): truncated literal to match 3 bits" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1545565638294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/background1.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/background1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Background1 " "Found entity 1: Background1" {  } { { "Code/IO/VGA/Background1.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Background1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/background2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/background2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Background2 " "Found entity 1: Background2" {  } { { "Code/IO/VGA/Background2.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Background2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/icon1.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/icon1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Icon1 " "Found entity 1: Icon1" {  } { { "Code/IO/VGA/Icon1.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/general/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/general/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "Code/General/Mem.v" "" { Text "C:/the_final_experiment/Code/General/Mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/general/device_state_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/general/device_state_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 device_state_Mem " "Found entity 1: device_state_Mem" {  } { { "Code/General/device_state_Mem.v" "" { Text "C:/the_final_experiment/Code/General/device_state_Mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/icon1_.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/icon1_.v" { { "Info" "ISGN_ENTITY_NAME" "1 Icon1_ " "Found entity 1: Icon1_" {  } { { "Code/IO/VGA/Icon1_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon1_.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/icon2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/icon2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Icon2 " "Found entity 1: Icon2" {  } { { "Code/IO/VGA/Icon2.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/icon2_.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/icon2_.v" { { "Info" "ISGN_ENTITY_NAME" "1 Icon2_ " "Found entity 1: Icon2_" {  } { { "Code/IO/VGA/Icon2_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon2_.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/icon0.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/icon0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Icon0 " "Found entity 1: Icon0" {  } { { "Code/IO/VGA/Icon0.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/icon0_.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/icon0_.v" { { "Info" "ISGN_ENTITY_NAME" "1 Icon0_ " "Found entity 1: Icon0_" {  } { { "Code/IO/VGA/Icon0_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon0_.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/icon3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/icon3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Icon3 " "Found entity 1: Icon3" {  } { { "Code/IO/VGA/Icon3.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/vga/icon3_.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/vga/icon3_.v" { { "Info" "ISGN_ENTITY_NAME" "1 Icon3_ " "Found entity 1: Icon3_" {  } { { "Code/IO/VGA/Icon3_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon3_.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/sound/sin_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/sound/sin_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sin_Generator " "Found entity 1: Sin_Generator" {  } { { "Code/IO/Sound/Sin_Generator.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/Sin_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/sound/i2s_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/sound/i2s_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Audio " "Found entity 1: I2S_Audio" {  } { { "Code/IO/Sound/I2S_Audio.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2S_Audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638733 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "I2C_Controller I2C_Controller.v(55) " "Verilog Module Declaration warning at I2C_Controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"I2C_Controller\"" {  } { { "Code/IO/Sound/I2C_Controller.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v" 55 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565638745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/sound/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/sound/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "Code/IO/Sound/I2C_Controller.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/sound/i2c_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/sound/i2c_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Audio_Config " "Found entity 1: I2C_Audio_Config" {  } { { "Code/IO/Sound/I2C_Audio_Config.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/sound/audio_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/sound/audio_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk " "Found entity 1: audio_clk" {  } { { "Code/IO/Sound/audio_clk.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/audio_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/sound/audio_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/sound/audio_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk_0002 " "Found entity 1: audio_clk_0002" {  } { { "Code/IO/Sound/audio_clk_0002.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/audio_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/sound/piano.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/sound/piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Found entity 1: piano" {  } { { "Code/IO/Sound/piano.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/piano.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/io/sound/get_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file code/io/sound/get_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_freq " "Found entity 1: get_freq" {  } { { "Code/IO/Sound/get_freq.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/get_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565638911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565638911 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE10_Standard.v(168) " "Verilog HDL Instantiation warning at DE10_Standard.v(168): instance has no name" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 168 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1545565638918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE10_Standard.v(169) " "Verilog HDL Instantiation warning at DE10_Standard.v(169): instance has no name" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 169 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1545565638918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE10_Standard.v(170) " "Verilog HDL Instantiation warning at DE10_Standard.v(170): instance has no name" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 170 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1545565638918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "IO_System.v(105) " "Verilog HDL Instantiation warning at IO_System.v(105): instance has no name" {  } { { "Code/IO/IO_System.v" "" { Text "C:/the_final_experiment/Code/IO/IO_System.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1545565638921 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "IO_System.v(118) " "Verilog HDL Instantiation warning at IO_System.v(118): instance has no name" {  } { { "Code/IO/IO_System.v" "" { Text "C:/the_final_experiment/Code/IO/IO_System.v" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1545565638921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard " "Elaborating entity \"DE10_Standard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545565639902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE10_Standard.v(138) " "Verilog HDL assignment warning at DE10_Standard.v(138): truncated value with size 32 to match size of target (4)" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565639905 "|DE10_Standard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cpuMem_out_data1 DE10_Standard.v(209) " "Verilog HDL Always Construct warning at DE10_Standard.v(209): variable \"cpuMem_out_data1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639905 "|DE10_Standard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cpuMem_out_data2 DE10_Standard.v(210) " "Verilog HDL Always Construct warning at DE10_Standard.v(210): variable \"cpuMem_out_data2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639905 "|DE10_Standard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound_ram DE10_Standard.v(211) " "Verilog HDL Always Construct warning at DE10_Standard.v(211): variable \"sound_ram\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639905 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_Standard.v(28) " "Output port \"HEX3\" at DE10_Standard.v(28) has no driver" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565639905 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_Standard.v(29) " "Output port \"HEX4\" at DE10_Standard.v(29) has no driver" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565639905 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_Standard.v(30) " "Output port \"HEX5\" at DE10_Standard.v(30) has no driver" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565639905 "|DE10_Standard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA_model " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA_model\"" {  } { { "DE10_Standard.v" "VGA_model" { Text "C:/the_final_experiment/DE10_Standard.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565639919 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_data VGA.v(61) " "Verilog HDL or VHDL warning at VGA.v(61): object \"s_data\" assigned a value but never read" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lock VGA.v(105) " "Verilog HDL or VHDL warning at VGA.v(105): object \"lock\" assigned a value but never read" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 VGA.v(116) " "Verilog HDL assignment warning at VGA.v(116): truncated value with size 12 to match size of target (8)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_v VGA.v(138) " "Verilog HDL Always Construct warning at VGA.v(138): variable \"c_v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA.v(177) " "Verilog HDL assignment warning at VGA.v(177): truncated value with size 32 to match size of target (12)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr VGA.v(182) " "Verilog HDL Always Construct warning at VGA.v(182): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point VGA.v(186) " "Verilog HDL Always Construct warning at VGA.v(186): variable \"point\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "font_model VGA.v(188) " "Verilog HDL Always Construct warning at VGA.v(188): variable \"font_model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "font_color_counter VGA.v(189) " "Verilog HDL Always Construct warning at VGA.v(189): variable \"font_color_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "font_color VGA.v(190) " "Verilog HDL Always Construct warning at VGA.v(190): variable \"font_color\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "font_color_counter VGA.v(191) " "Verilog HDL Always Construct warning at VGA.v(191): variable \"font_color_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "is_icon0 VGA.v(198) " "Verilog HDL Always Construct warning at VGA.v(198): variable \"is_icon0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "show_model VGA.v(198) " "Verilog HDL Always Construct warning at VGA.v(198): variable \"show_model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "choose_icon VGA.v(200) " "Verilog HDL Always Construct warning at VGA.v(200): variable \"choose_icon\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iconc0 VGA.v(201) " "Verilog HDL Always Construct warning at VGA.v(201): variable \"iconc0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iconc0_ VGA.v(203) " "Verilog HDL Always Construct warning at VGA.v(203): variable \"iconc0_\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "is_icon1 VGA.v(205) " "Verilog HDL Always Construct warning at VGA.v(205): variable \"is_icon1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "show_model VGA.v(205) " "Verilog HDL Always Construct warning at VGA.v(205): variable \"show_model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639924 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "choose_icon VGA.v(207) " "Verilog HDL Always Construct warning at VGA.v(207): variable \"choose_icon\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iconc1 VGA.v(208) " "Verilog HDL Always Construct warning at VGA.v(208): variable \"iconc1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iconc1_ VGA.v(210) " "Verilog HDL Always Construct warning at VGA.v(210): variable \"iconc1_\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "is_icon2 VGA.v(212) " "Verilog HDL Always Construct warning at VGA.v(212): variable \"is_icon2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "show_model VGA.v(212) " "Verilog HDL Always Construct warning at VGA.v(212): variable \"show_model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "choose_icon VGA.v(214) " "Verilog HDL Always Construct warning at VGA.v(214): variable \"choose_icon\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iconc2 VGA.v(215) " "Verilog HDL Always Construct warning at VGA.v(215): variable \"iconc2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iconc2_ VGA.v(217) " "Verilog HDL Always Construct warning at VGA.v(217): variable \"iconc2_\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "is_icon3 VGA.v(219) " "Verilog HDL Always Construct warning at VGA.v(219): variable \"is_icon3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "show_model VGA.v(219) " "Verilog HDL Always Construct warning at VGA.v(219): variable \"show_model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "choose_icon VGA.v(221) " "Verilog HDL Always Construct warning at VGA.v(221): variable \"choose_icon\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iconc3 VGA.v(222) " "Verilog HDL Always Construct warning at VGA.v(222): variable \"iconc3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iconc3_ VGA.v(224) " "Verilog HDL Always Construct warning at VGA.v(224): variable \"iconc3_\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "background VGA.v(227) " "Verilog HDL Always Construct warning at VGA.v(227): variable \"background\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b2_color VGA.v(228) " "Verilog HDL Always Construct warning at VGA.v(228): variable \"b2_color\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1_color VGA.v(229) " "Verilog HDL Always Construct warning at VGA.v(229): variable \"b1_color\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "font_color_counter VGA.v(233) " "Verilog HDL Always Construct warning at VGA.v(233): variable \"font_color_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_offset VGA.v(253) " "Verilog HDL Always Construct warning at VGA.v(253): variable \"h_offset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direct_addr VGA.v(261) " "Verilog HDL Always Construct warning at VGA.v(261): variable \"direct_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(262) " "Verilog HDL assignment warning at VGA.v(262): truncated value with size 32 to match size of target (10)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(266) " "Verilog HDL assignment warning at VGA.v(266): truncated value with size 32 to match size of target (10)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_offset VGA.v(241) " "Verilog HDL Always Construct warning at VGA.v(241): inferring latch(es) for variable \"h_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_offset VGA.v(241) " "Verilog HDL Always Construct warning at VGA.v(241): inferring latch(es) for variable \"v_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move_counter VGA.v(241) " "Verilog HDL Always Construct warning at VGA.v(241): inferring latch(es) for variable \"move_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR VGA.v(16) " "Output port \"LEDR\" at VGA.v(16) has no driver" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565639925 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 VGA.v(19) " "Output port \"HEX0\" at VGA.v(19) has no driver" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 VGA.v(20) " "Output port \"HEX1\" at VGA.v(20) has no driver" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 VGA.v(21) " "Output port \"HEX2\" at VGA.v(21) has no driver" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 VGA.v(22) " "Output port \"HEX3\" at VGA.v(22) has no driver" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 VGA.v(23) " "Output port \"HEX4\" at VGA.v(23) has no driver" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 VGA.v(24) " "Output port \"HEX5\" at VGA.v(24) has no driver" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_counter\[0\] VGA.v(241) " "Inferred latch for \"move_counter\[0\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_counter\[1\] VGA.v(241) " "Inferred latch for \"move_counter\[1\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_counter\[2\] VGA.v(241) " "Inferred latch for \"move_counter\[2\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_counter\[3\] VGA.v(241) " "Inferred latch for \"move_counter\[3\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_counter\[4\] VGA.v(241) " "Inferred latch for \"move_counter\[4\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_counter\[5\] VGA.v(241) " "Inferred latch for \"move_counter\[5\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_counter\[6\] VGA.v(241) " "Inferred latch for \"move_counter\[6\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_counter\[7\] VGA.v(241) " "Inferred latch for \"move_counter\[7\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_counter\[8\] VGA.v(241) " "Inferred latch for \"move_counter\[8\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_counter\[9\] VGA.v(241) " "Inferred latch for \"move_counter\[9\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_offset\[0\] VGA.v(241) " "Inferred latch for \"v_offset\[0\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_offset\[1\] VGA.v(241) " "Inferred latch for \"v_offset\[1\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_offset\[2\] VGA.v(241) " "Inferred latch for \"v_offset\[2\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_offset\[3\] VGA.v(241) " "Inferred latch for \"v_offset\[3\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_offset\[4\] VGA.v(241) " "Inferred latch for \"v_offset\[4\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_offset\[5\] VGA.v(241) " "Inferred latch for \"v_offset\[5\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_offset\[6\] VGA.v(241) " "Inferred latch for \"v_offset\[6\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_offset\[7\] VGA.v(241) " "Inferred latch for \"v_offset\[7\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_offset\[8\] VGA.v(241) " "Inferred latch for \"v_offset\[8\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_offset\[0\] VGA.v(241) " "Inferred latch for \"h_offset\[0\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_offset\[1\] VGA.v(241) " "Inferred latch for \"h_offset\[1\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_offset\[2\] VGA.v(241) " "Inferred latch for \"h_offset\[2\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_offset\[3\] VGA.v(241) " "Inferred latch for \"h_offset\[3\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_offset\[4\] VGA.v(241) " "Inferred latch for \"h_offset\[4\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_offset\[5\] VGA.v(241) " "Inferred latch for \"h_offset\[5\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_offset\[6\] VGA.v(241) " "Inferred latch for \"h_offset\[6\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_offset\[7\] VGA.v(241) " "Inferred latch for \"h_offset\[7\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_offset\[8\] VGA.v(241) " "Inferred latch for \"h_offset\[8\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_offset\[9\] VGA.v(241) " "Inferred latch for \"h_offset\[9\]\" at VGA.v(241)" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565639926 "|DE10_Standard|VGA:VGA_model"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line VGA:VGA_model\|Line:L " "Elaborating entity \"Line\" for hierarchy \"VGA:VGA_model\|Line:L\"" {  } { { "Code/IO/VGA.v" "L" { Text "C:/the_final_experiment/Code/IO/VGA.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565639942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Line:L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Line:L\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Line.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Line.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565640248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Line:L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Line:L\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Line.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Line.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565640250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Line:L\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Line:L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file get_line.mif " "Parameter \"init_file\" = \"get_line.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 630 " "Parameter \"numwords_a\" = \"630\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640250 ""}  } { { "Code/IO/VGA/Line.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Line.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565640250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdg1 " "Found entity 1: altsyncram_sdg1" {  } { { "db/altsyncram_sdg1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_sdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565640403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565640403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdg1 VGA:VGA_model\|Line:L\|altsyncram:altsyncram_component\|altsyncram_sdg1:auto_generated " "Elaborating entity \"altsyncram_sdg1\" for hierarchy \"VGA:VGA_model\|Line:L\|altsyncram:altsyncram_component\|altsyncram_sdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565640417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Font VGA:VGA_model\|Font:F " "Elaborating entity \"Font\" for hierarchy \"VGA:VGA_model\|Font:F\"" {  } { { "Code/IO/VGA.v" "F" { Text "C:/the_final_experiment/Code/IO/VGA.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565640638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Font:F\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Font:F\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Font.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Font.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565640672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Font:F\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Font:F\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Font.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Font.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565640676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Font:F\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Font:F\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file font.mif " "Parameter \"init_file\" = \"font.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565640676 ""}  } { { "Code/IO/VGA/Font.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Font.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565640676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_12g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_12g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_12g1 " "Found entity 1: altsyncram_12g1" {  } { { "db/altsyncram_12g1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_12g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565640847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565640847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_12g1 VGA:VGA_model\|Font:F\|altsyncram:altsyncram_component\|altsyncram_12g1:auto_generated " "Elaborating entity \"altsyncram_12g1\" for hierarchy \"VGA:VGA_model\|Font:F\|altsyncram:altsyncram_component\|altsyncram_12g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565640861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background1 VGA:VGA_model\|Background1:BG1 " "Elaborating entity \"Background1\" for hierarchy \"VGA:VGA_model\|Background1:BG1\"" {  } { { "Code/IO/VGA.v" "BG1" { Text "C:/the_final_experiment/Code/IO/VGA.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565643240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Background1.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Background1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565643272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Background1.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Background1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565643275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file background1.mif " "Parameter \"init_file\" = \"background1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 81920 " "Parameter \"numwords_a\" = \"81920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565643275 ""}  } { { "Code/IO/VGA/Background1.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Background1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565643275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_opg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_opg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_opg1 " "Found entity 1: altsyncram_opg1" {  } { { "db/altsyncram_opg1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_opg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565643436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565643436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_opg1 VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component\|altsyncram_opg1:auto_generated " "Elaborating entity \"altsyncram_opg1\" for hierarchy \"VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component\|altsyncram_opg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565643451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/the_final_experiment/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565643556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565643556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component\|altsyncram_opg1:auto_generated\|decode_g2a:rden_decode " "Elaborating entity \"decode_g2a\" for hierarchy \"VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component\|altsyncram_opg1:auto_generated\|decode_g2a:rden_decode\"" {  } { { "db/altsyncram_opg1.tdf" "rden_decode" { Text "C:/the_final_experiment/db/altsyncram_opg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565643581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iib " "Found entity 1: mux_iib" {  } { { "db/mux_iib.tdf" "" { Text "C:/the_final_experiment/db/mux_iib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565643677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565643677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iib VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component\|altsyncram_opg1:auto_generated\|mux_iib:mux2 " "Elaborating entity \"mux_iib\" for hierarchy \"VGA:VGA_model\|Background1:BG1\|altsyncram:altsyncram_component\|altsyncram_opg1:auto_generated\|mux_iib:mux2\"" {  } { { "db/altsyncram_opg1.tdf" "mux2" { Text "C:/the_final_experiment/db/altsyncram_opg1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565643700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background2 VGA:VGA_model\|Background2:BG2 " "Elaborating entity \"Background2\" for hierarchy \"VGA:VGA_model\|Background2:BG2\"" {  } { { "Code/IO/VGA.v" "BG2" { Text "C:/the_final_experiment/Code/IO/VGA.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565644893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Background2:BG2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Background2:BG2\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Background2.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Background2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565644925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Background2:BG2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Background2:BG2\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Background2.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Background2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565644930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Background2:BG2\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Background2:BG2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file background2.mif " "Parameter \"init_file\" = \"background2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 81920 " "Parameter \"numwords_a\" = \"81920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565644930 ""}  } { { "Code/IO/VGA/Background2.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Background2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565644930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ppg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppg1 " "Found entity 1: altsyncram_ppg1" {  } { { "db/altsyncram_ppg1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_ppg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565645092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565645092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppg1 VGA:VGA_model\|Background2:BG2\|altsyncram:altsyncram_component\|altsyncram_ppg1:auto_generated " "Elaborating entity \"altsyncram_ppg1\" for hierarchy \"VGA:VGA_model\|Background2:BG2\|altsyncram:altsyncram_component\|altsyncram_ppg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565645108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Icon0 VGA:VGA_model\|Icon0:ICON0 " "Elaborating entity \"Icon0\" for hierarchy \"VGA:VGA_model\|Icon0:ICON0\"" {  } { { "Code/IO/VGA.v" "ICON0" { Text "C:/the_final_experiment/Code/IO/VGA.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565646425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Icon0:ICON0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Icon0:ICON0\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon0.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Icon0.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565646460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Icon0:ICON0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Icon0:ICON0\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon0.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon0.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565646465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Icon0:ICON0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Icon0:ICON0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file icon0.mif " "Parameter \"init_file\" = \"icon0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646465 ""}  } { { "Code/IO/VGA/Icon0.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon0.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565646465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4g1 " "Found entity 1: altsyncram_a4g1" {  } { { "db/altsyncram_a4g1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_a4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565646619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565646619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4g1 VGA:VGA_model\|Icon0:ICON0\|altsyncram:altsyncram_component\|altsyncram_a4g1:auto_generated " "Elaborating entity \"altsyncram_a4g1\" for hierarchy \"VGA:VGA_model\|Icon0:ICON0\|altsyncram:altsyncram_component\|altsyncram_a4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565646637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Icon0_ VGA:VGA_model\|Icon0_:ICON0_ " "Elaborating entity \"Icon0_\" for hierarchy \"VGA:VGA_model\|Icon0_:ICON0_\"" {  } { { "Code/IO/VGA.v" "ICON0_" { Text "C:/the_final_experiment/Code/IO/VGA.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565646863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Icon0_:ICON0_\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Icon0_:ICON0_\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon0_.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Icon0_.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565646897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Icon0_:ICON0_\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Icon0_:ICON0_\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon0_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon0_.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565646902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Icon0_:ICON0_\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Icon0_:ICON0_\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file icon0_.mif " "Parameter \"init_file\" = \"icon0_.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565646902 ""}  } { { "Code/IO/VGA/Icon0_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon0_.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565646902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97g1 " "Found entity 1: altsyncram_97g1" {  } { { "db/altsyncram_97g1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_97g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565647054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565647054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97g1 VGA:VGA_model\|Icon0_:ICON0_\|altsyncram:altsyncram_component\|altsyncram_97g1:auto_generated " "Elaborating entity \"altsyncram_97g1\" for hierarchy \"VGA:VGA_model\|Icon0_:ICON0_\|altsyncram:altsyncram_component\|altsyncram_97g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565647073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Icon1 VGA:VGA_model\|Icon1:ICON1 " "Elaborating entity \"Icon1\" for hierarchy \"VGA:VGA_model\|Icon1:ICON1\"" {  } { { "Code/IO/VGA.v" "ICON1" { Text "C:/the_final_experiment/Code/IO/VGA.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565647307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Icon1:ICON1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Icon1:ICON1\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon1.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Icon1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565647340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Icon1:ICON1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Icon1:ICON1\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon1.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565647347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Icon1:ICON1\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Icon1:ICON1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file icon1.mif " "Parameter \"init_file\" = \"icon1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647347 ""}  } { { "Code/IO/VGA/Icon1.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565647347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4g1 " "Found entity 1: altsyncram_b4g1" {  } { { "db/altsyncram_b4g1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_b4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565647496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565647496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4g1 VGA:VGA_model\|Icon1:ICON1\|altsyncram:altsyncram_component\|altsyncram_b4g1:auto_generated " "Elaborating entity \"altsyncram_b4g1\" for hierarchy \"VGA:VGA_model\|Icon1:ICON1\|altsyncram:altsyncram_component\|altsyncram_b4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565647513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Icon1_ VGA:VGA_model\|Icon1_:ICON1_ " "Elaborating entity \"Icon1_\" for hierarchy \"VGA:VGA_model\|Icon1_:ICON1_\"" {  } { { "Code/IO/VGA.v" "ICON1_" { Text "C:/the_final_experiment/Code/IO/VGA.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565647739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Icon1_:ICON1_\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Icon1_:ICON1_\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon1_.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Icon1_.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565647775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Icon1_:ICON1_\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Icon1_:ICON1_\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon1_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon1_.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565647782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Icon1_:ICON1_\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Icon1_:ICON1_\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file icon1_.mif " "Parameter \"init_file\" = \"icon1_.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565647782 ""}  } { { "Code/IO/VGA/Icon1_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon1_.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565647782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a7g1 " "Found entity 1: altsyncram_a7g1" {  } { { "db/altsyncram_a7g1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_a7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565647936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565647936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a7g1 VGA:VGA_model\|Icon1_:ICON1_\|altsyncram:altsyncram_component\|altsyncram_a7g1:auto_generated " "Elaborating entity \"altsyncram_a7g1\" for hierarchy \"VGA:VGA_model\|Icon1_:ICON1_\|altsyncram:altsyncram_component\|altsyncram_a7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565647957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Icon2 VGA:VGA_model\|Icon2:ICON2 " "Elaborating entity \"Icon2\" for hierarchy \"VGA:VGA_model\|Icon2:ICON2\"" {  } { { "Code/IO/VGA.v" "ICON2" { Text "C:/the_final_experiment/Code/IO/VGA.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565648199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Icon2:ICON2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Icon2:ICON2\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon2.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Icon2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565648234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Icon2:ICON2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Icon2:ICON2\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon2.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565648242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Icon2:ICON2\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Icon2:ICON2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file icon2.mif " "Parameter \"init_file\" = \"icon2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648242 ""}  } { { "Code/IO/VGA/Icon2.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565648242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4g1 " "Found entity 1: altsyncram_c4g1" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_c4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565648391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565648391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4g1 VGA:VGA_model\|Icon2:ICON2\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated " "Elaborating entity \"altsyncram_c4g1\" for hierarchy \"VGA:VGA_model\|Icon2:ICON2\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565648410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Icon2_ VGA:VGA_model\|Icon2_:ICON2_ " "Elaborating entity \"Icon2_\" for hierarchy \"VGA:VGA_model\|Icon2_:ICON2_\"" {  } { { "Code/IO/VGA.v" "ICON2_" { Text "C:/the_final_experiment/Code/IO/VGA.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565648646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Icon2_:ICON2_\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Icon2_:ICON2_\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon2_.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Icon2_.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565648682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Icon2_:ICON2_\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Icon2_:ICON2_\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon2_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon2_.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565648691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Icon2_:ICON2_\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Icon2_:ICON2_\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file icon2_.mif " "Parameter \"init_file\" = \"icon2_.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565648691 ""}  } { { "Code/IO/VGA/Icon2_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon2_.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565648691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7g1 " "Found entity 1: altsyncram_b7g1" {  } { { "db/altsyncram_b7g1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_b7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565648848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565648848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7g1 VGA:VGA_model\|Icon2_:ICON2_\|altsyncram:altsyncram_component\|altsyncram_b7g1:auto_generated " "Elaborating entity \"altsyncram_b7g1\" for hierarchy \"VGA:VGA_model\|Icon2_:ICON2_\|altsyncram:altsyncram_component\|altsyncram_b7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565648867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Icon3 VGA:VGA_model\|Icon3:ICON3 " "Elaborating entity \"Icon3\" for hierarchy \"VGA:VGA_model\|Icon3:ICON3\"" {  } { { "Code/IO/VGA.v" "ICON3" { Text "C:/the_final_experiment/Code/IO/VGA.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565649136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Icon3:ICON3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Icon3:ICON3\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon3.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Icon3.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565649178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Icon3:ICON3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Icon3:ICON3\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon3.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon3.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565649187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Icon3:ICON3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Icon3:ICON3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file icon3.mif " "Parameter \"init_file\" = \"icon3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649187 ""}  } { { "Code/IO/VGA/Icon3.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon3.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565649187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d4g1 " "Found entity 1: altsyncram_d4g1" {  } { { "db/altsyncram_d4g1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_d4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565649355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565649355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d4g1 VGA:VGA_model\|Icon3:ICON3\|altsyncram:altsyncram_component\|altsyncram_d4g1:auto_generated " "Elaborating entity \"altsyncram_d4g1\" for hierarchy \"VGA:VGA_model\|Icon3:ICON3\|altsyncram:altsyncram_component\|altsyncram_d4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565649375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Icon3_ VGA:VGA_model\|Icon3_:ICON3_ " "Elaborating entity \"Icon3_\" for hierarchy \"VGA:VGA_model\|Icon3_:ICON3_\"" {  } { { "Code/IO/VGA.v" "ICON3_" { Text "C:/the_final_experiment/Code/IO/VGA.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565649650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_model\|Icon3_:ICON3_\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_model\|Icon3_:ICON3_\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon3_.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/VGA/Icon3_.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565649694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_model\|Icon3_:ICON3_\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_model\|Icon3_:ICON3_\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/VGA/Icon3_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon3_.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565649704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_model\|Icon3_:ICON3_\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_model\|Icon3_:ICON3_\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file icon3_.mif " "Parameter \"init_file\" = \"icon3_.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565649704 ""}  } { { "Code/IO/VGA/Icon3_.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Icon3_.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565649704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7g1 " "Found entity 1: altsyncram_c7g1" {  } { { "db/altsyncram_c7g1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_c7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565649858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565649858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7g1 VGA:VGA_model\|Icon3_:ICON3_\|altsyncram:altsyncram_component\|altsyncram_c7g1:auto_generated " "Elaborating entity \"altsyncram_c7g1\" for hierarchy \"VGA:VGA_model\|Icon3_:ICON3_\|altsyncram:altsyncram_component\|altsyncram_c7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565649877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen VGA:VGA_model\|clkgen:my_vgaclk1 " "Elaborating entity \"clkgen\" for hierarchy \"VGA:VGA_model\|clkgen:my_vgaclk1\"" {  } { { "Code/IO/VGA.v" "my_vgaclk1" { Text "C:/the_final_experiment/Code/IO/VGA.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Screen VGA:VGA_model\|Screen:Sc " "Elaborating entity \"Screen\" for hierarchy \"VGA:VGA_model\|Screen:Sc\"" {  } { { "Code/IO/VGA.v" "Sc" { Text "C:/the_final_experiment/Code/IO/VGA.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1 " "Elaborating entity \"clkgen\" for hierarchy \"VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\"" {  } { { "Code/IO/VGA/Screen.v" "my_vgaclk1" { Text "C:/the_final_experiment/Code/IO/VGA/Screen.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl VGA:VGA_model\|Screen:Sc\|vga_ctrl:V " "Elaborating entity \"vga_ctrl\" for hierarchy \"VGA:VGA_model\|Screen:Sc\|vga_ctrl:V\"" {  } { { "Code/IO/VGA/Screen.v" "V" { Text "C:/the_final_experiment/Code/IO/VGA/Screen.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:Keyboard_model " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:Keyboard_model\"" {  } { { "DE10_Standard.v" "Keyboard_model" { Text "C:/the_final_experiment/DE10_Standard.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 Keyboard.v(66) " "Verilog HDL assignment warning at Keyboard.v(66): truncated value with size 12 to match size of target (8)" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565650163 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Keyboard.v(82) " "Verilog HDL assignment warning at Keyboard.v(82): truncated value with size 32 to match size of target (9)" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565650163 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Keyboard.v(91) " "Verilog HDL assignment warning at Keyboard.v(91): truncated value with size 32 to match size of target (19)" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565650163 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Keyboard.v(97) " "Verilog HDL assignment warning at Keyboard.v(97): truncated value with size 32 to match size of target (19)" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565650164 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Keyboard.v(28) " "Output port \"VGA_B\" at Keyboard.v(28) has no driver" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650164 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Keyboard.v(30) " "Output port \"VGA_G\" at Keyboard.v(30) has no driver" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650164 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Keyboard.v(32) " "Output port \"VGA_R\" at Keyboard.v(32) has no driver" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650164 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N Keyboard.v(27) " "Output port \"VGA_BLANK_N\" at Keyboard.v(27) has no driver" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650164 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS Keyboard.v(31) " "Output port \"VGA_HS\" at Keyboard.v(31) has no driver" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650164 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N Keyboard.v(33) " "Output port \"VGA_SYNC_N\" at Keyboard.v(33) has no driver" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650164 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS Keyboard.v(34) " "Output port \"VGA_VS\" at Keyboard.v(34) has no driver" {  } { { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650164 "|DE10_Standard|Keyboard:Keyboard_model"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard Keyboard:Keyboard_model\|keyboard:Ke " "Elaborating entity \"keyboard\" for hierarchy \"Keyboard:Keyboard_model\|keyboard:Ke\"" {  } { { "Code/IO/Keyboard.v" "Ke" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard Keyboard:Keyboard_model\|keyboard:Ke\|ps2_keyboard:KEYBOARD " "Elaborating entity \"ps2_keyboard\" for hierarchy \"Keyboard:Keyboard_model\|keyboard:Ke\|ps2_keyboard:KEYBOARD\"" {  } { { "Code/IO/Keyboard/Keyboard.v" "KEYBOARD" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_table Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K1 " "Elaborating entity \"keyboard_table\" for hierarchy \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K1\"" {  } { { "Code/IO/Keyboard/Keyboard.v" "K1" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K1\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/Keyboard/keyboard_table.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K1\|altsyncram:altsyncram_component\"" {  } { { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file keyboard_table.mif " "Parameter \"init_file\" = \"keyboard_table.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650248 ""}  } { { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565650248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tug1 " "Found entity 1: altsyncram_tug1" {  } { { "db/altsyncram_tug1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_tug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565650399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565650399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tug1 Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K1\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated " "Elaborating entity \"altsyncram_tug1\" for hierarchy \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K1\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_tube Keyboard:Keyboard_model\|keyboard:Ke\|digital_tube:D1 " "Elaborating entity \"digital_tube\" for hierarchy \"Keyboard:Keyboard_model\|keyboard:Ke\|digital_tube:D1\"" {  } { { "Code/IO/Keyboard/Keyboard.v" "D1" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650755 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en digital_tube.v(8) " "Verilog HDL Always Construct warning at digital_tube.v(8): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/General/digital_tube.v" "" { Text "C:/the_final_experiment/Code/General/digital_tube.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545565650756 "|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|digital_tube:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound Sound:sound_model " "Elaborating entity \"Sound\" for hierarchy \"Sound:sound_model\"" {  } { { "DE10_Standard.v" "sound_model" { Text "C:/the_final_experiment/DE10_Standard.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650797 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..3\] Sound.v(17) " "Output port \"LEDR\[8..3\]\" at Sound.v(17) has no driver" {  } { { "Code/IO/Sound.v" "" { Text "C:/the_final_experiment/Code/IO/Sound.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650799 "|DE10_Standard|Sound:sound_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Sound.v(20) " "Output port \"HEX0\" at Sound.v(20) has no driver" {  } { { "Code/IO/Sound.v" "" { Text "C:/the_final_experiment/Code/IO/Sound.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650799 "|DE10_Standard|Sound:sound_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Sound.v(21) " "Output port \"HEX1\" at Sound.v(21) has no driver" {  } { { "Code/IO/Sound.v" "" { Text "C:/the_final_experiment/Code/IO/Sound.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650799 "|DE10_Standard|Sound:sound_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Sound.v(22) " "Output port \"HEX2\" at Sound.v(22) has no driver" {  } { { "Code/IO/Sound.v" "" { Text "C:/the_final_experiment/Code/IO/Sound.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650799 "|DE10_Standard|Sound:sound_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Sound.v(23) " "Output port \"HEX3\" at Sound.v(23) has no driver" {  } { { "Code/IO/Sound.v" "" { Text "C:/the_final_experiment/Code/IO/Sound.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650799 "|DE10_Standard|Sound:sound_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Sound.v(24) " "Output port \"HEX4\" at Sound.v(24) has no driver" {  } { { "Code/IO/Sound.v" "" { Text "C:/the_final_experiment/Code/IO/Sound.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650799 "|DE10_Standard|Sound:sound_model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Sound.v(25) " "Output port \"HEX5\" at Sound.v(25) has no driver" {  } { { "Code/IO/Sound.v" "" { Text "C:/the_final_experiment/Code/IO/Sound.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545565650799 "|DE10_Standard|Sound:sound_model"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk Sound:sound_model\|audio_clk:u1 " "Elaborating entity \"audio_clk\" for hierarchy \"Sound:sound_model\|audio_clk:u1\"" {  } { { "Code/IO/Sound.v" "u1" { Text "C:/the_final_experiment/Code/IO/Sound.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk_0002 Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst " "Elaborating entity \"audio_clk_0002\" for hierarchy \"Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\"" {  } { { "Code/IO/Sound/audio_clk.v" "audio_clk_inst" { Text "C:/the_final_experiment/Code/IO/Sound/audio_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "Code/IO/Sound/audio_clk_0002.v" "altera_pll_i" { Text "C:/the_final_experiment/Code/IO/Sound/audio_clk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650994 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545565650998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "Code/IO/Sound/audio_clk_0002.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/audio_clk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565650998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565650998 ""}  } { { "Code/IO/Sound/audio_clk_0002.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/audio_clk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565650998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen Sound:sound_model\|clkgen:my_i2c_clk " "Elaborating entity \"clkgen\" for hierarchy \"Sound:sound_model\|clkgen:my_i2c_clk\"" {  } { { "Code/IO/Sound.v" "my_i2c_clk" { Text "C:/the_final_experiment/Code/IO/Sound.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Audio_Config Sound:sound_model\|I2C_Audio_Config:myconfig " "Elaborating entity \"I2C_Audio_Config\" for hierarchy \"Sound:sound_model\|I2C_Audio_Config:myconfig\"" {  } { { "Code/IO/Sound.v" "myconfig" { Text "C:/the_final_experiment/Code/IO/Sound.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651042 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.data_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.data_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "Code/IO/Sound/I2C_Audio_Config.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545565651044 "|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.waddr_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.waddr_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "Code/IO/Sound/I2C_Audio_Config.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545565651044 "|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.data_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.data_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "Code/IO/Sound/I2C_Audio_Config.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545565651044 "|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.waddr_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.waddr_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "Code/IO/Sound/I2C_Audio_Config.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545565651044 "|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.we_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.we_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "Code/IO/Sound/I2C_Audio_Config.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545565651044 "|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.we_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.we_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "Code/IO/Sound/I2C_Audio_Config.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545565651044 "|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\"" {  } { { "Code/IO/Sound/I2C_Audio_Config.v" "u0" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "Code/IO/Sound/I2C_Controller.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565651064 "|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "Code/IO/Sound/I2C_Controller.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565651064 "|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(89) " "Verilog HDL assignment warning at I2C_Controller.v(89): truncated value with size 32 to match size of target (6)" {  } { { "Code/IO/Sound/I2C_Controller.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545565651064 "|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Audio Sound:sound_model\|I2S_Audio:myaudio " "Elaborating entity \"I2S_Audio\" for hierarchy \"Sound:sound_model\|I2S_Audio:myaudio\"" {  } { { "Code/IO/Sound.v" "myaudio" { Text "C:/the_final_experiment/Code/IO/Sound.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sin_Generator Sound:sound_model\|Sin_Generator:sin_wave " "Elaborating entity \"Sin_Generator\" for hierarchy \"Sound:sound_model\|Sin_Generator:sin_wave\"" {  } { { "Code/IO/Sound.v" "sin_wave" { Text "C:/the_final_experiment/Code/IO/Sound.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651103 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sintable Sin_Generator.v(10) " "Verilog HDL warning at Sin_Generator.v(10): object sintable used but never assigned" {  } { { "Code/IO/Sound/Sin_Generator.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/Sin_Generator.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1545565651105 "|DE10_Standard|Sound:sound_model|Sin_Generator:sin_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_freq Sound:sound_model\|get_freq:get1 " "Elaborating entity \"get_freq\" for hierarchy \"Sound:sound_model\|get_freq:get1\"" {  } { { "Code/IO/Sound.v" "get1" { Text "C:/the_final_experiment/Code/IO/Sound.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651126 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "keytable get_freq.v(7) " "Verilog HDL warning at get_freq.v(7): object keytable used but never assigned" {  } { { "Code/IO/Sound/get_freq.v" "" { Text "C:/the_final_experiment/Code/IO/Sound/get_freq.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1545565651128 "|DE10_Standard|Sound:sound_model|get_freq:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_CPU ldw_CPU:CPU_model " "Elaborating entity \"ldw_CPU\" for hierarchy \"ldw_CPU:CPU_model\"" {  } { { "DE10_Standard.v" "CPU_model" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_PC ldw_CPU:CPU_model\|ldw_PC:PC " "Elaborating entity \"ldw_PC\" for hierarchy \"ldw_CPU:CPU_model\|ldw_PC:PC\"" {  } { { "Code/CPU/ldw_CPU.v" "PC" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 ldw_CPU:CPU_model\|ldw_PC:PC\|dffe32:PC " "Elaborating entity \"dffe32\" for hierarchy \"ldw_CPU:CPU_model\|ldw_PC:PC\|dffe32:PC\"" {  } { { "Code/CPU/IF/ldw_PC.v" "PC" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_PC.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_IF ldw_CPU:CPU_model\|ldw_IF:IF " "Elaborating entity \"ldw_IF\" for hierarchy \"ldw_CPU:CPU_model\|ldw_IF:IF\"" {  } { { "Code/CPU/ldw_CPU.v" "IF" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_IMem ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins " "Elaborating entity \"ldw_IMem\" for hierarchy \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\"" {  } { { "Code/CPU/IF/ldw_IF.v" "get_ins" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m " "Elaborating entity \"IMem\" for hierarchy \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\"" {  } { { "Code/CPU/IF/ldw_IMem.v" "m" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\"" {  } { { "Code/General/IMem.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\"" {  } { { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component " "Instantiated megafunction \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IMem.mif " "Parameter \"init_file\" = \"IMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565651251 ""}  } { { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565651251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dll2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dll2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dll2 " "Found entity 1: altsyncram_dll2" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565651408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565651408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dll2 ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated " "Elaborating entity \"altsyncram_dll2\" for hierarchy \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_IR ldw_CPU:CPU_model\|ldw_IR:IR " "Elaborating entity \"ldw_IR\" for hierarchy \"ldw_CPU:CPU_model\|ldw_IR:IR\"" {  } { { "Code/CPU/ldw_CPU.v" "IR" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_ID ldw_CPU:CPU_model\|ldw_ID:ID " "Elaborating entity \"ldw_ID\" for hierarchy \"ldw_CPU:CPU_model\|ldw_ID:ID\"" {  } { { "Code/CPU/ldw_CPU.v" "ID" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_CU ldw_CPU:CPU_model\|ldw_ID:ID\|ldw_CU:CU " "Elaborating entity \"ldw_CU\" for hierarchy \"ldw_CPU:CPU_model\|ldw_ID:ID\|ldw_CU:CU\"" {  } { { "Code/CPU/ID/ldw_ID.v" "CU" { Text "C:/the_final_experiment/Code/CPU/ID/ldw_ID.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_RegFile ldw_CPU:CPU_model\|ldw_ID:ID\|ldw_RegFile:RF " "Elaborating entity \"ldw_RegFile\" for hierarchy \"ldw_CPU:CPU_model\|ldw_ID:ID\|ldw_RegFile:RF\"" {  } { { "Code/CPU/ID/ldw_ID.v" "RF" { Text "C:/the_final_experiment/Code/CPU/ID/ldw_ID.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_DEReg ldw_CPU:CPU_model\|ldw_DEReg:DEReg " "Elaborating entity \"ldw_DEReg\" for hierarchy \"ldw_CPU:CPU_model\|ldw_DEReg:DEReg\"" {  } { { "Code/CPU/ldw_CPU.v" "DEReg" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_EXE ldw_CPU:CPU_model\|ldw_EXE:EXE " "Elaborating entity \"ldw_EXE\" for hierarchy \"ldw_CPU:CPU_model\|ldw_EXE:EXE\"" {  } { { "Code/CPU/ldw_CPU.v" "EXE" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_ALU ldw_CPU:CPU_model\|ldw_EXE:EXE\|ldw_ALU:ALU " "Elaborating entity \"ldw_ALU\" for hierarchy \"ldw_CPU:CPU_model\|ldw_EXE:EXE\|ldw_ALU:ALU\"" {  } { { "Code/CPU/EXE/ldw_EXE.v" "ALU" { Text "C:/the_final_experiment/Code/CPU/EXE/ldw_EXE.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_EMReg ldw_CPU:CPU_model\|ldw_EMReg:EMReg " "Elaborating entity \"ldw_EMReg\" for hierarchy \"ldw_CPU:CPU_model\|ldw_EMReg:EMReg\"" {  } { { "Code/CPU/ldw_CPU.v" "EMReg" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_MWReg ldw_CPU:CPU_model\|ldw_MWReg:MWReg " "Elaborating entity \"ldw_MWReg\" for hierarchy \"ldw_CPU:CPU_model\|ldw_MWReg:MWReg\"" {  } { { "Code/CPU/ldw_CPU.v" "MWReg" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldw_WB ldw_CPU:CPU_model\|ldw_WB:WBldw_WB " "Elaborating entity \"ldw_WB\" for hierarchy \"ldw_CPU:CPU_model\|ldw_WB:WBldw_WB\"" {  } { { "Code/CPU/ldw_CPU.v" "WBldw_WB" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:mem_model " "Elaborating entity \"Mem\" for hierarchy \"Mem:mem_model\"" {  } { { "DE10_Standard.v" "mem_model" { Text "C:/the_final_experiment/DE10_Standard.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565651994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mem:mem_model\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mem:mem_model\|altsyncram:altsyncram_component\"" {  } { { "Code/General/Mem.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/General/Mem.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565652025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem:mem_model\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mem:mem_model\|altsyncram:altsyncram_component\"" {  } { { "Code/General/Mem.v" "" { Text "C:/the_final_experiment/Code/General/Mem.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565652037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem:mem_model\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mem:mem_model\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mem.mif " "Parameter \"init_file\" = \"Mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652037 ""}  } { { "Code/General/Mem.v" "" { Text "C:/the_final_experiment/Code/General/Mem.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565652037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7rm2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7rm2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7rm2 " "Found entity 1: altsyncram_7rm2" {  } { { "db/altsyncram_7rm2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_7rm2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565652205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565652205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7rm2 Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated " "Elaborating entity \"altsyncram_7rm2\" for hierarchy \"Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565652224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "device_state_Mem device_state_Mem:device_state_mem " "Elaborating entity \"device_state_Mem\" for hierarchy \"device_state_Mem:device_state_mem\"" {  } { { "DE10_Standard.v" "device_state_mem" { Text "C:/the_final_experiment/DE10_Standard.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565652483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram device_state_Mem:device_state_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\"" {  } { { "Code/General/device_state_Mem.v" "altsyncram_component" { Text "C:/the_final_experiment/Code/General/device_state_Mem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565652517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "device_state_Mem:device_state_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\"" {  } { { "Code/General/device_state_Mem.v" "" { Text "C:/the_final_experiment/Code/General/device_state_Mem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565652533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "device_state_Mem:device_state_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file device_state_mem.mif " "Parameter \"init_file\" = \"device_state_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 512 " "Parameter \"width_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565652533 ""}  } { { "Code/General/device_state_Mem.v" "" { Text "C:/the_final_experiment/Code/General/device_state_Mem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565652533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92p2 " "Found entity 1: altsyncram_92p2" {  } { { "db/altsyncram_92p2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_92p2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565652694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565652694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92p2 device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated " "Elaborating entity \"altsyncram_92p2\" for hierarchy \"device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565652713 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VGA:VGA_model\|PS2_DAT2 " "Node \"VGA:VGA_model\|PS2_DAT2\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Code/IO/VGA.v" "PS2_DAT2" { Text "C:/the_final_experiment/Code/IO/VGA.v" 40 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1545565653448 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VGA:VGA_model\|PS2_DAT " "Node \"VGA:VGA_model\|PS2_DAT\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Code/IO/VGA.v" "PS2_DAT" { Text "C:/the_final_experiment/Code/IO/VGA.v" 39 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1545565653448 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VGA:VGA_model\|PS2_CLK2 " "Node \"VGA:VGA_model\|PS2_CLK2\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Code/IO/VGA.v" "PS2_CLK2" { Text "C:/the_final_experiment/Code/IO/VGA.v" 38 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1545565653448 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VGA:VGA_model\|PS2_CLK " "Node \"VGA:VGA_model\|PS2_CLK\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Code/IO/VGA.v" "PS2_CLK" { Text "C:/the_final_experiment/Code/IO/VGA.v" 37 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1545565653448 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Sound:sound_model\|PS2_DAT2 " "Node \"Sound:sound_model\|PS2_DAT2\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Code/IO/Sound.v" "PS2_DAT2" { Text "C:/the_final_experiment/Code/IO/Sound.v" 39 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1545565653449 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Sound:sound_model\|PS2_DAT " "Node \"Sound:sound_model\|PS2_DAT\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Code/IO/Sound.v" "PS2_DAT" { Text "C:/the_final_experiment/Code/IO/Sound.v" 38 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1545565653449 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Sound:sound_model\|PS2_CLK2 " "Node \"Sound:sound_model\|PS2_CLK2\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Code/IO/Sound.v" "PS2_CLK2" { Text "C:/the_final_experiment/Code/IO/Sound.v" 37 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1545565653449 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Sound:sound_model\|PS2_CLK " "Node \"Sound:sound_model\|PS2_CLK\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Code/IO/Sound.v" "PS2_CLK" { Text "C:/the_final_experiment/Code/IO/Sound.v" 36 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1545565653449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA:VGA_model\|h_offset\[7\] " "LATCH primitive \"VGA:VGA_model\|h_offset\[7\]\" is permanently enabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA:VGA_model\|h_offset\[8\] " "LATCH primitive \"VGA:VGA_model\|h_offset\[8\]\" is permanently enabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA:VGA_model\|h_offset\[9\] " "LATCH primitive \"VGA:VGA_model\|h_offset\[9\]\" is permanently enabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "VGA:VGA_model\|move_counter\[7\] " "LATCH primitive \"VGA:VGA_model\|move_counter\[7\]\" is permanently disabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "VGA:VGA_model\|move_counter\[6\] " "LATCH primitive \"VGA:VGA_model\|move_counter\[6\]\" is permanently disabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "VGA:VGA_model\|move_counter\[5\] " "LATCH primitive \"VGA:VGA_model\|move_counter\[5\]\" is permanently disabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "VGA:VGA_model\|move_counter\[4\] " "LATCH primitive \"VGA:VGA_model\|move_counter\[4\]\" is permanently disabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "VGA:VGA_model\|move_counter\[3\] " "LATCH primitive \"VGA:VGA_model\|move_counter\[3\]\" is permanently disabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "VGA:VGA_model\|move_counter\[2\] " "LATCH primitive \"VGA:VGA_model\|move_counter\[2\]\" is permanently disabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "VGA:VGA_model\|move_counter\[1\] " "LATCH primitive \"VGA:VGA_model\|move_counter\[1\]\" is permanently disabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "VGA:VGA_model\|move_counter\[0\] " "LATCH primitive \"VGA:VGA_model\|move_counter\[0\]\" is permanently disabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA:VGA_model\|h_offset\[6\] " "LATCH primitive \"VGA:VGA_model\|h_offset\[6\]\" is permanently enabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA:VGA_model\|v_offset\[8\] " "LATCH primitive \"VGA:VGA_model\|v_offset\[8\]\" is permanently enabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA:VGA_model\|v_offset\[4\] " "LATCH primitive \"VGA:VGA_model\|v_offset\[4\]\" is permanently enabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "VGA:VGA_model\|move_counter\[9\] " "LATCH primitive \"VGA:VGA_model\|move_counter\[9\]\" is permanently disabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "VGA:VGA_model\|move_counter\[8\] " "LATCH primitive \"VGA:VGA_model\|move_counter\[8\]\" is permanently disabled" {  } { { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 241 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1545565653484 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[0\] " "Synthesized away node \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_tug1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_tug1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } } { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 53 0 0 } } { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 72 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565653485 "|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[1\] " "Synthesized away node \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_tug1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_tug1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } } { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 53 0 0 } } { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 72 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565653485 "|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[2\] " "Synthesized away node \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_tug1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_tug1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } } { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 53 0 0 } } { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 72 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565653485 "|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[3\] " "Synthesized away node \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_tug1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_tug1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } } { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 53 0 0 } } { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 72 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565653485 "|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[4\] " "Synthesized away node \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_tug1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_tug1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } } { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 53 0 0 } } { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 72 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565653485 "|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[5\] " "Synthesized away node \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_tug1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_tug1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } } { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 53 0 0 } } { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 72 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565653485 "|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[6\] " "Synthesized away node \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_tug1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_tug1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } } { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 53 0 0 } } { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 72 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565653485 "|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[7\] " "Synthesized away node \"Keyboard:Keyboard_model\|keyboard:Ke\|keyboard_table:K2\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_tug1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_tug1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Code/IO/Keyboard/keyboard_table.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v" 81 0 0 } } { "Code/IO/Keyboard/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v" 53 0 0 } } { "Code/IO/Keyboard.v" "" { Text "C:/the_final_experiment/Code/IO/Keyboard.v" 72 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565653485 "|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_model\|Line:L\|altsyncram:altsyncram_component\|altsyncram_sdg1:auto_generated\|q_a\[11\] " "Synthesized away node \"VGA:VGA_model\|Line:L\|altsyncram:altsyncram_component\|altsyncram_sdg1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_sdg1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_sdg1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Code/IO/VGA/Line.v" "" { Text "C:/the_final_experiment/Code/IO/VGA/Line.v" 81 0 0 } } { "Code/IO/VGA.v" "" { Text "C:/the_final_experiment/Code/IO/VGA.v" 133 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565653485 "|DE10_Standard|VGA:VGA_model|Line:L|altsyncram:altsyncram_component|altsyncram_sdg1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1545565653485 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1545565653485 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Sound:sound_model\|get_freq:get1\|keytable " "RAM logic \"Sound:sound_model\|get_freq:get1\|keytable\" is uninferred due to asynchronous read logic" {  } { { "Code/IO/Sound/get_freq.v" "keytable" { Text "C:/the_final_experiment/Code/IO/Sound/get_freq.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1545565653942 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Sound:sound_model\|I2C_Audio_Config:myconfig\|audio_reg " "RAM logic \"Sound:sound_model\|I2C_Audio_Config:myconfig\|audio_reg\" is uninferred due to inappropriate RAM size" {  } { { "Code/IO/Sound/I2C_Audio_Config.v" "audio_reg" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1545565653942 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Sound:sound_model\|I2C_Audio_Config:myconfig\|audio_cmd " "RAM logic \"Sound:sound_model\|I2C_Audio_Config:myconfig\|audio_cmd\" is uninferred due to inappropriate RAM size" {  } { { "Code/IO/Sound/I2C_Audio_Config.v" "audio_cmd" { Text "C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1545565653942 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1545565653942 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 256 C:/the_final_experiment/keyfreq.mif " "Memory depth (512) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/the_final_experiment/keyfreq.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1545565653946 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/the_final_experiment/db/DE10_Standard.ram0_I2C_Audio_Config_f19a1d43.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/the_final_experiment/db/DE10_Standard.ram0_I2C_Audio_Config_f19a1d43.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1545565653949 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/the_final_experiment/db/DE10_Standard.ram1_I2C_Audio_Config_f19a1d43.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/the_final_experiment/db/DE10_Standard.ram1_I2C_Audio_Config_f19a1d43.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1545565653951 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Sound:sound_model\|Sin_Generator:sin_wave\|sintable_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sound:sound_model\|Sin_Generator:sin_wave\|sintable_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545565655162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545565655162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545565655162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545565655162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545565655162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545565655162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545565655162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545565655162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545565655162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE sintable.mif " "Parameter INIT_FILE set to sintable.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545565655162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545565655162 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545565655162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0 " "Elaborated megafunction instantiation \"Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565655218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0 " "Instantiated megafunction \"Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565655218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565655218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565655218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565655218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565655218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565655218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565655218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565655218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565655218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE sintable.mif " "Parameter \"INIT_FILE\" = \"sintable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545565655218 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545565655218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jta1 " "Found entity 1: altsyncram_jta1" {  } { { "db/altsyncram_jta1.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_jta1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545565655368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565655368 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1545565655959 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1545565656018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1545565656018 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1545565656018 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545565656018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545565656018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545565656018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545565656018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545565656018 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1545565656018 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 47 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1545565656027 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1545565656027 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565661067 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565661067 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545565661067 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545565661067 "|DE10_Standard|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545565661067 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545565661272 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545565663368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/the_final_experiment/DE10_Standard.map.smsg " "Generated suppressed messages file C:/the_final_experiment/DE10_Standard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565663873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545565665528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545565665528 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1545565665709 ""}  } { { "altera_pll.v" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1545565665709 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a13 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665725 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a30 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665725 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a29 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665725 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a31 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665725 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a26 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665725 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a28 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665725 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a27 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665726 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a19 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665726 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a18 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665726 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a16 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665726 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a17 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665726 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a20 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665726 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a15 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665726 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a0 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665727 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a3 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665727 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a4 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665727 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a1 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665727 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a5 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665727 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a2 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665727 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a24 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665727 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a23 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665728 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a21 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665728 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a22 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665728 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a25 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665728 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a10 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665728 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a12 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665728 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a11 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665728 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a6 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665729 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a7 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665729 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a9 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665729 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a8 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665729 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a14 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565665729 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545565666050 "|DE10_Standard|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545565666050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4851 " "Implemented 4851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545565666061 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545565666061 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1545565666061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4016 " "Implemented 4016 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545565666061 ""} { "Info" "ICUT_CUT_TM_RAMS" "723 " "Implemented 723 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545565666061 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1545565666061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545565666061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 236 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 236 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545565666119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 23 19:47:46 2018 " "Processing ended: Sun Dec 23 19:47:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545565666119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545565666119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545565666119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545565666119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1545565667969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545565667979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 23 19:47:47 2018 " "Processing started: Sun Dec 23 19:47:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545565667979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1545565667979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1545565667979 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1545565668205 ""}
{ "Info" "0" "" "Project  = DE10_Standard" {  } {  } 0 0 "Project  = DE10_Standard" 0 0 "Fitter" 0 0 1545565668205 ""}
{ "Info" "0" "" "Revision = DE10_Standard" {  } {  } 0 0 "Revision = DE10_Standard" 0 0 "Fitter" 0 0 1545565668205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1545565668533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1545565668533 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545565668592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545565668646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545565668646 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1545565668741 ""}  } { { "altera_pll.v" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1545565668741 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1545565668755 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a13 " "Atom \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1545565668788 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a13"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1545565668788 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a13 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669137 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a30 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669147 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a29 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669147 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a31 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669147 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a26 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669147 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a28 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669147 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a27 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669147 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a19 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669147 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a18 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669147 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a16 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669148 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a17 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669148 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a20 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669148 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a15 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669148 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a0 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669149 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a3 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669149 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a4 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669149 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a1 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669149 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a5 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669149 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a2 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669150 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a24 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669150 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a23 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669150 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a21 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669150 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a22 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669150 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a25 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669150 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a10 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669150 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a12 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669151 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a11 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669151 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a6 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669151 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a7 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669151 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a9 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669151 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a8 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669151 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a14 clk1 GND " "WYSIWYG primitive \"ldw_CPU:CPU_model\|ldw_IF:IF\|ldw_IMem:get_ins\|IMem:m\|altsyncram:altsyncram_component\|altsyncram_dll2:auto_generated\|ram_block1a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_dll2.tdf" "" { Text "C:/the_final_experiment/db/altsyncram_dll2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Code/General/IMem.v" "" { Text "C:/the_final_experiment/Code/General/IMem.v" 99 0 0 } } { "Code/CPU/IF/ldw_IMem.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v" 16 0 0 } } { "Code/CPU/IF/ldw_IF.v" "" { Text "C:/the_final_experiment/Code/CPU/IF/ldw_IF.v" 23 0 0 } } { "Code/CPU/ldw_CPU.v" "" { Text "C:/the_final_experiment/Code/CPU/ldw_CPU.v" 23 0 0 } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 184 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1545565669151 "|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated|ram_block1a14"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545565669189 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1545565669217 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1545565669935 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1545565670049 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1545565681574 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1545565681745 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1545565681745 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 10 global CLKCTRL_G7 " "Sound:sound_model\|audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 10 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1545565681877 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1545565681877 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 144 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 144 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1545565681877 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1545565681877 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545565681878 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard.sdc " "Reading SDC File: 'DE10_Standard.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1545565683144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545565683159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545565683160 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545565683160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 16 altera_reserved_tdi port " "Ignored filter at DE10_Standard.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545565683160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 16 altera_reserved_tck clock " "Ignored filter at DE10_Standard.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545565683161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545565683161 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545565683161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard.sdc(16): Argument -clock is not an object ID" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545565683161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 17 altera_reserved_tms port " "Ignored filter at DE10_Standard.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545565683162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545565683162 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545565683162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard.sdc(17): Argument -clock is not an object ID" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545565683163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 18 altera_reserved_tdo port " "Ignored filter at DE10_Standard.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545565683163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545565683164 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545565683164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard.sdc(18): Argument -clock is not an object ID" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545565683165 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545565683166 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545565683166 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1545565683166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1545565683166 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_we_reg counter\[0\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_we_reg is being clocked by counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565683186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1545565683186 "|DE10_Standard|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[3\] " "Node: counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_we_reg counter\[3\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_we_reg is being clocked by counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565683186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1545565683186 "|DE10_Standard|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a29~portb_we_reg VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a29~portb_we_reg is being clocked by VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565683186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1545565683186 "|DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA:VGA_model\|font_color_counter\[0\] VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Register VGA:VGA_model\|font_color_counter\[0\] is being clocked by VGA:VGA_model\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565683186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1545565683186 "|DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a15~porta_address_reg0 Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a15~porta_address_reg0 is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565683187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1545565683187 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_LRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Register Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565683187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1545565683187 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Node: Sound:sound_model\|clkgen:my_i2c_clk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD_COUNTER\[3\] Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD_COUNTER\[3\] is being clocked by Sound:sound_model\|clkgen:my_i2c_clk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565683187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1545565683187 "|DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565683188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565683188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565683188 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1545565683188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1545565683219 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1545565683226 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545565683226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545565683226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545565683226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545565683226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545565683226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545565683226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.466 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.466 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545565683226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.258 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  54.258 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545565683226 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1545565683226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1545565683361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545565683366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545565683378 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1545565683387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1545565683387 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1545565683392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1545565683680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1545565683685 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545565683685 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545565683902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545565689394 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1545565690209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545565702758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545565713568 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545565715623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545565715624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545565717749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/the_final_experiment/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1545565725550 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545565725550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1545565727078 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1545565727078 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1545565727078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545565727087 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.74 " "Total time spent on timing analysis during the Fitter is 1.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1545565733495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545565733565 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545565736777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545565736780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545565740141 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545565747468 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/the_final_experiment/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545565748037 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/the_final_experiment/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545565748037 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/the_final_experiment/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545565748037 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/the_final_experiment/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545565748037 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/the_final_experiment/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545565748037 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/the_final_experiment/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545565748037 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/making_program/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/making_program/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE10_Standard.v" "" { Text "C:/the_final_experiment/DE10_Standard.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/the_final_experiment/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545565748037 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1545565748037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/the_final_experiment/DE10_Standard.fit.smsg " "Generated suppressed messages file C:/the_final_experiment/DE10_Standard.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545565748316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 59 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6809 " "Peak virtual memory: 6809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545565750822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 23 19:49:10 2018 " "Processing ended: Sun Dec 23 19:49:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545565750822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545565750822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:32 " "Total CPU time (on all processors): 00:03:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545565750822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545565750822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1545565752341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545565752351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 23 19:49:12 2018 " "Processing started: Sun Dec 23 19:49:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545565752351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1545565752351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1545565752351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1545565753909 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1545565762944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545565763566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 23 19:49:23 2018 " "Processing ended: Sun Dec 23 19:49:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545565763566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545565763566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545565763566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1545565763566 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1545565764373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1545565765329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545565765341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 23 19:49:24 2018 " "Processing started: Sun Dec 23 19:49:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545565765341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565765341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard -c DE10_Standard " "Command: quartus_sta DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565765341 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1545565765563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565768807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565768807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565768862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565768862 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard.sdc " "Reading SDC File: 'DE10_Standard.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769764 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545565769789 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 16 altera_reserved_tdi port " "Ignored filter at DE10_Standard.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 16 altera_reserved_tck clock " "Ignored filter at DE10_Standard.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545565769790 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard.sdc(16): Argument -clock is not an object ID" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 17 altera_reserved_tms port " "Ignored filter at DE10_Standard.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545565769791 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard.sdc(17): Argument -clock is not an object ID" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769792 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 18 altera_reserved_tdo port " "Ignored filter at DE10_Standard.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545565769792 ""}  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard.sdc(18): Argument -clock is not an object ID" {  } { { "C:/the_final_experiment/DE10_Standard.sdc" "" { Text "C:/the_final_experiment/DE10_Standard.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769793 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545565769793 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545565769793 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769793 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769793 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[3\] " "Node: counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 counter\[3\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 is being clocked by counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565769815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769815 "|DE10_Standard|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 counter\[0\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 is being clocked by counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565769815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769815 "|DE10_Standard|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 is being clocked by VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565769815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769815 "|DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA:VGA_model\|font_color_counter\[0\] VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Register VGA:VGA_model\|font_color_counter\[0\] is being clocked by VGA:VGA_model\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565769815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769815 "|DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565769815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769815 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565769815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769815 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_LRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Node: Sound:sound_model\|clkgen:my_i2c_clk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] is being clocked by Sound:sound_model\|clkgen:my_i2c_clk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565769815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769815 "|DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565769816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565769816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565769816 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769826 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1545565769844 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545565769858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.818 " "Worst-case setup slack is 12.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.818               0.000 CLOCK_50  " "   12.818               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.632               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   51.632               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 CLOCK_50  " "    0.376               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.683               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769882 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.736               0.000 CLOCK_50  " "    8.736               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.431               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.431               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565769893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769893 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545565769933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565769975 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565773793 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[3\] " "Node: counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 counter\[3\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 is being clocked by counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565774103 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774103 "|DE10_Standard|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 counter\[0\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 is being clocked by counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565774103 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774103 "|DE10_Standard|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 is being clocked by VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565774103 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774103 "|DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA:VGA_model\|font_color_counter\[0\] VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Register VGA:VGA_model\|font_color_counter\[0\] is being clocked by VGA:VGA_model\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565774104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774104 "|DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565774104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774104 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565774104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774104 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_LRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Node: Sound:sound_model\|clkgen:my_i2c_clk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] is being clocked by Sound:sound_model\|clkgen:my_i2c_clk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565774104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774104 "|DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565774105 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565774105 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565774105 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774105 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.611 " "Worst-case setup slack is 12.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.611               0.000 CLOCK_50  " "   12.611               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.597               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   51.597               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 CLOCK_50  " "    0.337               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.722               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.706               0.000 CLOCK_50  " "    8.706               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.385               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.385               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565774145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774145 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545565774186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565774376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778449 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[3\] " "Node: counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 counter\[3\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 is being clocked by counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565778783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778783 "|DE10_Standard|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 counter\[0\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 is being clocked by counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565778783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778783 "|DE10_Standard|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 is being clocked by VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565778783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778783 "|DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA:VGA_model\|font_color_counter\[0\] VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Register VGA:VGA_model\|font_color_counter\[0\] is being clocked by VGA:VGA_model\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565778783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778783 "|DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565778783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778783 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565778783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778783 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_LRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Node: Sound:sound_model\|clkgen:my_i2c_clk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] is being clocked by Sound:sound_model\|clkgen:my_i2c_clk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565778783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778783 "|DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565778784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565778784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565778784 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778784 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.722 " "Worst-case setup slack is 15.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.722               0.000 CLOCK_50  " "   15.722               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.784               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   52.784               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.303               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.669               0.000 CLOCK_50  " "    8.669               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.682               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.682               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565778816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565778816 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545565778858 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[3\] " "Node: counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 counter\[3\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~portb_datain_reg4 is being clocked by counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565779184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779184 "|DE10_Standard|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 counter\[0\] " "Register device_state_Mem:device_state_mem\|altsyncram:altsyncram_component\|altsyncram_92p2:auto_generated\|ram_block1a24~porta_datain_reg12 is being clocked by counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565779184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779184 "|DE10_Standard|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout " "Register Mem:mem_model\|altsyncram:altsyncram_component\|altsyncram_7rm2:auto_generated\|ram_block1a6~PORT_B_DATA_IN_14 is being clocked by VGA:VGA_model\|Screen:Sc\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565779184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779184 "|DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Node: VGA:VGA_model\|clkgen:my_vgaclk1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA:VGA_model\|font_color_counter\[0\] VGA:VGA_model\|clkgen:my_vgaclk1\|clkout " "Register VGA:VGA_model\|font_color_counter\[0\] is being clocked by VGA:VGA_model\|clkgen:my_vgaclk1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565779184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779184 "|DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK " "Register Sound:sound_model\|I2S_Audio:myaudio\|lr_counter\[0\] is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565779185 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779185 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Node: Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK " "Register Sound:sound_model\|Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a6~porta_address_reg3 is being clocked by Sound:sound_model\|I2S_Audio:myaudio\|AUD_LRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565779185 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779185 "|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio|AUD_LRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Node: Sound:sound_model\|clkgen:my_i2c_clk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] Sound:sound_model\|clkgen:my_i2c_clk\|clkout " "Register Sound:sound_model\|I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD\[11\] is being clocked by Sound:sound_model\|clkgen:my_i2c_clk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545565779185 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779185 "|DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565779186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565779186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545565779186 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.891 " "Worst-case setup slack is 15.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.891               0.000 CLOCK_50  " "   15.891               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.862               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   52.862               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CLOCK_50  " "    0.174               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.297               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.647               0.000 CLOCK_50  " "    8.647               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.670               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.670               0.000 sound_model\|u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545565779222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565779222 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565781333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565781340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5279 " "Peak virtual memory: 5279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545565781452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 23 19:49:41 2018 " "Processing ended: Sun Dec 23 19:49:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545565781452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545565781452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545565781452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565781452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545565782804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545565782813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 23 19:49:42 2018 " "Processing started: Sun Dec 23 19:49:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545565782813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1545565782813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1545565782813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1545565785172 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1545565785283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE10_Standard.vo C:/the_final_experiment/simulation/modelsim/ simulation " "Generated file DE10_Standard.vo in folder \"C:/the_final_experiment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545565786863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545565787028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 23 19:49:47 2018 " "Processing ended: Sun Dec 23 19:49:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545565787028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545565787028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545565787028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1545565787028 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 339 s " "Quartus Prime Full Compilation was successful. 0 errors, 339 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1545565787792 ""}
