{
  "PL_TARGET_DENSITY_PCT": 70,
  "CLOCK_PERIOD": 40,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.05,
  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,
  "CLOCK_PORT": "clk",
  "RUN_KLAYOUT_XOR": 0,
  "RUN_KLAYOUT_DRC": 0,
  "EXTRA_EXCLUDED_CELLS": [
    "sg13g2_sdfbbp_1"
  ],
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 0,
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,
  "FP_SIZING": "absolute",
  "GRT_ALLOW_CONGESTION": 1,
  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,
  "FP_PDN_VPITCH": 38.87,
  "RUN_CTS": 1,
  "FP_PDN_MULTILAYER": 0,
  "RT_MAX_LAYER": "Metal5",
  "MAGIC_DEF_LABELS": 0,
  "MAGIC_WRITE_LEF_PINONLY": 1,
  "DESIGN_NAME": "tt_um_example",
  "VERILOG_FILES": [
    "dir::project.v",
    "dir::ChaCha_Engine.sv",
    "dir::ChaCha_Shifter.sv",
    "dir::ChaCha_Shifter_1.sv",
    "dir::ChaCha_Shifter_2.sv",
    "dir::ChaCha_Shifter_3.sv",
    "dir::ChaChaEncryption.sv",
    "dir::ChaChaQuarterRound.sv",
    "dir::ChaChaRamEn.sv",
    "dir::ChaChaShiftRegister.sv"
  ],
  "DIE_AREA": "0 0 854.40 313.74",
  "FP_DEF_TEMPLATE": "dir::../tt/ihp/def/tt_block_4x2_pgvdd.def"
}