

================================================================
== Vitis HLS Report for 'gSumIf'
================================================================
* Date:           Sun Jun 23 03:41:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gSumIf
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.690 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5072|     5072|  25.360 us|  25.360 us|  5073|  5073|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |     5070|     5070|        76|          5|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     249|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    25|     2117|    2345|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     556|    -|
|Register             |        -|     -|     2162|     160|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    25|     4279|    3310|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  701|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U2  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  701|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U3  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  701|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U6     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U4   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|   8|  373|  121|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U5   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|   8|  373|  121|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  25| 2117| 2345|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_157_p2     |         +|   0|  0|  17|          10|           1|
    |and_ln15_fu_217_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln19_fu_232_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_355       |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_151_p2    |      icmp|   0|  0|  17|          10|           6|
    |icmp_ln19_1_fu_205_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln19_fu_199_p2    |      icmp|   0|  0|  18|          11|           2|
    |or_ln19_fu_211_p2      |        or|   0|  0|   2|           1|           1|
    |s_2_fu_236_p3          |    select|   0|  0|  64|           1|          64|
    |select_ln15_fu_221_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 249|          90|         144|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  31|          6|    1|          6|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1               |   9|          2|   10|         20|
    |ap_sig_allocacmp_s_load            |   9|          2|   64|        128|
    |ap_sig_allocacmp_s_load_1          |   9|          2|   64|        128|
    |grp_fu_102_p0                      |  31|          6|   64|        384|
    |grp_fu_102_p1                      |  26|          5|   64|        320|
    |grp_fu_106_p0                      |  31|          6|   64|        384|
    |grp_fu_106_p1                      |  26|          5|   64|        320|
    |grp_fu_111_p0                      |  26|          5|   64|        320|
    |grp_fu_111_p1                      |  26|          5|   64|        320|
    |grp_fu_124_p0                      |  31|          6|   64|        384|
    |grp_fu_124_p1                      |  31|          6|   64|        384|
    |grp_fu_128_p0                      |  31|          6|   64|        384|
    |grp_fu_128_p1                      |  31|          6|   64|        384|
    |grp_fu_132_opcode                  |  14|          3|    5|         15|
    |grp_fu_132_p1                      |  14|          3|   64|        192|
    |i_fu_72                            |   9|          2|   10|         20|
    |s_fu_68                            |   9|          2|   64|        128|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 556|        114|  940|       4257|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |A_load_reg_279                     |  64|   0|   64|          0|
    |B_load_reg_284                     |  64|   0|   64|          0|
    |add10_i_reg_324                    |  64|   0|   64|          0|
    |add12_i_reg_344                    |  64|   0|   64|          0|
    |add14_i_reg_364                    |  64|   0|   64|          0|
    |add16_i_reg_384                    |  64|   0|   64|          0|
    |add18_i_reg_404                    |  64|   0|   64|          0|
    |add1_i_reg_339                     |  64|   0|   64|          0|
    |add3_i_reg_359                     |  64|   0|   64|          0|
    |add5_i_reg_379                     |  64|   0|   64|          0|
    |add7_i_reg_399                     |  64|   0|   64|          0|
    |add9_i_reg_425                     |  64|   0|   64|          0|
    |add_i_reg_319                      |  64|   0|   64|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d_reg_299                          |  64|   0|   64|          0|
    |i_fu_72                            |  10|   0|   10|          0|
    |icmp_ln17_reg_265                  |   1|   0|    1|          0|
    |mul11_i_reg_334                    |  64|   0|   64|          0|
    |mul13_i_reg_354                    |  64|   0|   64|          0|
    |mul15_i_reg_374                    |  64|   0|   64|          0|
    |mul17_i_reg_394                    |  64|   0|   64|          0|
    |mul19_i_reg_420                    |  64|   0|   64|          0|
    |mul2_i_reg_349                     |  64|   0|   64|          0|
    |mul4_i_reg_369                     |  64|   0|   64|          0|
    |mul6_i_reg_389                     |  64|   0|   64|          0|
    |mul8_i_reg_415                     |  64|   0|   64|          0|
    |mul_i_reg_329                      |  64|   0|   64|          0|
    |or_ln19_reg_409                    |   1|   0|    1|          0|
    |s_2_reg_441                        |  64|   0|   64|          0|
    |s_fu_68                            |  64|   0|   64|          0|
    |s_load_reg_435                     |  64|   0|   64|          0|
    |select_ln15_reg_430                |  64|   0|   64|          0|
    |tmp_1_reg_314                      |   1|   0|    1|          0|
    |tmp_3_reg_309                      |   1|   0|    1|          0|
    |d_reg_299                          |  64|  32|   64|          0|
    |icmp_ln17_reg_265                  |  64|  32|    1|          0|
    |or_ln19_reg_409                    |  64|  32|    1|          0|
    |tmp_1_reg_314                      |  64|  32|    1|          0|
    |tmp_3_reg_309                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2162| 160| 1910|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|        gSumIf|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|        gSumIf|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|        gSumIf|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|        gSumIf|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|        gSumIf|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|        gSumIf|  return value|
|ap_return   |  out|   64|  ap_ctrl_hs|        gSumIf|  return value|
|A_address0  |  out|   10|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   64|   ap_memory|             A|         array|
|B_address0  |  out|   10|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   64|   ap_memory|             B|         array|
+------------+-----+-----+------------+--------------+--------------+

