[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fp2fix|fp2fix>io_mout1",
    "sources":[
      "~fp2fix|fp2fix>io_fpin1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fp2fix|fp2fix>io_except_code",
    "sources":[
      "~fp2fix|fp2fix>io_fpin1",
      "~fp2fix|fp2fix>io_fpin2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fp2fix|fp2fix>io_mout2",
    "sources":[
      "~fp2fix|fp2fix>io_fpin2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fp2fix|fp2fix>io_sign",
    "sources":[
      "~fp2fix|fp2fix>io_fpin1",
      "~fp2fix|fp2fix>io_fpin2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fp2fix|fp2fix>io_exp_out",
    "sources":[
      "~fp2fix|fp2fix>io_fpin1",
      "~fp2fix|fp2fix>io_fpin2"
    ]
  }
]