;redcode
;assert 1
	SPL 0, <-102
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	JMZ -130, 19
	JMN 0, <-102
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMN -1, @-20
	MOV -1, <-20
	SUB 3, 20
	MOV -1, <-20
	JMN 0, <402
	JMN 0, <402
	SUB @3, 0
	ADD -130, 9
	ADD -130, 9
	ADD -130, 9
	MOV -7, <-20
	SUB @121, 106
	SUB @121, 106
	SLT @3, 0
	ADD -130, 9
	SPL 0, <-12
	JMN 0, <-102
	SPL 0, <-12
	ADD #130, 9
	SUB @121, 106
	ADD 30, 9
	ADD 30, 9
	SPL 0, <-12
	JMP -1, @-20
	SPL 0, <-102
	DJN -1, @-20
	SLT @3, 0
	ADD -130, 9
	SPL 0, <-102
	SLT @3, 0
	SPL 0, <-102
	MOV -1, <-20
	ADD -130, 9
	MOV -7, <-20
	DJN -1, @-20
	ADD -130, 9
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	ADD 210, 30
	MOV -7, <-20
