QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 00:36:58 on Nov 20,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/full_adder.vhd proj/src/TopLevel/decoder5to32.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/sign_extenderNto32.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/mux2t1.vhd proj/src/TopLevel/mux32to1_32bit.vhd proj/src/TopLevel/RegN.vhd proj/src/TopLevel/ID_EXE.vhd proj/src/TopLevel/BarrelShifter32.vhd proj/src/TopLevel/immGen.vhd proj/src/TopLevel/adder_subtractor_N.vhd proj/src/TopLevel/ALU.vhd proj/src/TopLevel/mux4t1_N.vhd proj/src/TopLevel/EX_MEM.vhd proj/src/TopLevel/RegFile.vhd proj/src/TopLevel/ones_complementor_N.vhd proj/src/TopLevel/ripple_adder_N.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/control_unit.vhd proj/src/TopLevel/MEM_WB.vhd proj/src/TopLevel/loadType.vhd proj/src/TopLevel/hazard_unit.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/fetch.vhd proj/src/TopLevel/IFID_Register.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/RISCV_types.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at /home/teoh/cpre381/cpre3810_Proj1Part2_HW/cpre3810-toolflow/proj/src/TopLevel/RISCV_types.vhd(15) will be overwritten.
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(29): (vcom-1615) Existing package body 'RISCV_types(body)' at line 29 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package NUMERIC_STD
-- Compiling entity full_adder
-- Compiling architecture structure of full_adder
-- Compiling entity decoder5to32
-- Compiling architecture dataflow of decoder5to32
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity sign_extenderNto32
-- Compiling architecture Behavioral of sign_extenderNto32
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity mux2t1
-- Compiling architecture structure of mux2t1
-- Compiling entity mux32to1_32bit
-- Compiling architecture dataflow of mux32to1_32bit
-- Compiling entity RegN
-- Compiling architecture structural of RegN
-- Compiling entity ID_EXE
-- Compiling architecture structural of ID_EXE
-- Compiling entity BarrelShifter32
-- Compiling architecture rtl of BarrelShifter32
-- Compiling entity immGen
-- Compiling architecture Behavioral of immGen
-- Compiling entity adder_subtractor_N
-- Compiling architecture structure of adder_subtractor_N
-- Compiling entity ALU
-- Compiling architecture dataflow of ALU
-- Compiling entity mux4t1_N
-- Compiling architecture Behavioral of mux4t1_N
-- Compiling entity EX_MEM
-- Compiling architecture structural of EX_MEM
-- Compiling entity RegFile
-- Compiling architecture structural of RegFile
-- Compiling entity ones_complementor_N
-- Compiling architecture structural of ones_complementor_N
-- Compiling entity ripple_adder_N
-- Compiling architecture structural of ripple_adder_N
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity control_unit
-- Compiling architecture dataflow of control_unit
-- Compiling entity MEM_WB
-- Compiling architecture structural of MEM_WB
-- Compiling entity loadType
-- Compiling architecture rtl of loadType
-- Compiling entity hazard_unit
-- Compiling architecture rtl of hazard_unit
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity fetch
-- Compiling architecture structure of fetch
-- Compiling entity IFID_Register
-- Compiling architecture structure of IFID_Register
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Loading package RISCV_types
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
** Warning: proj/src/TopLevel/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at proj/src/RISCV_types.vhd(18) will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/TopLevel/RISCV_types.vhd(29): (vcom-1615) Existing package body 'RISCV_types(body)' at proj/src/RISCV_types.vhd(29) will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
End time: 00:36:58 on Nov 20,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 5
