
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120509                       # Number of seconds simulated
sim_ticks                                120508774701                       # Number of ticks simulated
final_tick                               1178367596014                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90403                       # Simulator instruction rate (inst/s)
host_op_rate                                   114145                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2467448                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913300                       # Number of bytes of host memory used
host_seconds                                 48839.43                       # Real time elapsed on the host
sim_insts                                  4415229664                       # Number of instructions simulated
sim_ops                                    5574796962                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3423488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1712640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1273728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2193280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8610048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3301632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3301632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        26746                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13380                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9951                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17135                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 67266                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           25794                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                25794                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28408620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14211745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10569587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18200168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                71447478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10622                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14870                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16995                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14870                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57357                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27397441                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27397441                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27397441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28408620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14211745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10569587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18200168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98844918                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144668398                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23184682                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19092259                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933839                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9402781                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672926                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438879                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87752                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104535969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128087482                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23184682                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111805                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27200818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6268726                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5552294                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12110570                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141591926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114391108     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783997      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365074      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382559      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268649      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125323      0.79%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777367      0.55%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979519      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13518330      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141591926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160261                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885387                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103354084                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6979773                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26851872                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109806                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4296382                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732594                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6464                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154496563                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51163                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4296382                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103870150                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4316267                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1491121                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26435391                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1182607                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153043109                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1779                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400516                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625083                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        31865                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214119363                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713344810                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713344810                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45860138                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33709                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17687                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3807666                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15194082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900448                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310332                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1686880                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149174660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139231580                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109506                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25243112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57189858                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1664                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141591926                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983330                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582143                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84191878     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23736726     16.76%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11965567      8.45%     84.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7809355      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6901075      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703681      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068723      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118756      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96165      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141591926                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976582     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156472     11.99%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172103     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114992819     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013567      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14366027     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843145      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139231580                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.962419                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305157                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009374                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421469749                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174452146                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135114174                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140536737                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201682                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2981953                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1099                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158778                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          595                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4296382                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3611201                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       251769                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149208368                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166242                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15194082                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900448                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17686                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201193                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13164                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086071                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236038                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136857869                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14116028                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373711                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21957456                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296302                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841428                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946011                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135120113                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135114174                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81543025                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221213141                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.933958                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368617                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26794556                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958895                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137295544                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891667                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.709020                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88196178     64.24%     64.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22506595     16.39%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810298      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814820      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764047      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537403      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562998      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096566      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006639      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137295544                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006639                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283505377                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302729560                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3076472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.446684                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.446684                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691236                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691236                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618451236                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186444461                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145860090                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144668398                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24065941                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19513251                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2054515                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9699826                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9251268                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2587645                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95207                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105046449                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131603611                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24065941                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11838913                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28950599                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6689268                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3262863                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12270276                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1611838                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141868450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.135273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.539853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112917851     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2032455      1.43%     81.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3729369      2.63%     83.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3380053      2.38%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2155538      1.52%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1767118      1.25%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1023779      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1070699      0.75%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13791588      9.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141868450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166352                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.909691                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103982078                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4658198                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28577818                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47855                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4602495                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4164429                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6048                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159185508                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47853                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4602495                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104826182                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1080208                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2386622                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27762058                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1210879                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157417158                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        227458                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       523595                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    222653157                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    732999004                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    732999004                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176283035                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46370070                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34715                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17358                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4361136                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14915717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7411559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84758                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1659309                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154449027                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34716                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143540653                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160764                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27079843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59376727                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    141868450                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.011787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559128                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81752111     57.63%     57.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24730495     17.43%     75.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13017987      9.18%     84.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7521263      5.30%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8319210      5.86%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3089326      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2745374      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       526791      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       165893      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141868450                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573791     68.84%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118137     14.17%     83.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141585     16.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120869427     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2031198      1.42%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17357      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13249763      9.23%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7372908      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143540653                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.992205                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             833513                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005807                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    429944031                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181563800                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140386137                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144374166                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       279544                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3423844                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131553                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4602495                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         702501                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106081                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154483743                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14915717                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7411559                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17358                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91748                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1141750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1149921                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2291671                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141175400                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12726231                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2365251                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20098743                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20091335                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7372512                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.975855                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140515736                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140386137                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81910467                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230042929                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.970399                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356066                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102666746                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126412673                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28071418                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2074508                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137265955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692162                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85264616     62.12%     62.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24088585     17.55%     79.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11968597      8.72%     88.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4071398      2.97%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5011187      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1756322      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1236297      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1023064      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2845889      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137265955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102666746                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126412673                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18771869                       # Number of memory references committed
system.switch_cpus1.commit.loads             11491866                       # Number of loads committed
system.switch_cpus1.commit.membars              17358                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18246287                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113888093                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2607228                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2845889                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           288904157                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313570891                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2799948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102666746                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126412673                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102666746                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.409107                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.409107                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709669                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709669                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       635645304                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196496746                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148391467                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34716                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144668398                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24214895                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19836851                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2052172                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9916598                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9571806                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2477032                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94441                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107480160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129979066                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24214895                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12048838                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28154155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6134094                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4334217                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12574043                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1603780                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144032767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.103914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.529044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115878612     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2273710      1.58%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3858135      2.68%     84.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2245935      1.56%     86.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1756889      1.22%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1543762      1.07%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          948532      0.66%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2383114      1.65%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13144078      9.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144032767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167382                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.898462                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106798429                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5537306                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27560292                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72778                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4063956                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3970820                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156631465                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4063956                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107338589                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         612914                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4001083                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27075394                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       940826                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155569444                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95732                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       542881                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    219680668                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    723742668                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    723742668                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175971276                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43709380                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35012                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17532                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2732516                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14426156                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7390414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71433                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1673181                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150466158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35012                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141305083                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89256                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22318085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49402249                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144032767                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.981062                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544772                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86367030     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22142247     15.37%     75.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11915481      8.27%     83.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8854067      6.15%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8626298      5.99%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3191550      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2428721      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       324579      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       182794      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144032767                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125879     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167587     37.34%     65.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       155337     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119266585     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1912681      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17480      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12743610      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7364727      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141305083                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.976752                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             448803                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427180992                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172819496                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138287759                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141753886                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       287851                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2991781                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       119282                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4063956                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         410290                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54899                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150501170                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       783135                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14426156                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7390414                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17532                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1181693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1089139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2270832                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139101678                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12425093                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2203405                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19789611                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19688225                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7364518                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.961521                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138287819                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138287759                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81754412                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226444490                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.955895                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361035                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102314315                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126116826                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24384638                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2069425                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139968811                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.901035                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711085                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88963353     63.56%     63.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24580445     17.56%     81.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9612987      6.87%     87.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5058837      3.61%     91.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4304834      3.08%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2075104      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       968776      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1509416      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2895059      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139968811                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102314315                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126116826                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18705504                       # Number of memory references committed
system.switch_cpus2.commit.loads             11434372                       # Number of loads committed
system.switch_cpus2.commit.membars              17480                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18298178                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113537610                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2608440                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2895059                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287575216                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          305068570                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24062                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 635631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102314315                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126116826                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102314315                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.413960                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.413960                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.707233                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.707233                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       625545197                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193089483                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146275989                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34960                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               144668398                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22239475                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18333089                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1983262                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9191228                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8536735                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2333962                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87946                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108325002                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122137750                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22239475                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10870697                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25539284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5865619                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3813194                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12567310                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1641290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141526754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.059701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.479900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115987470     81.95%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1333699      0.94%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1887545      1.33%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2466556      1.74%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2764236      1.95%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2057411      1.45%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1188725      0.84%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1737720      1.23%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12103392      8.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141526754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153727                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.844260                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107130459                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5406258                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25082101                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58895                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3849040                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3552407                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147385518                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3849040                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107874877                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1071754                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3000462                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24399501                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1331114                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146406689                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1541                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        270188                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548875                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1279                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204165513                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683979878                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683979878                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166887539                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37277971                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38781                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22490                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4010615                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13912396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7230730                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119156                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1575960                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142291227                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38747                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133182746                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26129                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20431422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48186534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6167                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141526754                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.941043                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503301                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85162122     60.17%     60.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22704013     16.04%     76.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12581641      8.89%     85.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8107263      5.73%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7439478      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2967885      2.10%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1801611      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515269      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       247472      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141526754                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64119     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94098     33.39%     56.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123635     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111813262     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2031023      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16291      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12146758      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7175412      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133182746                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.920607                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281852                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002116                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    408200227                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162761712                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130642762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133464598                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326671                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2899559                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          142                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       171875                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           48                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3849040                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         811595                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108038                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142329974                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1361695                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13912396                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7230730                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22457                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         81603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1166141                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1118477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2284618                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131384316                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11981820                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1798430                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19155829                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18414177                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7174009                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.908176                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130643020                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130642762                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76525974                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207857188                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.903050                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368166                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97737657                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120123839                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22213359                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2015807                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137677714                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.872500                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.680747                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88986401     64.63%     64.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23409415     17.00%     81.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9196159      6.68%     88.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4731865      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4128634      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1982782      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1716698      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808203      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2717557      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137677714                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97737657                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120123839                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18071692                       # Number of memory references committed
system.switch_cpus3.commit.loads             11012837                       # Number of loads committed
system.switch_cpus3.commit.membars              16290                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17228529                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108275391                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2451041                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2717557                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277297355                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288523476                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3141644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97737657                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120123839                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97737657                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.480171                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.480171                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.675598                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.675598                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       592025393                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181257941                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138063829                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32580                       # number of misc regfile writes
system.l2.replacements                          67289                       # number of replacements
system.l2.tagsinuse                       8191.983599                       # Cycle average of tags in use
system.l2.total_refs                           916849                       # Total number of references to valid blocks.
system.l2.sampled_refs                          75481                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.146752                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            32.178366                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.875950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2460.696472                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.986771                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1292.509633                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.359136                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    983.142999                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.308731                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1694.449009                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            621.924211                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            362.916538                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            315.214476                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            424.421307                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003928                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.300378                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.157777                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000166                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.120013                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000160                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.206842                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.075918                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.044301                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.038478                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.051809                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        71669                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26595                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        23743                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        34087                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  156094                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            48694                       # number of Writeback hits
system.l2.Writeback_hits::total                 48694                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        71669                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26595                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        23743                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        34087                       # number of demand (read+write) hits
system.l2.demand_hits::total                   156094                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        71669                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26595                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        23743                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        34087                       # number of overall hits
system.l2.overall_hits::total                  156094                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        26746                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13380                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9951                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        17131                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 67262                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        26746                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13380                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9951                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        17135                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67266                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        26746                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13380                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9951                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        17135                       # number of overall misses
system.l2.overall_misses::total                 67266                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1801993                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   5489196310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2553810                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2730947823                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2767954                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2104020742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2459814                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3500001443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     13833749889                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       785849                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        785849                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1801993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5489196310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2553810                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2730947823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2767954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2104020742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2459814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3500787292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13834535738                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1801993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5489196310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2553810                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2730947823                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2767954                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2104020742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2459814                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3500787292                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13834535738                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        98415                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39975                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33694                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51218                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              223356                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        48694                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             48694                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        98415                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39975                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33694                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               223360                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        98415                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39975                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33694                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              223360                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.271768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.334709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.295334                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.334472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.301143                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.271768                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.334709                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.295334                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.334524                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.301155                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.271768                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.334709                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.295334                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.334524                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.301155                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 180199.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205234.289613                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       182415                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 204106.713229                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 172997.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 211438.120993                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst       175701                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 204308.063919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 205669.618641                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 196462.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 196462.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 180199.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205234.289613                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       182415                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 204106.713229                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 172997.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 211438.120993                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst       175701                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 204306.232390                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 205669.071121                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 180199.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205234.289613                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       182415                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 204106.713229                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 172997.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 211438.120993                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst       175701                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 204306.232390                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 205669.071121                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                25794                       # number of writebacks
system.l2.writebacks::total                     25794                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        26746                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13380                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9951                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        17131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            67262                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        26746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        17135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67266                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        26746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        17135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67266                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1219691                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3932451430                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1739240                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1951622388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1837258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1524367483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1643995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2501615925                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9916497410                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       551570                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       551570                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1219691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3932451430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1739240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1951622388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1837258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1524367483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1643995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2502167495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9917048980                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1219691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3932451430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1739240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1951622388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1837258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1524367483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1643995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2502167495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9917048980                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.271768                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.334709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.295334                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.334472                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.301143                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.271768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.334709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.295334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.334524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.301155                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.271768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.334709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.295334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.334524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.301155                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121969.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147029.515815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124231.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145861.165022                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 114828.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153187.366395                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 117428.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146028.598739                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 147430.903185                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 137892.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 137892.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 121969.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147029.515815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 124231.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 145861.165022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 114828.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 153187.366395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 117428.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 146026.699446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 147430.335980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 121969.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147029.515815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 124231.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 145861.165022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 114828.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 153187.366395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 117428.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 146026.699446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 147430.335980                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.874263                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012118221                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840214.947273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.874263                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015824                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881209                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12110560                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12110560                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12110560                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12110560                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12110560                       # number of overall hits
system.cpu0.icache.overall_hits::total       12110560                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1989993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1989993                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1989993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1989993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1989993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1989993                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12110570                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12110570                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12110570                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12110570                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12110570                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12110570                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198999.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198999.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198999.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198999.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198999.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198999.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1885193                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1885193                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1885193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1885193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1885193                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1885193                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188519.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 188519.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 188519.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 188519.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 188519.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 188519.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98415                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191228971                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98671                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1938.046346                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.518237                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.481763                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916087                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083913                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10964454                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10964454                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17263                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17263                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18673864                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18673864                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18673864                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18673864                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       405350                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       405350                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       405465                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        405465                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       405465                       # number of overall misses
system.cpu0.dcache.overall_misses::total       405465                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45031943261                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45031943261                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9477267                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9477267                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45041420528                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45041420528                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45041420528                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45041420528                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11369804                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11369804                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19079329                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19079329                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19079329                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19079329                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035651                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035651                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021252                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021252                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021252                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021252                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111093.976221                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111093.976221                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82411.017391                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82411.017391                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111085.841017                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111085.841017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111085.841017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111085.841017                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13539                       # number of writebacks
system.cpu0.dcache.writebacks::total            13539                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306935                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306935                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       307050                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       307050                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       307050                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       307050                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98415                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98415                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98415                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10455772595                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10455772595                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10455772595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10455772595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10455772595                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10455772595                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005158                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005158                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005158                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005158                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106241.656201                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106241.656201                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106241.656201                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106241.656201                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106241.656201                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106241.656201                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996697                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015230133                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192721.669546                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996697                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12270259                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12270259                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12270259                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12270259                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12270259                       # number of overall hits
system.cpu1.icache.overall_hits::total       12270259                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3299359                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3299359                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3299359                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3299359                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3299359                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3299359                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12270276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12270276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12270276                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12270276                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12270276                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12270276                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 194079.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 194079.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 194079.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 194079.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 194079.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 194079.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2670010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2670010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2670010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2670010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2670010                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2670010                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       190715                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       190715                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       190715                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       190715                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       190715                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       190715                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39975                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168951311                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40231                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4199.530486                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.879013                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.120987                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905777                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094223                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9570973                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9570973                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7245858                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7245858                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17358                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17358                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17358                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17358                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16816831                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16816831                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16816831                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16816831                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120904                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120904                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120904                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120904                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120904                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120904                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16103066390                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16103066390                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16103066390                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16103066390                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16103066390                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16103066390                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9691877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9691877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7245858                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7245858                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16937735                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16937735                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16937735                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16937735                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012475                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012475                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 133188.863809                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 133188.863809                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 133188.863809                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133188.863809                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 133188.863809                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133188.863809                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8656                       # number of writebacks
system.cpu1.dcache.writebacks::total             8656                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80929                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80929                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80929                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80929                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80929                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80929                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39975                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39975                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39975                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39975                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39975                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39975                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4584194540                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4584194540                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4584194540                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4584194540                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4584194540                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4584194540                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 114676.536335                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 114676.536335                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 114676.536335                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114676.536335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 114676.536335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114676.536335                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.017907                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018924591                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205464.482684                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.017907                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024067                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738811                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12574026                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12574026                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12574026                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12574026                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12574026                       # number of overall hits
system.cpu2.icache.overall_hits::total       12574026                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3151584                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3151584                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3151584                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3151584                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3151584                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3151584                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12574043                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12574043                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12574043                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12574043                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12574043                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12574043                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 185387.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 185387.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 185387.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 185387.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 185387.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 185387.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2901320                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2901320                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2901320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2901320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2901320                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2901320                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 181332.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 181332.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 181332.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 181332.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 181332.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 181332.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33694                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163679283                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33950                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4821.186539                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.030674                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.969326                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902464                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097536                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9267425                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9267425                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7236172                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7236172                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17504                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17504                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17480                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17480                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16503597                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16503597                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16503597                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16503597                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86072                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86072                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86072                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86072                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86072                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86072                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9706470243                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9706470243                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9706470243                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9706470243                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9706470243                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9706470243                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9353497                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9353497                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7236172                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7236172                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17480                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17480                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16589669                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16589669                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16589669                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16589669                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009202                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009202                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112771.519693                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112771.519693                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112771.519693                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112771.519693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112771.519693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112771.519693                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7769                       # number of writebacks
system.cpu2.dcache.writebacks::total             7769                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52378                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52378                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52378                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52378                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52378                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52378                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33694                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33694                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33694                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33694                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33694                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33694                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3744619760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3744619760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3744619760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3744619760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3744619760                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3744619760                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111136.100196                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111136.100196                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 111136.100196                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111136.100196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 111136.100196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111136.100196                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995924                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015790715                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043844.496982                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995924                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12567294                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12567294                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12567294                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12567294                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12567294                       # number of overall hits
system.cpu3.icache.overall_hits::total       12567294                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2993958                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2993958                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2993958                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2993958                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2993958                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2993958                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12567310                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12567310                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12567310                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12567310                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12567310                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12567310                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 187122.375000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 187122.375000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 187122.375000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 187122.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 187122.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 187122.375000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2576214                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2576214                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2576214                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2576214                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2576214                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2576214                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 184015.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 184015.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 184015.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 184015.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 184015.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 184015.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51222                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172445030                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51478                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3349.878200                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.219282                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.780718                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911013                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088987                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8919918                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8919918                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7022438                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7022438                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17223                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17223                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16290                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16290                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15942356                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15942356                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15942356                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15942356                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148570                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148570                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2850                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2850                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151420                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151420                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151420                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151420                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20003353826                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20003353826                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    472467977                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    472467977                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20475821803                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20475821803                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20475821803                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20475821803                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9068488                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9068488                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7025288                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7025288                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16093776                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16093776                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16093776                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16093776                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016383                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016383                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000406                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000406                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009409                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009409                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009409                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009409                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 134639.253052                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 134639.253052                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 165778.237544                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 165778.237544                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 135225.345417                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135225.345417                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 135225.345417                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135225.345417                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       663829                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 110638.166667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18730                       # number of writebacks
system.cpu3.dcache.writebacks::total            18730                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97352                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97352                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2846                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2846                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100198                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100198                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100198                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100198                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51218                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51218                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51222                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51222                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5891591109                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5891591109                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       819049                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       819049                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5892410158                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5892410158                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5892410158                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5892410158                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003183                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003183                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 115029.698719                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115029.698719                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 204762.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 204762.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 115036.706064                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115036.706064                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 115036.706064                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115036.706064                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
