<root><simulation><result_generated_time />2023-11-08 21:24:27<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 14, 'OX': 14, 'IY': 29, 'IX': 29, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 192}<im2col_enable />False<total_MAC_operation />338688<total_data_size_element />{'W': 1728, 'I': 161472, 'O': 37632}<total_data_reuse />{'W': 196, 'I': 2.097502972651605, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [196, 1, 1], 'O': [196, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 14)], [('OY', 14)]], [], [], []]<I />[[], [[('OX', 14)], [('OY', 14)]], [], []]<O />[[], [[('OX', 14)], [('OY', 14)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('FX', 3), ('FY', 3)], [], []]<I />[[('FX', 3), ('FY', 3)], [], []]<O />[[('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [196.0, 1, 1, 1], 'I': [1.0, 2.1, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [72, 6728, 6728], 'O': [8, 1568, 1568], 'O_partial': [8, 0, 0], 'O_final': [0, 1568, 1568]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [72, 6728, 6728], 'O': [8, 1568, 1568], 'O_partial': [8, 0, 0], 'O_final': [0, 1568, 1568]}<total_unit_count />{'W': [196, 1, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 196, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 196, 1, 1]}<duplicate_unit_count />{'W': [196.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1728, 1728], [1728, 1728], [1728, 0]]<I />[[338496, 161472], [161472, 161472], [161472, 0]]<O />[[(301056, 338688), (37632, 0)], [(0, 37632), (37632, 0)], [(0, 37632), (0, 0)]]<O_partial />[[(301056, 338688), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (37632, 0)], [(0, 37632), (37632, 0)], [(0, 37632), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[216, 216], [27, 27], [7, 0]]<I />[[42312, 20184], [2523, 2523], [631, 0]]<O />[[(37632, 42336), (4704, 0)], [(0, 588), (588, 0)], [(0, 147), (0, 0)]]<O_partial />[([37632, 42336], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [4704, 0]), ([0, 588], [588, 0]), ([0, 147], [0, 0])]</mem_access_count_word><mac_count><active />338688<idle />1430784</mac_count></basic_info><energy><total_energy />813629.3<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[19.200000000000003, 499.20000000000005, 844.8000000000001]<O />[38.400000000000006, 115.19999999999999, 192.0]</mem_energy_breakdown><MAC_energy><active_MAC />740372.0<idle_MAC />71539.2<total />811911.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.042<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.2195<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />7872<latency_cycle_without_data_loading />1728<ideal_computing_cycle />1728<data_loading><load_cycle_total />6144<load_cycle_individual />{'W': [384, 192, 0], 'I': [5376, 2688, 0]}<load_cycle_combined />{'W': 576, 'I': 5568}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1536], [-1728, -1728], [-1728, -1728]], 'I': [[-1536], [-1728, -1728], [-1728, -1728]], 'O': [[-1728], [-1728, -1152], [-1152, -1536]]}<mem_stall_cycle_shared />{'W': [[-1536], [-1728, 0], [0, 0]], 'I': [[-1536], [-1728, 0], [0, 0]], 'O': [[-1728], [-1728, -1152], [-1152, -1536]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [72, 6728, 6728], 'O': [8, 1568, 1568], 'O_partial': [8, 0, 0], 'O_final': [0, 1568, 1568]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [14112, 6728, 6728], 'O': [1568, 1568, 1568]}<loop_cycles_each_level />{'W': [9, 9, 9], 'I': [9, 9, 9], 'O': [9, 9, 9]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 8.0], [1568.0, 747.6], [747.6, 747.6]], 'O': [[8.0, 0.9], [174.2, 174.2], [174.2, 174.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 72.0], [14112.0, 747.6], [747.6, 747.6]], 'O': [[8.0, 8.0], [1568.0, 174.2], [174.2, 174.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 8.0], [1568.0, 747.6], [747.6, 0]], 'O': [[8.0, 0.9], [174.2, 174.2], [174.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1750.2, 929.8], [755.6, 174.2]], 'I': [[8.0, 8.0], [1750.2, 929.8], [755.6, 174.2]], 'O': [[8.0, 0.9], [1750.2, 929.8], [755.6, 174.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9], [9, 9, 1], [9, 9, 1]], 'I': [[1, 1, 9], [9, 9, 1], [9, 9, 1]], 'O': [[1, 1, 9], [9, 9, 1], [9, 9, 1]]}<trans_time_real />{'W': [[0, 1, 9], [[1, 9, 1], [0, 9, 1]], [[0, 9, 1], [0, 9, 1]]], 'I': [[0, 1, 9], [[1, 9, 1], [28, 9, 1]], [[13, 9, 1], [3, 9, 1]]], 'O': [[0, 1, 9], [[0, 9, 1], [3, 9, 1]], [[3, 9, 1], [1, 9, 1]]]}<single_stall_cycle />{'W': [[-1], [-8, -9], [-9, -9]], 'I': [[-1], [-8, 19], [4, -6]], 'O': [[-1], [-9, -6], [-6, -8]]}<single_stall_count />{'W': [8, 0, 0], 'I': [8, 0, 0], 'O': [9, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3, 3]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9, -9], [-6, -6]], 1: [[-9, -9], [-6, -9]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.6<mem_area_percentage />99.1 %</area></results><elapsed_time_second />0</simulation></root>