INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_088/project_1/project_1.srcs/sources_1/new/rom_15x15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_15x15
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_088/project_1/project_1.srcs/sim_1/new/tb_rom_15x15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rom_15x15
