
STM_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089a8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b8  08008b38  08008b38  00009b38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ef0  08008ef0  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008ef0  08008ef0  00009ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ef8  08008ef8  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ef8  08008ef8  00009ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008efc  08008efc  00009efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008f00  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  200001d4  080090d4  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  080090d4  0000a4b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012872  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029e0  00000000  00000000  0001ca76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001028  00000000  00000000  0001f458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c5e  00000000  00000000  00020480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029464  00000000  00000000  000210de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012cb2  00000000  00000000  0004a542  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001011f1  00000000  00000000  0005d1f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015e3e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005378  00000000  00000000  0015e428  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001637a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008b20 	.word	0x08008b20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008b20 	.word	0x08008b20

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
	if(ch == '\n')
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2b0a      	cmp	r3, #10
 8000ea4:	d102      	bne.n	8000eac <__io_putchar+0x14>
	{
		__io_putchar('\r');
 8000ea6:	200d      	movs	r0, #13
 8000ea8:	f7ff fff6 	bl	8000e98 <__io_putchar>
	}
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000eac:	1d39      	adds	r1, r7, #4
 8000eae:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4803      	ldr	r0, [pc, #12]	@ (8000ec4 <__io_putchar+0x2c>)
 8000eb6:	f004 f8e9 	bl	800508c <HAL_UART_Transmit>
	return 1;
 8000eba:	2301      	movs	r3, #1
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	200002dc 	.word	0x200002dc

08000ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ecc:	f000 fcdb 	bl	8001886 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed0:	f000 f820 	bl	8000f14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed4:	f000 f9b0 	bl	8001238 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ed8:	f000 f990 	bl	80011fc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000edc:	f000 f95e 	bl	800119c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000ee0:	f000 f86a 	bl	8000fb8 <MX_ADC1_Init>
  MX_COMP1_Init();
 8000ee4:	f000 f8fc 	bl	80010e0 <MX_COMP1_Init>
  MX_DAC1_Init();
 8000ee8:	f000 f926 	bl	8001138 <MX_DAC1_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_DAC_Start(&hadc1, DAC_CHANNEL_1);
 8000eec:	2100      	movs	r1, #0
 8000eee:	4807      	ldr	r0, [pc, #28]	@ (8000f0c <main+0x44>)
 8000ef0:	f002 f81d 	bl	8002f2e <HAL_DAC_Start>
  HAL_DAC_SetValue(&hadc1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3000);
 8000ef4:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2100      	movs	r1, #0
 8000efc:	4803      	ldr	r0, [pc, #12]	@ (8000f0c <main+0x44>)
 8000efe:	f002 f863 	bl	8002fc8 <HAL_DAC_SetValue>

  HAL_COMP_Start(&hcomp1);
 8000f02:	4803      	ldr	r0, [pc, #12]	@ (8000f10 <main+0x48>)
 8000f04:	f001 fe96 	bl	8002c34 <HAL_COMP_Start>

  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <main+0x40>
 8000f0c:	200001f0 	.word	0x200001f0
 8000f10:	2000029c 	.word	0x2000029c

08000f14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b096      	sub	sp, #88	@ 0x58
 8000f18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1a:	f107 0314 	add.w	r3, r7, #20
 8000f1e:	2244      	movs	r2, #68	@ 0x44
 8000f20:	2100      	movs	r1, #0
 8000f22:	4618      	mov	r0, r3
 8000f24:	f005 fedb 	bl	8006cde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f28:	463b      	mov	r3, r7
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
 8000f34:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f36:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000f3a:	f002 fd47 	bl	80039cc <HAL_PWREx_ControlVoltageScaling>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f44:	f000 f9c2 	bl	80012cc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f48:	2310      	movs	r3, #16
 8000f4a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f54:	2360      	movs	r3, #96	@ 0x60
 8000f56:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f60:	2301      	movs	r3, #1
 8000f62:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000f64:	2328      	movs	r3, #40	@ 0x28
 8000f66:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f68:	2307      	movs	r3, #7
 8000f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f70:	2302      	movs	r3, #2
 8000f72:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f002 fd7d 	bl	8003a78 <HAL_RCC_OscConfig>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000f84:	f000 f9a2 	bl	80012cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f88:	230f      	movs	r3, #15
 8000f8a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f90:	2300      	movs	r3, #0
 8000f92:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f94:	2300      	movs	r3, #0
 8000f96:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	2104      	movs	r1, #4
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f003 f945 	bl	8004230 <HAL_RCC_ClockConfig>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000fac:	f000 f98e 	bl	80012cc <Error_Handler>
  }
}
 8000fb0:	bf00      	nop
 8000fb2:	3758      	adds	r7, #88	@ 0x58
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	@ 0x28
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000fbe:	f107 031c 	add.w	r3, r7, #28
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
 8000fd8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fda:	4b3d      	ldr	r3, [pc, #244]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8000fdc:	4a3d      	ldr	r2, [pc, #244]	@ (80010d4 <MX_ADC1_Init+0x11c>)
 8000fde:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fe0:	4b3b      	ldr	r3, [pc, #236]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fe6:	4b3a      	ldr	r3, [pc, #232]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fec:	4b38      	ldr	r3, [pc, #224]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ff2:	4b37      	ldr	r3, [pc, #220]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ff8:	4b35      	ldr	r3, [pc, #212]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8000ffa:	2204      	movs	r2, #4
 8000ffc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ffe:	4b34      	ldr	r3, [pc, #208]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8001000:	2200      	movs	r2, #0
 8001002:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001004:	4b32      	ldr	r3, [pc, #200]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8001006:	2201      	movs	r2, #1
 8001008:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 800100a:	4b31      	ldr	r3, [pc, #196]	@ (80010d0 <MX_ADC1_Init+0x118>)
 800100c:	2202      	movs	r2, #2
 800100e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001010:	4b2f      	ldr	r3, [pc, #188]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8001012:	2200      	movs	r2, #0
 8001014:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001018:	4b2d      	ldr	r3, [pc, #180]	@ (80010d0 <MX_ADC1_Init+0x118>)
 800101a:	2200      	movs	r2, #0
 800101c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800101e:	4b2c      	ldr	r3, [pc, #176]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8001020:	2200      	movs	r2, #0
 8001022:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001024:	4b2a      	ldr	r3, [pc, #168]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8001026:	2201      	movs	r2, #1
 8001028:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800102c:	4b28      	ldr	r3, [pc, #160]	@ (80010d0 <MX_ADC1_Init+0x118>)
 800102e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001032:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8001034:	4b26      	ldr	r3, [pc, #152]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8001036:	2201      	movs	r2, #1
 8001038:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 800103c:	4b24      	ldr	r3, [pc, #144]	@ (80010d0 <MX_ADC1_Init+0x118>)
 800103e:	220c      	movs	r2, #12
 8001040:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8001042:	4b23      	ldr	r3, [pc, #140]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8001044:	2280      	movs	r2, #128	@ 0x80
 8001046:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001048:	4b21      	ldr	r3, [pc, #132]	@ (80010d0 <MX_ADC1_Init+0x118>)
 800104a:	2200      	movs	r2, #0
 800104c:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800104e:	4b20      	ldr	r3, [pc, #128]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8001050:	2201      	movs	r2, #1
 8001052:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001054:	481e      	ldr	r0, [pc, #120]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8001056:	f000 fe3b 	bl	8001cd0 <HAL_ADC_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001060:	f000 f934 	bl	80012cc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001064:	2300      	movs	r3, #0
 8001066:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001068:	f107 031c 	add.w	r3, r7, #28
 800106c:	4619      	mov	r1, r3
 800106e:	4818      	ldr	r0, [pc, #96]	@ (80010d0 <MX_ADC1_Init+0x118>)
 8001070:	f001 fb96 	bl	80027a0 <HAL_ADCEx_MultiModeConfigChannel>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800107a:	f000 f927 	bl	80012cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800107e:	4b16      	ldr	r3, [pc, #88]	@ (80010d8 <MX_ADC1_Init+0x120>)
 8001080:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001082:	2306      	movs	r3, #6
 8001084:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001086:	2307      	movs	r3, #7
 8001088:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800108a:	237f      	movs	r3, #127	@ 0x7f
 800108c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800108e:	2304      	movs	r3, #4
 8001090:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001096:	1d3b      	adds	r3, r7, #4
 8001098:	4619      	mov	r1, r3
 800109a:	480d      	ldr	r0, [pc, #52]	@ (80010d0 <MX_ADC1_Init+0x118>)
 800109c:	f000 ff68 	bl	8001f70 <HAL_ADC_ConfigChannel>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 80010a6:	f000 f911 	bl	80012cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010aa:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <MX_ADC1_Init+0x124>)
 80010ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010ae:	230c      	movs	r3, #12
 80010b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	4619      	mov	r1, r3
 80010b6:	4806      	ldr	r0, [pc, #24]	@ (80010d0 <MX_ADC1_Init+0x118>)
 80010b8:	f000 ff5a 	bl	8001f70 <HAL_ADC_ConfigChannel>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_ADC1_Init+0x10e>
  {
    Error_Handler();
 80010c2:	f000 f903 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010c6:	bf00      	nop
 80010c8:	3728      	adds	r7, #40	@ 0x28
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	200001f0 	.word	0x200001f0
 80010d4:	50040000 	.word	0x50040000
 80010d8:	04300002 	.word	0x04300002
 80010dc:	08600004 	.word	0x08600004

080010e0 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 80010e4:	4b12      	ldr	r3, [pc, #72]	@ (8001130 <MX_COMP1_Init+0x50>)
 80010e6:	4a13      	ldr	r2, [pc, #76]	@ (8001134 <MX_COMP1_Init+0x54>)
 80010e8:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_DAC1_CH1;
 80010ea:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <MX_COMP1_Init+0x50>)
 80010ec:	2240      	movs	r2, #64	@ 0x40
 80010ee:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO1;
 80010f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001130 <MX_COMP1_Init+0x50>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_INVERTED;
 80010f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001130 <MX_COMP1_Init+0x50>)
 80010f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80010fc:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80010fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001130 <MX_COMP1_Init+0x50>)
 8001100:	2200      	movs	r2, #0
 8001102:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001104:	4b0a      	ldr	r3, [pc, #40]	@ (8001130 <MX_COMP1_Init+0x50>)
 8001106:	2200      	movs	r2, #0
 8001108:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 800110a:	4b09      	ldr	r3, [pc, #36]	@ (8001130 <MX_COMP1_Init+0x50>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8001110:	4b07      	ldr	r3, [pc, #28]	@ (8001130 <MX_COMP1_Init+0x50>)
 8001112:	2200      	movs	r2, #0
 8001114:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001116:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <MX_COMP1_Init+0x50>)
 8001118:	2200      	movs	r2, #0
 800111a:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800111c:	4804      	ldr	r0, [pc, #16]	@ (8001130 <MX_COMP1_Init+0x50>)
 800111e:	f001 fc97 	bl	8002a50 <HAL_COMP_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_COMP1_Init+0x4c>
  {
    Error_Handler();
 8001128:	f000 f8d0 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}
 8001130:	2000029c 	.word	0x2000029c
 8001134:	40010200 	.word	0x40010200

08001138 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	@ 0x28
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	2224      	movs	r2, #36	@ 0x24
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f005 fdca 	bl	8006cde <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800114a:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <MX_DAC1_Init+0x5c>)
 800114c:	4a12      	ldr	r2, [pc, #72]	@ (8001198 <MX_DAC1_Init+0x60>)
 800114e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001150:	4810      	ldr	r0, [pc, #64]	@ (8001194 <MX_DAC1_Init+0x5c>)
 8001152:	f001 feca 	bl	8002eea <HAL_DAC_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800115c:	f000 f8b6 	bl	80012cc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001160:	2300      	movs	r3, #0
 8001162:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001164:	2300      	movs	r3, #0
 8001166:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001168:	2302      	movs	r3, #2
 800116a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 800116c:	2301      	movs	r3, #1
 800116e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001174:	1d3b      	adds	r3, r7, #4
 8001176:	2200      	movs	r2, #0
 8001178:	4619      	mov	r1, r3
 800117a:	4806      	ldr	r0, [pc, #24]	@ (8001194 <MX_DAC1_Init+0x5c>)
 800117c:	f001 ff49 	bl	8003012 <HAL_DAC_ConfigChannel>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001186:	f000 f8a1 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	3728      	adds	r7, #40	@ 0x28
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200002c8 	.word	0x200002c8
 8001198:	40007400 	.word	0x40007400

0800119c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011a0:	4b14      	ldr	r3, [pc, #80]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011a2:	4a15      	ldr	r2, [pc, #84]	@ (80011f8 <MX_USART2_UART_Init+0x5c>)
 80011a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011a6:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ae:	4b11      	ldr	r3, [pc, #68]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ba:	4b0e      	ldr	r3, [pc, #56]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011c0:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011c2:	220c      	movs	r2, #12
 80011c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011c6:	4b0b      	ldr	r3, [pc, #44]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011cc:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011d2:	4b08      	ldr	r3, [pc, #32]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011d8:	4b06      	ldr	r3, [pc, #24]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011da:	2200      	movs	r2, #0
 80011dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011de:	4805      	ldr	r0, [pc, #20]	@ (80011f4 <MX_USART2_UART_Init+0x58>)
 80011e0:	f003 ff06 	bl	8004ff0 <HAL_UART_Init>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011ea:	f000 f86f 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	200002dc 	.word	0x200002dc
 80011f8:	40004400 	.word	0x40004400

080011fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001202:	4b0c      	ldr	r3, [pc, #48]	@ (8001234 <MX_DMA_Init+0x38>)
 8001204:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001206:	4a0b      	ldr	r2, [pc, #44]	@ (8001234 <MX_DMA_Init+0x38>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	6493      	str	r3, [r2, #72]	@ 0x48
 800120e:	4b09      	ldr	r3, [pc, #36]	@ (8001234 <MX_DMA_Init+0x38>)
 8001210:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	200b      	movs	r0, #11
 8001220:	f001 fe2d 	bl	8002e7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001224:	200b      	movs	r0, #11
 8001226:	f001 fe46 	bl	8002eb6 <HAL_NVIC_EnableIRQ>

}
 800122a:	bf00      	nop
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40021000 	.word	0x40021000

08001238 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123e:	f107 030c 	add.w	r3, r7, #12
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800124e:	4b1e      	ldr	r3, [pc, #120]	@ (80012c8 <MX_GPIO_Init+0x90>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	4a1d      	ldr	r2, [pc, #116]	@ (80012c8 <MX_GPIO_Init+0x90>)
 8001254:	f043 0304 	orr.w	r3, r3, #4
 8001258:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125a:	4b1b      	ldr	r3, [pc, #108]	@ (80012c8 <MX_GPIO_Init+0x90>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125e:	f003 0304 	and.w	r3, r3, #4
 8001262:	60bb      	str	r3, [r7, #8]
 8001264:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <MX_GPIO_Init+0x90>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126a:	4a17      	ldr	r2, [pc, #92]	@ (80012c8 <MX_GPIO_Init+0x90>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <MX_GPIO_Init+0x90>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800127e:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <MX_GPIO_Init+0x90>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	4a11      	ldr	r2, [pc, #68]	@ (80012c8 <MX_GPIO_Init+0x90>)
 8001284:	f043 0302 	orr.w	r3, r3, #2
 8001288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128a:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <MX_GPIO_Init+0x90>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001296:	2200      	movs	r2, #0
 8001298:	2120      	movs	r1, #32
 800129a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800129e:	f002 fb6f 	bl	8003980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012a2:	2320      	movs	r3, #32
 80012a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 030c 	add.w	r3, r7, #12
 80012b6:	4619      	mov	r1, r3
 80012b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012bc:	f002 f9b6 	bl	800362c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012c0:	bf00      	nop
 80012c2:	3720      	adds	r7, #32
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40021000 	.word	0x40021000

080012cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d0:	b672      	cpsid	i
}
 80012d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012d4:	bf00      	nop
 80012d6:	e7fd      	b.n	80012d4 <Error_Handler+0x8>

080012d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012de:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <HAL_MspInit+0x44>)
 80012e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012e2:	4a0e      	ldr	r2, [pc, #56]	@ (800131c <HAL_MspInit+0x44>)
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80012ea:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <HAL_MspInit+0x44>)
 80012ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f6:	4b09      	ldr	r3, [pc, #36]	@ (800131c <HAL_MspInit+0x44>)
 80012f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012fa:	4a08      	ldr	r2, [pc, #32]	@ (800131c <HAL_MspInit+0x44>)
 80012fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001300:	6593      	str	r3, [r2, #88]	@ 0x58
 8001302:	4b06      	ldr	r3, [pc, #24]	@ (800131c <HAL_MspInit+0x44>)
 8001304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001306:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800130a:	603b      	str	r3, [r7, #0]
 800130c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	40021000 	.word	0x40021000

08001320 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b0ac      	sub	sp, #176	@ 0xb0
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001328:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	2288      	movs	r2, #136	@ 0x88
 800133e:	2100      	movs	r1, #0
 8001340:	4618      	mov	r0, r3
 8001342:	f005 fccc 	bl	8006cde <memset>
  if(hadc->Instance==ADC1)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a3c      	ldr	r2, [pc, #240]	@ (800143c <HAL_ADC_MspInit+0x11c>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d171      	bne.n	8001434 <HAL_ADC_MspInit+0x114>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001350:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001354:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001356:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800135a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800135e:	2301      	movs	r3, #1
 8001360:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001362:	2301      	movs	r3, #1
 8001364:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001366:	2310      	movs	r3, #16
 8001368:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800136a:	2307      	movs	r3, #7
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800136e:	2302      	movs	r3, #2
 8001370:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001372:	2302      	movs	r3, #2
 8001374:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001376:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800137a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4618      	mov	r0, r3
 8001382:	f003 f979 	bl	8004678 <HAL_RCCEx_PeriphCLKConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800138c:	f7ff ff9e 	bl	80012cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001390:	4b2b      	ldr	r3, [pc, #172]	@ (8001440 <HAL_ADC_MspInit+0x120>)
 8001392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001394:	4a2a      	ldr	r2, [pc, #168]	@ (8001440 <HAL_ADC_MspInit+0x120>)
 8001396:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800139a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800139c:	4b28      	ldr	r3, [pc, #160]	@ (8001440 <HAL_ADC_MspInit+0x120>)
 800139e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013a4:	613b      	str	r3, [r7, #16]
 80013a6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a8:	4b25      	ldr	r3, [pc, #148]	@ (8001440 <HAL_ADC_MspInit+0x120>)
 80013aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ac:	4a24      	ldr	r2, [pc, #144]	@ (8001440 <HAL_ADC_MspInit+0x120>)
 80013ae:	f043 0304 	orr.w	r3, r3, #4
 80013b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013b4:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <HAL_ADC_MspInit+0x120>)
 80013b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b8:	f003 0304 	and.w	r3, r3, #4
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013c0:	2303      	movs	r3, #3
 80013c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80013c6:	230b      	movs	r3, #11
 80013c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013d2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013d6:	4619      	mov	r1, r3
 80013d8:	481a      	ldr	r0, [pc, #104]	@ (8001444 <HAL_ADC_MspInit+0x124>)
 80013da:	f002 f927 	bl	800362c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80013de:	4b1a      	ldr	r3, [pc, #104]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 80013e0:	4a1a      	ldr	r2, [pc, #104]	@ (800144c <HAL_ADC_MspInit+0x12c>)
 80013e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80013e4:	4b18      	ldr	r3, [pc, #96]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ea:	4b17      	ldr	r3, [pc, #92]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80013f0:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80013f6:	4b14      	ldr	r3, [pc, #80]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 80013f8:	2280      	movs	r2, #128	@ 0x80
 80013fa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013fc:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 80013fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001402:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001404:	4b10      	ldr	r3, [pc, #64]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 8001406:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800140a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800140c:	4b0e      	ldr	r3, [pc, #56]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 800140e:	2220      	movs	r2, #32
 8001410:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001412:	4b0d      	ldr	r3, [pc, #52]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 8001414:	2200      	movs	r2, #0
 8001416:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001418:	480b      	ldr	r0, [pc, #44]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 800141a:	f001 ff21 	bl	8003260 <HAL_DMA_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 8001424:	f7ff ff52 	bl	80012cc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4a07      	ldr	r2, [pc, #28]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 800142c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800142e:	4a06      	ldr	r2, [pc, #24]	@ (8001448 <HAL_ADC_MspInit+0x128>)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001434:	bf00      	nop
 8001436:	37b0      	adds	r7, #176	@ 0xb0
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	50040000 	.word	0x50040000
 8001440:	40021000 	.word	0x40021000
 8001444:	48000800 	.word	0x48000800
 8001448:	20000254 	.word	0x20000254
 800144c:	40020008 	.word	0x40020008

08001450 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	@ 0x28
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a1d      	ldr	r2, [pc, #116]	@ (80014e4 <HAL_COMP_MspInit+0x94>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d133      	bne.n	80014da <HAL_COMP_MspInit+0x8a>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001472:	4b1d      	ldr	r3, [pc, #116]	@ (80014e8 <HAL_COMP_MspInit+0x98>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001476:	4a1c      	ldr	r2, [pc, #112]	@ (80014e8 <HAL_COMP_MspInit+0x98>)
 8001478:	f043 0304 	orr.w	r3, r3, #4
 800147c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800147e:	4b1a      	ldr	r3, [pc, #104]	@ (80014e8 <HAL_COMP_MspInit+0x98>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001482:	f003 0304 	and.w	r3, r3, #4
 8001486:	613b      	str	r3, [r7, #16]
 8001488:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148a:	4b17      	ldr	r3, [pc, #92]	@ (80014e8 <HAL_COMP_MspInit+0x98>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148e:	4a16      	ldr	r2, [pc, #88]	@ (80014e8 <HAL_COMP_MspInit+0x98>)
 8001490:	f043 0302 	orr.w	r3, r3, #2
 8001494:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001496:	4b14      	ldr	r3, [pc, #80]	@ (80014e8 <HAL_COMP_MspInit+0x98>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
    /**COMP1 GPIO Configuration
    PC5     ------> COMP1_INP
    PB0     ------> COMP1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80014a2:	2320      	movs	r3, #32
 80014a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014a6:	2303      	movs	r3, #3
 80014a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	4619      	mov	r1, r3
 80014b4:	480d      	ldr	r0, [pc, #52]	@ (80014ec <HAL_COMP_MspInit+0x9c>)
 80014b6:	f002 f8b9 	bl	800362c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014ba:	2301      	movs	r3, #1
 80014bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014be:	2302      	movs	r3, #2
 80014c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c6:	2300      	movs	r3, #0
 80014c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_COMP1;
 80014ca:	230c      	movs	r3, #12
 80014cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4619      	mov	r1, r3
 80014d4:	4806      	ldr	r0, [pc, #24]	@ (80014f0 <HAL_COMP_MspInit+0xa0>)
 80014d6:	f002 f8a9 	bl	800362c <HAL_GPIO_Init>

  /* USER CODE END COMP1_MspInit 1 */

  }

}
 80014da:	bf00      	nop
 80014dc:	3728      	adds	r7, #40	@ 0x28
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40010200 	.word	0x40010200
 80014e8:	40021000 	.word	0x40021000
 80014ec:	48000800 	.word	0x48000800
 80014f0:	48000400 	.word	0x48000400

080014f4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a0a      	ldr	r2, [pc, #40]	@ (800152c <HAL_DAC_MspInit+0x38>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d10b      	bne.n	800151e <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001506:	4b0a      	ldr	r3, [pc, #40]	@ (8001530 <HAL_DAC_MspInit+0x3c>)
 8001508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800150a:	4a09      	ldr	r2, [pc, #36]	@ (8001530 <HAL_DAC_MspInit+0x3c>)
 800150c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001510:	6593      	str	r3, [r2, #88]	@ 0x58
 8001512:	4b07      	ldr	r3, [pc, #28]	@ (8001530 <HAL_DAC_MspInit+0x3c>)
 8001514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001516:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 800151e:	bf00      	nop
 8001520:	3714      	adds	r7, #20
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	40007400 	.word	0x40007400
 8001530:	40021000 	.word	0x40021000

08001534 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b0ac      	sub	sp, #176	@ 0xb0
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	2288      	movs	r2, #136	@ 0x88
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f005 fbc2 	bl	8006cde <memset>
  if(huart->Instance==USART2)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a25      	ldr	r2, [pc, #148]	@ (80015f4 <HAL_UART_MspInit+0xc0>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d143      	bne.n	80015ec <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001564:	2302      	movs	r3, #2
 8001566:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001568:	2300      	movs	r3, #0
 800156a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4618      	mov	r0, r3
 8001572:	f003 f881 	bl	8004678 <HAL_RCCEx_PeriphCLKConfig>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800157c:	f7ff fea6 	bl	80012cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001580:	4b1d      	ldr	r3, [pc, #116]	@ (80015f8 <HAL_UART_MspInit+0xc4>)
 8001582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001584:	4a1c      	ldr	r2, [pc, #112]	@ (80015f8 <HAL_UART_MspInit+0xc4>)
 8001586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800158a:	6593      	str	r3, [r2, #88]	@ 0x58
 800158c:	4b1a      	ldr	r3, [pc, #104]	@ (80015f8 <HAL_UART_MspInit+0xc4>)
 800158e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001598:	4b17      	ldr	r3, [pc, #92]	@ (80015f8 <HAL_UART_MspInit+0xc4>)
 800159a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159c:	4a16      	ldr	r2, [pc, #88]	@ (80015f8 <HAL_UART_MspInit+0xc4>)
 800159e:	f043 0301 	orr.w	r3, r3, #1
 80015a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a4:	4b14      	ldr	r3, [pc, #80]	@ (80015f8 <HAL_UART_MspInit+0xc4>)
 80015a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015b0:	230c      	movs	r3, #12
 80015b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	2302      	movs	r3, #2
 80015b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c2:	2303      	movs	r3, #3
 80015c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015c8:	2307      	movs	r3, #7
 80015ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ce:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015d2:	4619      	mov	r1, r3
 80015d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015d8:	f002 f828 	bl	800362c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80015dc:	2200      	movs	r2, #0
 80015de:	2103      	movs	r1, #3
 80015e0:	2026      	movs	r0, #38	@ 0x26
 80015e2:	f001 fc4c 	bl	8002e7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015e6:	2026      	movs	r0, #38	@ 0x26
 80015e8:	f001 fc65 	bl	8002eb6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80015ec:	bf00      	nop
 80015ee:	37b0      	adds	r7, #176	@ 0xb0
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40004400 	.word	0x40004400
 80015f8:	40021000 	.word	0x40021000

080015fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <NMI_Handler+0x4>

08001604 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <HardFault_Handler+0x4>

0800160c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <MemManage_Handler+0x4>

08001614 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <BusFault_Handler+0x4>

0800161c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <UsageFault_Handler+0x4>

08001624 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001632:	b480      	push	{r7}
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001652:	f000 f96d 	bl	8001930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
	...

0800165c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001660:	4802      	ldr	r0, [pc, #8]	@ (800166c <DMA1_Channel1_IRQHandler+0x10>)
 8001662:	f001 ff34 	bl	80034ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000254 	.word	0x20000254

08001670 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001674:	4802      	ldr	r0, [pc, #8]	@ (8001680 <USART2_IRQHandler+0x10>)
 8001676:	f003 fd93 	bl	80051a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	200002dc 	.word	0x200002dc

08001684 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  return 1;
 8001688:	2301      	movs	r3, #1
}
 800168a:	4618      	mov	r0, r3
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <_kill>:

int _kill(int pid, int sig)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800169e:	f005 fb71 	bl	8006d84 <__errno>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2216      	movs	r2, #22
 80016a6:	601a      	str	r2, [r3, #0]
  return -1;
 80016a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <_exit>:

void _exit (int status)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80016bc:	f04f 31ff 	mov.w	r1, #4294967295
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff ffe7 	bl	8001694 <_kill>
  while (1) {}    /* Make sure we hang here */
 80016c6:	bf00      	nop
 80016c8:	e7fd      	b.n	80016c6 <_exit+0x12>

080016ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b086      	sub	sp, #24
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	60f8      	str	r0, [r7, #12]
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d6:	2300      	movs	r3, #0
 80016d8:	617b      	str	r3, [r7, #20]
 80016da:	e00a      	b.n	80016f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016dc:	f3af 8000 	nop.w
 80016e0:	4601      	mov	r1, r0
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	1c5a      	adds	r2, r3, #1
 80016e6:	60ba      	str	r2, [r7, #8]
 80016e8:	b2ca      	uxtb	r2, r1
 80016ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	3301      	adds	r3, #1
 80016f0:	617b      	str	r3, [r7, #20]
 80016f2:	697a      	ldr	r2, [r7, #20]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	dbf0      	blt.n	80016dc <_read+0x12>
  }

  return len;
 80016fa:	687b      	ldr	r3, [r7, #4]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3718      	adds	r7, #24
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001710:	2300      	movs	r3, #0
 8001712:	617b      	str	r3, [r7, #20]
 8001714:	e009      	b.n	800172a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	1c5a      	adds	r2, r3, #1
 800171a:	60ba      	str	r2, [r7, #8]
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fbba 	bl	8000e98 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	3301      	adds	r3, #1
 8001728:	617b      	str	r3, [r7, #20]
 800172a:	697a      	ldr	r2, [r7, #20]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	429a      	cmp	r2, r3
 8001730:	dbf1      	blt.n	8001716 <_write+0x12>
  }
  return len;
 8001732:	687b      	ldr	r3, [r7, #4]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <_close>:

int _close(int file)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001744:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001748:	4618      	mov	r0, r3
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001764:	605a      	str	r2, [r3, #4]
  return 0;
 8001766:	2300      	movs	r3, #0
}
 8001768:	4618      	mov	r0, r3
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <_isatty>:

int _isatty(int file)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800177c:	2301      	movs	r3, #1
}
 800177e:	4618      	mov	r0, r3
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800178a:	b480      	push	{r7}
 800178c:	b085      	sub	sp, #20
 800178e:	af00      	add	r7, sp, #0
 8001790:	60f8      	str	r0, [r7, #12]
 8001792:	60b9      	str	r1, [r7, #8]
 8001794:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001796:	2300      	movs	r3, #0
}
 8001798:	4618      	mov	r0, r3
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017ac:	4a14      	ldr	r2, [pc, #80]	@ (8001800 <_sbrk+0x5c>)
 80017ae:	4b15      	ldr	r3, [pc, #84]	@ (8001804 <_sbrk+0x60>)
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017b8:	4b13      	ldr	r3, [pc, #76]	@ (8001808 <_sbrk+0x64>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d102      	bne.n	80017c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017c0:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <_sbrk+0x64>)
 80017c2:	4a12      	ldr	r2, [pc, #72]	@ (800180c <_sbrk+0x68>)
 80017c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017c6:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <_sbrk+0x64>)
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4413      	add	r3, r2
 80017ce:	693a      	ldr	r2, [r7, #16]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d207      	bcs.n	80017e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017d4:	f005 fad6 	bl	8006d84 <__errno>
 80017d8:	4603      	mov	r3, r0
 80017da:	220c      	movs	r2, #12
 80017dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017de:	f04f 33ff 	mov.w	r3, #4294967295
 80017e2:	e009      	b.n	80017f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017e4:	4b08      	ldr	r3, [pc, #32]	@ (8001808 <_sbrk+0x64>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ea:	4b07      	ldr	r3, [pc, #28]	@ (8001808 <_sbrk+0x64>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4413      	add	r3, r2
 80017f2:	4a05      	ldr	r2, [pc, #20]	@ (8001808 <_sbrk+0x64>)
 80017f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017f6:	68fb      	ldr	r3, [r7, #12]
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3718      	adds	r7, #24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	20018000 	.word	0x20018000
 8001804:	00000400 	.word	0x00000400
 8001808:	20000364 	.word	0x20000364
 800180c:	200004b8 	.word	0x200004b8

08001810 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001814:	4b06      	ldr	r3, [pc, #24]	@ (8001830 <SystemInit+0x20>)
 8001816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800181a:	4a05      	ldr	r2, [pc, #20]	@ (8001830 <SystemInit+0x20>)
 800181c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001820:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	e000ed00 	.word	0xe000ed00

08001834 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001834:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800186c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001838:	f7ff ffea 	bl	8001810 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800183c:	480c      	ldr	r0, [pc, #48]	@ (8001870 <LoopForever+0x6>)
  ldr r1, =_edata
 800183e:	490d      	ldr	r1, [pc, #52]	@ (8001874 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001840:	4a0d      	ldr	r2, [pc, #52]	@ (8001878 <LoopForever+0xe>)
  movs r3, #0
 8001842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001844:	e002      	b.n	800184c <LoopCopyDataInit>

08001846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184a:	3304      	adds	r3, #4

0800184c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800184c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800184e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001850:	d3f9      	bcc.n	8001846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001852:	4a0a      	ldr	r2, [pc, #40]	@ (800187c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001854:	4c0a      	ldr	r4, [pc, #40]	@ (8001880 <LoopForever+0x16>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001858:	e001      	b.n	800185e <LoopFillZerobss>

0800185a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800185c:	3204      	adds	r2, #4

0800185e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800185e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001860:	d3fb      	bcc.n	800185a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001862:	f005 fa95 	bl	8006d90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001866:	f7ff fb2f 	bl	8000ec8 <main>

0800186a <LoopForever>:

LoopForever:
    b LoopForever
 800186a:	e7fe      	b.n	800186a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800186c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001870:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001874:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001878:	08008f00 	.word	0x08008f00
  ldr r2, =_sbss
 800187c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001880:	200004b8 	.word	0x200004b8

08001884 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001884:	e7fe      	b.n	8001884 <ADC1_2_IRQHandler>

08001886 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b082      	sub	sp, #8
 800188a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800188c:	2300      	movs	r3, #0
 800188e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001890:	2003      	movs	r0, #3
 8001892:	f001 fae9 	bl	8002e68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001896:	200f      	movs	r0, #15
 8001898:	f000 f80e 	bl	80018b8 <HAL_InitTick>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d002      	beq.n	80018a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	71fb      	strb	r3, [r7, #7]
 80018a6:	e001      	b.n	80018ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018a8:	f7ff fd16 	bl	80012d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018ac:	79fb      	ldrb	r3, [r7, #7]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018c0:	2300      	movs	r3, #0
 80018c2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80018c4:	4b17      	ldr	r3, [pc, #92]	@ (8001924 <HAL_InitTick+0x6c>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d023      	beq.n	8001914 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018cc:	4b16      	ldr	r3, [pc, #88]	@ (8001928 <HAL_InitTick+0x70>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	4b14      	ldr	r3, [pc, #80]	@ (8001924 <HAL_InitTick+0x6c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	4619      	mov	r1, r3
 80018d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018da:	fbb3 f3f1 	udiv	r3, r3, r1
 80018de:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e2:	4618      	mov	r0, r3
 80018e4:	f001 faf5 	bl	8002ed2 <HAL_SYSTICK_Config>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d10f      	bne.n	800190e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2b0f      	cmp	r3, #15
 80018f2:	d809      	bhi.n	8001908 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018f4:	2200      	movs	r2, #0
 80018f6:	6879      	ldr	r1, [r7, #4]
 80018f8:	f04f 30ff 	mov.w	r0, #4294967295
 80018fc:	f001 fabf 	bl	8002e7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001900:	4a0a      	ldr	r2, [pc, #40]	@ (800192c <HAL_InitTick+0x74>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e007      	b.n	8001918 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	73fb      	strb	r3, [r7, #15]
 800190c:	e004      	b.n	8001918 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	73fb      	strb	r3, [r7, #15]
 8001912:	e001      	b.n	8001918 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001918:	7bfb      	ldrb	r3, [r7, #15]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20000008 	.word	0x20000008
 8001928:	20000000 	.word	0x20000000
 800192c:	20000004 	.word	0x20000004

08001930 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001934:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <HAL_IncTick+0x20>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	461a      	mov	r2, r3
 800193a:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <HAL_IncTick+0x24>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4413      	add	r3, r2
 8001940:	4a04      	ldr	r2, [pc, #16]	@ (8001954 <HAL_IncTick+0x24>)
 8001942:	6013      	str	r3, [r2, #0]
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20000008 	.word	0x20000008
 8001954:	20000368 	.word	0x20000368

08001958 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  return uwTick;
 800195c:	4b03      	ldr	r3, [pc, #12]	@ (800196c <HAL_GetTick+0x14>)
 800195e:	681b      	ldr	r3, [r3, #0]
}
 8001960:	4618      	mov	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	20000368 	.word	0x20000368

08001970 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001978:	f7ff ffee 	bl	8001958 <HAL_GetTick>
 800197c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001988:	d005      	beq.n	8001996 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800198a:	4b0a      	ldr	r3, [pc, #40]	@ (80019b4 <HAL_Delay+0x44>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	461a      	mov	r2, r3
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	4413      	add	r3, r2
 8001994:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001996:	bf00      	nop
 8001998:	f7ff ffde 	bl	8001958 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d8f7      	bhi.n	8001998 <HAL_Delay+0x28>
  {
  }
}
 80019a8:	bf00      	nop
 80019aa:	bf00      	nop
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20000008 	.word	0x20000008

080019b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	431a      	orrs	r2, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	609a      	str	r2, [r3, #8]
}
 80019d2:	bf00      	nop
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80019de:	b480      	push	{r7}
 80019e0:	b083      	sub	sp, #12
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
 80019e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	431a      	orrs	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	609a      	str	r2, [r3, #8]
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b087      	sub	sp, #28
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
 8001a2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	3360      	adds	r3, #96	@ 0x60
 8001a32:	461a      	mov	r2, r3
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	4413      	add	r3, r2
 8001a3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <LL_ADC_SetOffset+0x44>)
 8001a42:	4013      	ands	r3, r2
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001a4a:	683a      	ldr	r2, [r7, #0]
 8001a4c:	430a      	orrs	r2, r1
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001a58:	bf00      	nop
 8001a5a:	371c      	adds	r7, #28
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	03fff000 	.word	0x03fff000

08001a68 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3360      	adds	r3, #96	@ 0x60
 8001a76:	461a      	mov	r2, r3
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	4413      	add	r3, r2
 8001a7e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3714      	adds	r7, #20
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b087      	sub	sp, #28
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	3360      	adds	r3, #96	@ 0x60
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	4413      	add	r3, r2
 8001aac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	431a      	orrs	r2, r3
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001abe:	bf00      	nop
 8001ac0:	371c      	adds	r7, #28
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b087      	sub	sp, #28
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	60f8      	str	r0, [r7, #12]
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	3330      	adds	r3, #48	@ 0x30
 8001ada:	461a      	mov	r2, r3
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	0a1b      	lsrs	r3, r3, #8
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	f003 030c 	and.w	r3, r3, #12
 8001ae6:	4413      	add	r3, r2
 8001ae8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	f003 031f 	and.w	r3, r3, #31
 8001af4:	211f      	movs	r1, #31
 8001af6:	fa01 f303 	lsl.w	r3, r1, r3
 8001afa:	43db      	mvns	r3, r3
 8001afc:	401a      	ands	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	0e9b      	lsrs	r3, r3, #26
 8001b02:	f003 011f 	and.w	r1, r3, #31
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	f003 031f 	and.w	r3, r3, #31
 8001b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b10:	431a      	orrs	r2, r3
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b16:	bf00      	nop
 8001b18:	371c      	adds	r7, #28
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b087      	sub	sp, #28
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	60f8      	str	r0, [r7, #12]
 8001b2a:	60b9      	str	r1, [r7, #8]
 8001b2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	3314      	adds	r3, #20
 8001b32:	461a      	mov	r2, r3
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	0e5b      	lsrs	r3, r3, #25
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	f003 0304 	and.w	r3, r3, #4
 8001b3e:	4413      	add	r3, r2
 8001b40:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	0d1b      	lsrs	r3, r3, #20
 8001b4a:	f003 031f 	and.w	r3, r3, #31
 8001b4e:	2107      	movs	r1, #7
 8001b50:	fa01 f303 	lsl.w	r3, r1, r3
 8001b54:	43db      	mvns	r3, r3
 8001b56:	401a      	ands	r2, r3
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	0d1b      	lsrs	r3, r3, #20
 8001b5c:	f003 031f 	and.w	r3, r3, #31
 8001b60:	6879      	ldr	r1, [r7, #4]
 8001b62:	fa01 f303 	lsl.w	r3, r1, r3
 8001b66:	431a      	orrs	r2, r3
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001b6c:	bf00      	nop
 8001b6e:	371c      	adds	r7, #28
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b90:	43db      	mvns	r3, r3
 8001b92:	401a      	ands	r2, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f003 0318 	and.w	r3, r3, #24
 8001b9a:	4908      	ldr	r1, [pc, #32]	@ (8001bbc <LL_ADC_SetChannelSingleDiff+0x44>)
 8001b9c:	40d9      	lsrs	r1, r3
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	400b      	ands	r3, r1
 8001ba2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ba6:	431a      	orrs	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001bae:	bf00      	nop
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	0007ffff 	.word	0x0007ffff

08001bc0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001bd0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	6093      	str	r3, [r2, #8]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001bf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001bf8:	d101      	bne.n	8001bfe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e000      	b.n	8001c00 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001c1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c20:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001c48:	d101      	bne.n	8001c4e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e000      	b.n	8001c50 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d101      	bne.n	8001c74 <LL_ADC_IsEnabled+0x18>
 8001c70:	2301      	movs	r3, #1
 8001c72:	e000      	b.n	8001c76 <LL_ADC_IsEnabled+0x1a>
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b083      	sub	sp, #12
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f003 0304 	and.w	r3, r3, #4
 8001c92:	2b04      	cmp	r3, #4
 8001c94:	d101      	bne.n	8001c9a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	2b08      	cmp	r3, #8
 8001cba:	d101      	bne.n	8001cc0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e000      	b.n	8001cc2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
	...

08001cd0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cd0:	b590      	push	{r4, r7, lr}
 8001cd2:	b089      	sub	sp, #36	@ 0x24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e130      	b.n	8001f4c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d109      	bne.n	8001d0c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7ff fb11 	bl	8001320 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff ff67 	bl	8001be4 <LL_ADC_IsDeepPowerDownEnabled>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d004      	beq.n	8001d26 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff ff4d 	bl	8001bc0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff ff82 	bl	8001c34 <LL_ADC_IsInternalRegulatorEnabled>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d115      	bne.n	8001d62 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff ff66 	bl	8001c0c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d40:	4b84      	ldr	r3, [pc, #528]	@ (8001f54 <HAL_ADC_Init+0x284>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	099b      	lsrs	r3, r3, #6
 8001d46:	4a84      	ldr	r2, [pc, #528]	@ (8001f58 <HAL_ADC_Init+0x288>)
 8001d48:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4c:	099b      	lsrs	r3, r3, #6
 8001d4e:	3301      	adds	r3, #1
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d54:	e002      	b.n	8001d5c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3b01      	subs	r3, #1
 8001d5a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1f9      	bne.n	8001d56 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff ff64 	bl	8001c34 <LL_ADC_IsInternalRegulatorEnabled>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10d      	bne.n	8001d8e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d76:	f043 0210 	orr.w	r2, r3, #16
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d82:	f043 0201 	orr.w	r2, r3, #1
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff ff75 	bl	8001c82 <LL_ADC_REG_IsConversionOngoing>
 8001d98:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d9e:	f003 0310 	and.w	r3, r3, #16
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f040 80c9 	bne.w	8001f3a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f040 80c5 	bne.w	8001f3a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001db4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001db8:	f043 0202 	orr.w	r2, r3, #2
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ff49 	bl	8001c5c <LL_ADC_IsEnabled>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d115      	bne.n	8001dfc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001dd0:	4862      	ldr	r0, [pc, #392]	@ (8001f5c <HAL_ADC_Init+0x28c>)
 8001dd2:	f7ff ff43 	bl	8001c5c <LL_ADC_IsEnabled>
 8001dd6:	4604      	mov	r4, r0
 8001dd8:	4861      	ldr	r0, [pc, #388]	@ (8001f60 <HAL_ADC_Init+0x290>)
 8001dda:	f7ff ff3f 	bl	8001c5c <LL_ADC_IsEnabled>
 8001dde:	4603      	mov	r3, r0
 8001de0:	431c      	orrs	r4, r3
 8001de2:	4860      	ldr	r0, [pc, #384]	@ (8001f64 <HAL_ADC_Init+0x294>)
 8001de4:	f7ff ff3a 	bl	8001c5c <LL_ADC_IsEnabled>
 8001de8:	4603      	mov	r3, r0
 8001dea:	4323      	orrs	r3, r4
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d105      	bne.n	8001dfc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	4619      	mov	r1, r3
 8001df6:	485c      	ldr	r0, [pc, #368]	@ (8001f68 <HAL_ADC_Init+0x298>)
 8001df8:	f7ff fdde 	bl	80019b8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	7e5b      	ldrb	r3, [r3, #25]
 8001e00:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e06:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001e0c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001e12:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e1a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d106      	bne.n	8001e38 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	045b      	lsls	r3, r3, #17
 8001e32:	69ba      	ldr	r2, [r7, #24]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d009      	beq.n	8001e54 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e44:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e4c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68da      	ldr	r2, [r3, #12]
 8001e5a:	4b44      	ldr	r3, [pc, #272]	@ (8001f6c <HAL_ADC_Init+0x29c>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	6812      	ldr	r2, [r2, #0]
 8001e62:	69b9      	ldr	r1, [r7, #24]
 8001e64:	430b      	orrs	r3, r1
 8001e66:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff ff1b 	bl	8001ca8 <LL_ADC_INJ_IsConversionOngoing>
 8001e72:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d13d      	bne.n	8001ef6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d13a      	bne.n	8001ef6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e84:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e8c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e9c:	f023 0302 	bic.w	r3, r3, #2
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	6812      	ldr	r2, [r2, #0]
 8001ea4:	69b9      	ldr	r1, [r7, #24]
 8001ea6:	430b      	orrs	r3, r1
 8001ea8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d118      	bne.n	8001ee6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	691b      	ldr	r3, [r3, #16]
 8001eba:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001ebe:	f023 0304 	bic.w	r3, r3, #4
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001eca:	4311      	orrs	r1, r2
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001ed0:	4311      	orrs	r1, r2
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	431a      	orrs	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f042 0201 	orr.w	r2, r2, #1
 8001ee2:	611a      	str	r2, [r3, #16]
 8001ee4:	e007      	b.n	8001ef6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	691a      	ldr	r2, [r3, #16]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f022 0201 	bic.w	r2, r2, #1
 8001ef4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d10c      	bne.n	8001f18 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f04:	f023 010f 	bic.w	r1, r3, #15
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	69db      	ldr	r3, [r3, #28]
 8001f0c:	1e5a      	subs	r2, r3, #1
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	430a      	orrs	r2, r1
 8001f14:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f16:	e007      	b.n	8001f28 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 020f 	bic.w	r2, r2, #15
 8001f26:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f2c:	f023 0303 	bic.w	r3, r3, #3
 8001f30:	f043 0201 	orr.w	r2, r3, #1
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f38:	e007      	b.n	8001f4a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f3e:	f043 0210 	orr.w	r2, r3, #16
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3724      	adds	r7, #36	@ 0x24
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd90      	pop	{r4, r7, pc}
 8001f54:	20000000 	.word	0x20000000
 8001f58:	053e2d63 	.word	0x053e2d63
 8001f5c:	50040000 	.word	0x50040000
 8001f60:	50040100 	.word	0x50040100
 8001f64:	50040200 	.word	0x50040200
 8001f68:	50040300 	.word	0x50040300
 8001f6c:	fff0c007 	.word	0xfff0c007

08001f70 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b0b6      	sub	sp, #216	@ 0xd8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d101      	bne.n	8001f92 <HAL_ADC_ConfigChannel+0x22>
 8001f8e:	2302      	movs	r3, #2
 8001f90:	e3c9      	b.n	8002726 <HAL_ADC_ConfigChannel+0x7b6>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2201      	movs	r2, #1
 8001f96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff fe6f 	bl	8001c82 <LL_ADC_REG_IsConversionOngoing>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	f040 83aa 	bne.w	8002700 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	2b05      	cmp	r3, #5
 8001fba:	d824      	bhi.n	8002006 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	3b02      	subs	r3, #2
 8001fc2:	2b03      	cmp	r3, #3
 8001fc4:	d81b      	bhi.n	8001ffe <HAL_ADC_ConfigChannel+0x8e>
 8001fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8001fcc <HAL_ADC_ConfigChannel+0x5c>)
 8001fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fcc:	08001fdd 	.word	0x08001fdd
 8001fd0:	08001fe5 	.word	0x08001fe5
 8001fd4:	08001fed 	.word	0x08001fed
 8001fd8:	08001ff5 	.word	0x08001ff5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001fdc:	230c      	movs	r3, #12
 8001fde:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001fe2:	e010      	b.n	8002006 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001fe4:	2312      	movs	r3, #18
 8001fe6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001fea:	e00c      	b.n	8002006 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001fec:	2318      	movs	r3, #24
 8001fee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001ff2:	e008      	b.n	8002006 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001ff4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ff8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001ffc:	e003      	b.n	8002006 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001ffe:	2306      	movs	r3, #6
 8002000:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002004:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6818      	ldr	r0, [r3, #0]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	461a      	mov	r2, r3
 8002010:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002014:	f7ff fd59 	bl	8001aca <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff fe30 	bl	8001c82 <LL_ADC_REG_IsConversionOngoing>
 8002022:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4618      	mov	r0, r3
 800202c:	f7ff fe3c 	bl	8001ca8 <LL_ADC_INJ_IsConversionOngoing>
 8002030:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002034:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002038:	2b00      	cmp	r3, #0
 800203a:	f040 81a4 	bne.w	8002386 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800203e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002042:	2b00      	cmp	r3, #0
 8002044:	f040 819f 	bne.w	8002386 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6818      	ldr	r0, [r3, #0]
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	6819      	ldr	r1, [r3, #0]
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	461a      	mov	r2, r3
 8002056:	f7ff fd64 	bl	8001b22 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	695a      	ldr	r2, [r3, #20]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	08db      	lsrs	r3, r3, #3
 8002066:	f003 0303 	and.w	r3, r3, #3
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	2b04      	cmp	r3, #4
 800207a:	d00a      	beq.n	8002092 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6818      	ldr	r0, [r3, #0]
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	6919      	ldr	r1, [r3, #16]
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800208c:	f7ff fcc8 	bl	8001a20 <LL_ADC_SetOffset>
 8002090:	e179      	b.n	8002386 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2100      	movs	r1, #0
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff fce5 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 800209e:	4603      	mov	r3, r0
 80020a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d10a      	bne.n	80020be <HAL_ADC_ConfigChannel+0x14e>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2100      	movs	r1, #0
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff fcda 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 80020b4:	4603      	mov	r3, r0
 80020b6:	0e9b      	lsrs	r3, r3, #26
 80020b8:	f003 021f 	and.w	r2, r3, #31
 80020bc:	e01e      	b.n	80020fc <HAL_ADC_ConfigChannel+0x18c>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2100      	movs	r1, #0
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff fccf 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 80020ca:	4603      	mov	r3, r0
 80020cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80020d4:	fa93 f3a3 	rbit	r3, r3
 80020d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80020dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80020e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80020e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80020ec:	2320      	movs	r3, #32
 80020ee:	e004      	b.n	80020fa <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80020f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002104:	2b00      	cmp	r3, #0
 8002106:	d105      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x1a4>
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	0e9b      	lsrs	r3, r3, #26
 800210e:	f003 031f 	and.w	r3, r3, #31
 8002112:	e018      	b.n	8002146 <HAL_ADC_ConfigChannel+0x1d6>
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002120:	fa93 f3a3 	rbit	r3, r3
 8002124:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002128:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800212c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002130:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d101      	bne.n	800213c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002138:	2320      	movs	r3, #32
 800213a:	e004      	b.n	8002146 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800213c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002140:	fab3 f383 	clz	r3, r3
 8002144:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002146:	429a      	cmp	r2, r3
 8002148:	d106      	bne.n	8002158 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff fc9e 	bl	8001a94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2101      	movs	r1, #1
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff fc82 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 8002164:	4603      	mov	r3, r0
 8002166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800216a:	2b00      	cmp	r3, #0
 800216c:	d10a      	bne.n	8002184 <HAL_ADC_ConfigChannel+0x214>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2101      	movs	r1, #1
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff fc77 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 800217a:	4603      	mov	r3, r0
 800217c:	0e9b      	lsrs	r3, r3, #26
 800217e:	f003 021f 	and.w	r2, r3, #31
 8002182:	e01e      	b.n	80021c2 <HAL_ADC_ConfigChannel+0x252>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2101      	movs	r1, #1
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff fc6c 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 8002190:	4603      	mov	r3, r0
 8002192:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002196:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800219a:	fa93 f3a3 	rbit	r3, r3
 800219e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80021a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80021a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80021aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80021b2:	2320      	movs	r3, #32
 80021b4:	e004      	b.n	80021c0 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80021b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021ba:	fab3 f383 	clz	r3, r3
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d105      	bne.n	80021da <HAL_ADC_ConfigChannel+0x26a>
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	0e9b      	lsrs	r3, r3, #26
 80021d4:	f003 031f 	and.w	r3, r3, #31
 80021d8:	e018      	b.n	800220c <HAL_ADC_ConfigChannel+0x29c>
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80021e6:	fa93 f3a3 	rbit	r3, r3
 80021ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80021ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80021f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80021fe:	2320      	movs	r3, #32
 8002200:	e004      	b.n	800220c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002202:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002206:	fab3 f383 	clz	r3, r3
 800220a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800220c:	429a      	cmp	r2, r3
 800220e:	d106      	bne.n	800221e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2200      	movs	r2, #0
 8002216:	2101      	movs	r1, #1
 8002218:	4618      	mov	r0, r3
 800221a:	f7ff fc3b 	bl	8001a94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2102      	movs	r1, #2
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff fc1f 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 800222a:	4603      	mov	r3, r0
 800222c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002230:	2b00      	cmp	r3, #0
 8002232:	d10a      	bne.n	800224a <HAL_ADC_ConfigChannel+0x2da>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2102      	movs	r1, #2
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff fc14 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 8002240:	4603      	mov	r3, r0
 8002242:	0e9b      	lsrs	r3, r3, #26
 8002244:	f003 021f 	and.w	r2, r3, #31
 8002248:	e01e      	b.n	8002288 <HAL_ADC_ConfigChannel+0x318>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2102      	movs	r1, #2
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff fc09 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 8002256:	4603      	mov	r3, r0
 8002258:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002260:	fa93 f3a3 	rbit	r3, r3
 8002264:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002268:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800226c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002270:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002274:	2b00      	cmp	r3, #0
 8002276:	d101      	bne.n	800227c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002278:	2320      	movs	r3, #32
 800227a:	e004      	b.n	8002286 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800227c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002280:	fab3 f383 	clz	r3, r3
 8002284:	b2db      	uxtb	r3, r3
 8002286:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002290:	2b00      	cmp	r3, #0
 8002292:	d105      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x330>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	0e9b      	lsrs	r3, r3, #26
 800229a:	f003 031f 	and.w	r3, r3, #31
 800229e:	e014      	b.n	80022ca <HAL_ADC_ConfigChannel+0x35a>
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80022a8:	fa93 f3a3 	rbit	r3, r3
 80022ac:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80022ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80022b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80022bc:	2320      	movs	r3, #32
 80022be:	e004      	b.n	80022ca <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80022c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022c4:	fab3 f383 	clz	r3, r3
 80022c8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d106      	bne.n	80022dc <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2200      	movs	r2, #0
 80022d4:	2102      	movs	r1, #2
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7ff fbdc 	bl	8001a94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2103      	movs	r1, #3
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff fbc0 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 80022e8:	4603      	mov	r3, r0
 80022ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10a      	bne.n	8002308 <HAL_ADC_ConfigChannel+0x398>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2103      	movs	r1, #3
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff fbb5 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 80022fe:	4603      	mov	r3, r0
 8002300:	0e9b      	lsrs	r3, r3, #26
 8002302:	f003 021f 	and.w	r2, r3, #31
 8002306:	e017      	b.n	8002338 <HAL_ADC_ConfigChannel+0x3c8>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2103      	movs	r1, #3
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff fbaa 	bl	8001a68 <LL_ADC_GetOffsetChannel>
 8002314:	4603      	mov	r3, r0
 8002316:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002318:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800231a:	fa93 f3a3 	rbit	r3, r3
 800231e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002320:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002322:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002324:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800232a:	2320      	movs	r3, #32
 800232c:	e003      	b.n	8002336 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800232e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002330:	fab3 f383 	clz	r3, r3
 8002334:	b2db      	uxtb	r3, r3
 8002336:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002340:	2b00      	cmp	r3, #0
 8002342:	d105      	bne.n	8002350 <HAL_ADC_ConfigChannel+0x3e0>
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	0e9b      	lsrs	r3, r3, #26
 800234a:	f003 031f 	and.w	r3, r3, #31
 800234e:	e011      	b.n	8002374 <HAL_ADC_ConfigChannel+0x404>
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002356:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002358:	fa93 f3a3 	rbit	r3, r3
 800235c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800235e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002360:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002362:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002364:	2b00      	cmp	r3, #0
 8002366:	d101      	bne.n	800236c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002368:	2320      	movs	r3, #32
 800236a:	e003      	b.n	8002374 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800236c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800236e:	fab3 f383 	clz	r3, r3
 8002372:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002374:	429a      	cmp	r2, r3
 8002376:	d106      	bne.n	8002386 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2200      	movs	r2, #0
 800237e:	2103      	movs	r1, #3
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff fb87 	bl	8001a94 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff fc66 	bl	8001c5c <LL_ADC_IsEnabled>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	f040 8140 	bne.w	8002618 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6818      	ldr	r0, [r3, #0]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	6819      	ldr	r1, [r3, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	461a      	mov	r2, r3
 80023a6:	f7ff fbe7 	bl	8001b78 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	4a8f      	ldr	r2, [pc, #572]	@ (80025ec <HAL_ADC_ConfigChannel+0x67c>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	f040 8131 	bne.w	8002618 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10b      	bne.n	80023de <HAL_ADC_ConfigChannel+0x46e>
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	0e9b      	lsrs	r3, r3, #26
 80023cc:	3301      	adds	r3, #1
 80023ce:	f003 031f 	and.w	r3, r3, #31
 80023d2:	2b09      	cmp	r3, #9
 80023d4:	bf94      	ite	ls
 80023d6:	2301      	movls	r3, #1
 80023d8:	2300      	movhi	r3, #0
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	e019      	b.n	8002412 <HAL_ADC_ConfigChannel+0x4a2>
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023e6:	fa93 f3a3 	rbit	r3, r3
 80023ea:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80023ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80023f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80023f6:	2320      	movs	r3, #32
 80023f8:	e003      	b.n	8002402 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80023fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023fc:	fab3 f383 	clz	r3, r3
 8002400:	b2db      	uxtb	r3, r3
 8002402:	3301      	adds	r3, #1
 8002404:	f003 031f 	and.w	r3, r3, #31
 8002408:	2b09      	cmp	r3, #9
 800240a:	bf94      	ite	ls
 800240c:	2301      	movls	r3, #1
 800240e:	2300      	movhi	r3, #0
 8002410:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002412:	2b00      	cmp	r3, #0
 8002414:	d079      	beq.n	800250a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800241e:	2b00      	cmp	r3, #0
 8002420:	d107      	bne.n	8002432 <HAL_ADC_ConfigChannel+0x4c2>
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	0e9b      	lsrs	r3, r3, #26
 8002428:	3301      	adds	r3, #1
 800242a:	069b      	lsls	r3, r3, #26
 800242c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002430:	e015      	b.n	800245e <HAL_ADC_ConfigChannel+0x4ee>
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002438:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800243a:	fa93 f3a3 	rbit	r3, r3
 800243e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002440:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002442:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002444:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800244a:	2320      	movs	r3, #32
 800244c:	e003      	b.n	8002456 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800244e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002450:	fab3 f383 	clz	r3, r3
 8002454:	b2db      	uxtb	r3, r3
 8002456:	3301      	adds	r3, #1
 8002458:	069b      	lsls	r3, r3, #26
 800245a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002466:	2b00      	cmp	r3, #0
 8002468:	d109      	bne.n	800247e <HAL_ADC_ConfigChannel+0x50e>
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	0e9b      	lsrs	r3, r3, #26
 8002470:	3301      	adds	r3, #1
 8002472:	f003 031f 	and.w	r3, r3, #31
 8002476:	2101      	movs	r1, #1
 8002478:	fa01 f303 	lsl.w	r3, r1, r3
 800247c:	e017      	b.n	80024ae <HAL_ADC_ConfigChannel+0x53e>
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002486:	fa93 f3a3 	rbit	r3, r3
 800248a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800248c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800248e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002490:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002496:	2320      	movs	r3, #32
 8002498:	e003      	b.n	80024a2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800249a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800249c:	fab3 f383 	clz	r3, r3
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	3301      	adds	r3, #1
 80024a4:	f003 031f 	and.w	r3, r3, #31
 80024a8:	2101      	movs	r1, #1
 80024aa:	fa01 f303 	lsl.w	r3, r1, r3
 80024ae:	ea42 0103 	orr.w	r1, r2, r3
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10a      	bne.n	80024d4 <HAL_ADC_ConfigChannel+0x564>
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	0e9b      	lsrs	r3, r3, #26
 80024c4:	3301      	adds	r3, #1
 80024c6:	f003 021f 	and.w	r2, r3, #31
 80024ca:	4613      	mov	r3, r2
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	4413      	add	r3, r2
 80024d0:	051b      	lsls	r3, r3, #20
 80024d2:	e018      	b.n	8002506 <HAL_ADC_ConfigChannel+0x596>
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024dc:	fa93 f3a3 	rbit	r3, r3
 80024e0:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80024e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80024e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d101      	bne.n	80024f0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80024ec:	2320      	movs	r3, #32
 80024ee:	e003      	b.n	80024f8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80024f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024f2:	fab3 f383 	clz	r3, r3
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	3301      	adds	r3, #1
 80024fa:	f003 021f 	and.w	r2, r3, #31
 80024fe:	4613      	mov	r3, r2
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	4413      	add	r3, r2
 8002504:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002506:	430b      	orrs	r3, r1
 8002508:	e081      	b.n	800260e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002512:	2b00      	cmp	r3, #0
 8002514:	d107      	bne.n	8002526 <HAL_ADC_ConfigChannel+0x5b6>
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	0e9b      	lsrs	r3, r3, #26
 800251c:	3301      	adds	r3, #1
 800251e:	069b      	lsls	r3, r3, #26
 8002520:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002524:	e015      	b.n	8002552 <HAL_ADC_ConfigChannel+0x5e2>
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800252e:	fa93 f3a3 	rbit	r3, r3
 8002532:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002536:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800253e:	2320      	movs	r3, #32
 8002540:	e003      	b.n	800254a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002544:	fab3 f383 	clz	r3, r3
 8002548:	b2db      	uxtb	r3, r3
 800254a:	3301      	adds	r3, #1
 800254c:	069b      	lsls	r3, r3, #26
 800254e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800255a:	2b00      	cmp	r3, #0
 800255c:	d109      	bne.n	8002572 <HAL_ADC_ConfigChannel+0x602>
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	0e9b      	lsrs	r3, r3, #26
 8002564:	3301      	adds	r3, #1
 8002566:	f003 031f 	and.w	r3, r3, #31
 800256a:	2101      	movs	r1, #1
 800256c:	fa01 f303 	lsl.w	r3, r1, r3
 8002570:	e017      	b.n	80025a2 <HAL_ADC_ConfigChannel+0x632>
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	fa93 f3a3 	rbit	r3, r3
 800257e:	61bb      	str	r3, [r7, #24]
  return result;
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002584:	6a3b      	ldr	r3, [r7, #32]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800258a:	2320      	movs	r3, #32
 800258c:	e003      	b.n	8002596 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800258e:	6a3b      	ldr	r3, [r7, #32]
 8002590:	fab3 f383 	clz	r3, r3
 8002594:	b2db      	uxtb	r3, r3
 8002596:	3301      	adds	r3, #1
 8002598:	f003 031f 	and.w	r3, r3, #31
 800259c:	2101      	movs	r1, #1
 800259e:	fa01 f303 	lsl.w	r3, r1, r3
 80025a2:	ea42 0103 	orr.w	r1, r2, r3
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d10d      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x65e>
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	0e9b      	lsrs	r3, r3, #26
 80025b8:	3301      	adds	r3, #1
 80025ba:	f003 021f 	and.w	r2, r3, #31
 80025be:	4613      	mov	r3, r2
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	4413      	add	r3, r2
 80025c4:	3b1e      	subs	r3, #30
 80025c6:	051b      	lsls	r3, r3, #20
 80025c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025cc:	e01e      	b.n	800260c <HAL_ADC_ConfigChannel+0x69c>
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	fa93 f3a3 	rbit	r3, r3
 80025da:	60fb      	str	r3, [r7, #12]
  return result;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d104      	bne.n	80025f0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80025e6:	2320      	movs	r3, #32
 80025e8:	e006      	b.n	80025f8 <HAL_ADC_ConfigChannel+0x688>
 80025ea:	bf00      	nop
 80025ec:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	fab3 f383 	clz	r3, r3
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	3301      	adds	r3, #1
 80025fa:	f003 021f 	and.w	r2, r3, #31
 80025fe:	4613      	mov	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	4413      	add	r3, r2
 8002604:	3b1e      	subs	r3, #30
 8002606:	051b      	lsls	r3, r3, #20
 8002608:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800260c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800260e:	683a      	ldr	r2, [r7, #0]
 8002610:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002612:	4619      	mov	r1, r3
 8002614:	f7ff fa85 	bl	8001b22 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	4b44      	ldr	r3, [pc, #272]	@ (8002730 <HAL_ADC_ConfigChannel+0x7c0>)
 800261e:	4013      	ands	r3, r2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d07a      	beq.n	800271a <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002624:	4843      	ldr	r0, [pc, #268]	@ (8002734 <HAL_ADC_ConfigChannel+0x7c4>)
 8002626:	f7ff f9ed 	bl	8001a04 <LL_ADC_GetCommonPathInternalCh>
 800262a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a41      	ldr	r2, [pc, #260]	@ (8002738 <HAL_ADC_ConfigChannel+0x7c8>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d12c      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002638:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800263c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d126      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a3c      	ldr	r2, [pc, #240]	@ (800273c <HAL_ADC_ConfigChannel+0x7cc>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d004      	beq.n	8002658 <HAL_ADC_ConfigChannel+0x6e8>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a3b      	ldr	r2, [pc, #236]	@ (8002740 <HAL_ADC_ConfigChannel+0x7d0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d15d      	bne.n	8002714 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002658:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800265c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002660:	4619      	mov	r1, r3
 8002662:	4834      	ldr	r0, [pc, #208]	@ (8002734 <HAL_ADC_ConfigChannel+0x7c4>)
 8002664:	f7ff f9bb 	bl	80019de <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002668:	4b36      	ldr	r3, [pc, #216]	@ (8002744 <HAL_ADC_ConfigChannel+0x7d4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	099b      	lsrs	r3, r3, #6
 800266e:	4a36      	ldr	r2, [pc, #216]	@ (8002748 <HAL_ADC_ConfigChannel+0x7d8>)
 8002670:	fba2 2303 	umull	r2, r3, r2, r3
 8002674:	099b      	lsrs	r3, r3, #6
 8002676:	1c5a      	adds	r2, r3, #1
 8002678:	4613      	mov	r3, r2
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	4413      	add	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002682:	e002      	b.n	800268a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	3b01      	subs	r3, #1
 8002688:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1f9      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002690:	e040      	b.n	8002714 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a2d      	ldr	r2, [pc, #180]	@ (800274c <HAL_ADC_ConfigChannel+0x7dc>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d118      	bne.n	80026ce <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800269c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d112      	bne.n	80026ce <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a23      	ldr	r2, [pc, #140]	@ (800273c <HAL_ADC_ConfigChannel+0x7cc>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d004      	beq.n	80026bc <HAL_ADC_ConfigChannel+0x74c>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a22      	ldr	r2, [pc, #136]	@ (8002740 <HAL_ADC_ConfigChannel+0x7d0>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d12d      	bne.n	8002718 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026c4:	4619      	mov	r1, r3
 80026c6:	481b      	ldr	r0, [pc, #108]	@ (8002734 <HAL_ADC_ConfigChannel+0x7c4>)
 80026c8:	f7ff f989 	bl	80019de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026cc:	e024      	b.n	8002718 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a1f      	ldr	r2, [pc, #124]	@ (8002750 <HAL_ADC_ConfigChannel+0x7e0>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d120      	bne.n	800271a <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80026d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d11a      	bne.n	800271a <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a14      	ldr	r2, [pc, #80]	@ (800273c <HAL_ADC_ConfigChannel+0x7cc>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d115      	bne.n	800271a <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026f2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026f6:	4619      	mov	r1, r3
 80026f8:	480e      	ldr	r0, [pc, #56]	@ (8002734 <HAL_ADC_ConfigChannel+0x7c4>)
 80026fa:	f7ff f970 	bl	80019de <LL_ADC_SetCommonPathInternalCh>
 80026fe:	e00c      	b.n	800271a <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002704:	f043 0220 	orr.w	r2, r3, #32
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002712:	e002      	b.n	800271a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002714:	bf00      	nop
 8002716:	e000      	b.n	800271a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002718:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002722:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002726:	4618      	mov	r0, r3
 8002728:	37d8      	adds	r7, #216	@ 0xd8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	80080000 	.word	0x80080000
 8002734:	50040300 	.word	0x50040300
 8002738:	c7520000 	.word	0xc7520000
 800273c:	50040000 	.word	0x50040000
 8002740:	50040200 	.word	0x50040200
 8002744:	20000000 	.word	0x20000000
 8002748:	053e2d63 	.word	0x053e2d63
 800274c:	cb840000 	.word	0xcb840000
 8002750:	80000001 	.word	0x80000001

08002754 <LL_ADC_IsEnabled>:
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b01      	cmp	r3, #1
 8002766:	d101      	bne.n	800276c <LL_ADC_IsEnabled+0x18>
 8002768:	2301      	movs	r3, #1
 800276a:	e000      	b.n	800276e <LL_ADC_IsEnabled+0x1a>
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <LL_ADC_REG_IsConversionOngoing>:
{
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 0304 	and.w	r3, r3, #4
 800278a:	2b04      	cmp	r3, #4
 800278c:	d101      	bne.n	8002792 <LL_ADC_REG_IsConversionOngoing+0x18>
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80027a0:	b590      	push	{r4, r7, lr}
 80027a2:	b09f      	sub	sp, #124	@ 0x7c
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027aa:	2300      	movs	r3, #0
 80027ac:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e093      	b.n	80028e6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80027c6:	2300      	movs	r3, #0
 80027c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80027ca:	2300      	movs	r3, #0
 80027cc:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a47      	ldr	r2, [pc, #284]	@ (80028f0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d102      	bne.n	80027de <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80027d8:	4b46      	ldr	r3, [pc, #280]	@ (80028f4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80027da:	60bb      	str	r3, [r7, #8]
 80027dc:	e001      	b.n	80027e2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80027de:	2300      	movs	r3, #0
 80027e0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d10b      	bne.n	8002800 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ec:	f043 0220 	orr.w	r2, r3, #32
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e072      	b.n	80028e6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff ffb9 	bl	800277a <LL_ADC_REG_IsConversionOngoing>
 8002808:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff ffb3 	bl	800277a <LL_ADC_REG_IsConversionOngoing>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d154      	bne.n	80028c4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800281a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800281c:	2b00      	cmp	r3, #0
 800281e:	d151      	bne.n	80028c4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002820:	4b35      	ldr	r3, [pc, #212]	@ (80028f8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002822:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d02c      	beq.n	8002886 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800282c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	6859      	ldr	r1, [r3, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800283e:	035b      	lsls	r3, r3, #13
 8002840:	430b      	orrs	r3, r1
 8002842:	431a      	orrs	r2, r3
 8002844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002846:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002848:	4829      	ldr	r0, [pc, #164]	@ (80028f0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800284a:	f7ff ff83 	bl	8002754 <LL_ADC_IsEnabled>
 800284e:	4604      	mov	r4, r0
 8002850:	4828      	ldr	r0, [pc, #160]	@ (80028f4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002852:	f7ff ff7f 	bl	8002754 <LL_ADC_IsEnabled>
 8002856:	4603      	mov	r3, r0
 8002858:	431c      	orrs	r4, r3
 800285a:	4828      	ldr	r0, [pc, #160]	@ (80028fc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800285c:	f7ff ff7a 	bl	8002754 <LL_ADC_IsEnabled>
 8002860:	4603      	mov	r3, r0
 8002862:	4323      	orrs	r3, r4
 8002864:	2b00      	cmp	r3, #0
 8002866:	d137      	bne.n	80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002868:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002870:	f023 030f 	bic.w	r3, r3, #15
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	6811      	ldr	r1, [r2, #0]
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	6892      	ldr	r2, [r2, #8]
 800287c:	430a      	orrs	r2, r1
 800287e:	431a      	orrs	r2, r3
 8002880:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002882:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002884:	e028      	b.n	80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002886:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800288e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002890:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002892:	4817      	ldr	r0, [pc, #92]	@ (80028f0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002894:	f7ff ff5e 	bl	8002754 <LL_ADC_IsEnabled>
 8002898:	4604      	mov	r4, r0
 800289a:	4816      	ldr	r0, [pc, #88]	@ (80028f4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800289c:	f7ff ff5a 	bl	8002754 <LL_ADC_IsEnabled>
 80028a0:	4603      	mov	r3, r0
 80028a2:	431c      	orrs	r4, r3
 80028a4:	4815      	ldr	r0, [pc, #84]	@ (80028fc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80028a6:	f7ff ff55 	bl	8002754 <LL_ADC_IsEnabled>
 80028aa:	4603      	mov	r3, r0
 80028ac:	4323      	orrs	r3, r4
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d112      	bne.n	80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80028b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80028ba:	f023 030f 	bic.w	r3, r3, #15
 80028be:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80028c0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80028c2:	e009      	b.n	80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028c8:	f043 0220 	orr.w	r2, r3, #32
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80028d6:	e000      	b.n	80028da <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80028d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80028e2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	377c      	adds	r7, #124	@ 0x7c
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd90      	pop	{r4, r7, pc}
 80028ee:	bf00      	nop
 80028f0:	50040000 	.word	0x50040000
 80028f4:	50040100 	.word	0x50040100
 80028f8:	50040300 	.word	0x50040300
 80028fc:	50040200 	.word	0x50040200

08002900 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002908:	4b05      	ldr	r3, [pc, #20]	@ (8002920 <LL_EXTI_EnableIT_0_31+0x20>)
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	4904      	ldr	r1, [pc, #16]	@ (8002920 <LL_EXTI_EnableIT_0_31+0x20>)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	40010400 	.word	0x40010400

08002924 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800292c:	4b06      	ldr	r3, [pc, #24]	@ (8002948 <LL_EXTI_DisableIT_0_31+0x24>)
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	43db      	mvns	r3, r3
 8002934:	4904      	ldr	r1, [pc, #16]	@ (8002948 <LL_EXTI_DisableIT_0_31+0x24>)
 8002936:	4013      	ands	r3, r2
 8002938:	600b      	str	r3, [r1, #0]
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	40010400 	.word	0x40010400

0800294c <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8002954:	4b05      	ldr	r3, [pc, #20]	@ (800296c <LL_EXTI_EnableEvent_0_31+0x20>)
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	4904      	ldr	r1, [pc, #16]	@ (800296c <LL_EXTI_EnableEvent_0_31+0x20>)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4313      	orrs	r3, r2
 800295e:	604b      	str	r3, [r1, #4]

}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	40010400 	.word	0x40010400

08002970 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8002978:	4b06      	ldr	r3, [pc, #24]	@ (8002994 <LL_EXTI_DisableEvent_0_31+0x24>)
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	43db      	mvns	r3, r3
 8002980:	4904      	ldr	r1, [pc, #16]	@ (8002994 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002982:	4013      	ands	r3, r2
 8002984:	604b      	str	r3, [r1, #4]
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	40010400 	.word	0x40010400

08002998 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80029a0:	4b05      	ldr	r3, [pc, #20]	@ (80029b8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80029a2:	689a      	ldr	r2, [r3, #8]
 80029a4:	4904      	ldr	r1, [pc, #16]	@ (80029b8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	608b      	str	r3, [r1, #8]

}
 80029ac:	bf00      	nop
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr
 80029b8:	40010400 	.word	0x40010400

080029bc <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80029c4:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	43db      	mvns	r3, r3
 80029cc:	4904      	ldr	r1, [pc, #16]	@ (80029e0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80029ce:	4013      	ands	r3, r2
 80029d0:	608b      	str	r3, [r1, #8]

}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	40010400 	.word	0x40010400

080029e4 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80029ec:	4b05      	ldr	r3, [pc, #20]	@ (8002a04 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80029ee:	68da      	ldr	r2, [r3, #12]
 80029f0:	4904      	ldr	r1, [pc, #16]	@ (8002a04 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	60cb      	str	r3, [r1, #12]
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	40010400 	.word	0x40010400

08002a08 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8002a10:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002a12:	68da      	ldr	r2, [r3, #12]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	43db      	mvns	r3, r3
 8002a18:	4904      	ldr	r1, [pc, #16]	@ (8002a2c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	60cb      	str	r3, [r1, #12]
}
 8002a1e:	bf00      	nop
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	40010400 	.word	0x40010400

08002a30 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8002a38:	4a04      	ldr	r2, [pc, #16]	@ (8002a4c <LL_EXTI_ClearFlag_0_31+0x1c>)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6153      	str	r3, [r2, #20]
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	40010400 	.word	0x40010400

08002a50 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b088      	sub	sp, #32
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d102      	bne.n	8002a6c <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	77fb      	strb	r3, [r7, #31]
 8002a6a:	e0d1      	b.n	8002c10 <HAL_COMP_Init+0x1c0>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002a76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002a7a:	d102      	bne.n	8002a82 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	77fb      	strb	r3, [r7, #31]
 8002a80:	e0c6      	b.n	8002c10 <HAL_COMP_Init+0x1c0>
#if defined(COMP2)
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
#endif /* COMP2 */


    if (hcomp->State == HAL_COMP_STATE_RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d115      	bne.n	8002aba <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	629a      	str	r2, [r3, #40]	@ 0x28
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a9c:	4b5f      	ldr	r3, [pc, #380]	@ (8002c1c <HAL_COMP_Init+0x1cc>)
 8002a9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aa0:	4a5e      	ldr	r2, [pc, #376]	@ (8002c1c <HAL_COMP_Init+0x1cc>)
 8002aa2:	f043 0301 	orr.w	r3, r3, #1
 8002aa6:	6613      	str	r3, [r2, #96]	@ 0x60
 8002aa8:	4b5c      	ldr	r3, [pc, #368]	@ (8002c1c <HAL_COMP_Init+0x1cc>)
 8002aaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	68bb      	ldr	r3, [r7, #8]

      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7fe fccb 	bl	8001450 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ac4:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.NonInvertingInput
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	69db      	ldr	r3, [r3, #28]
 8002ad4:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.NonInvertingInput
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	617b      	str	r3, [r7, #20]
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#endif /* COMP_CSR_WINMODE */
#else
    MODIFY_REG(hcomp->Instance->CSR,
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	4b4b      	ldr	r3, [pc, #300]	@ (8002c20 <HAL_COMP_Init+0x1d0>)
 8002af2:	4013      	ands	r3, r2
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	6812      	ldr	r2, [r2, #0]
 8002af8:	6979      	ldr	r1, [r7, #20]
 8002afa:	430b      	orrs	r3, r1
 8002afc:	6013      	str	r3, [r2, #0]
#if defined(COMP2)
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b06:	d106      	bne.n	8002b16 <HAL_COMP_Init+0xc6>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8002b08:	4b46      	ldr	r3, [pc, #280]	@ (8002c24 <HAL_COMP_Init+0x1d4>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a45      	ldr	r2, [pc, #276]	@ (8002c24 <HAL_COMP_Init+0x1d4>)
 8002b0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b12:	6013      	str	r3, [r2, #0]
 8002b14:	e005      	b.n	8002b22 <HAL_COMP_Init+0xd2>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8002b16:	4b43      	ldr	r3, [pc, #268]	@ (8002c24 <HAL_COMP_Init+0x1d4>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a42      	ldr	r2, [pc, #264]	@ (8002c24 <HAL_COMP_Init+0x1d4>)
 8002b1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002b20:	6013      	str	r3, [r2, #0]
#endif /* COMP2 */


    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d016      	beq.n	8002b5e <HAL_COMP_Init+0x10e>
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d113      	bne.n	8002b5e <HAL_COMP_Init+0x10e>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b36:	4b3c      	ldr	r3, [pc, #240]	@ (8002c28 <HAL_COMP_Init+0x1d8>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	099b      	lsrs	r3, r3, #6
 8002b3c:	4a3b      	ldr	r2, [pc, #236]	@ (8002c2c <HAL_COMP_Init+0x1dc>)
 8002b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b42:	099b      	lsrs	r3, r3, #6
 8002b44:	1c5a      	adds	r2, r3, #1
 8002b46:	4613      	mov	r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	4413      	add	r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8002b50:	e002      	b.n	8002b58 <HAL_COMP_Init+0x108>
      {
        wait_loop_index--;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	3b01      	subs	r3, #1
 8002b56:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1f9      	bne.n	8002b52 <HAL_COMP_Init+0x102>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a33      	ldr	r2, [pc, #204]	@ (8002c30 <HAL_COMP_Init+0x1e0>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d102      	bne.n	8002b6e <HAL_COMP_Init+0x11e>
 8002b68:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002b6c:	e001      	b.n	8002b72 <HAL_COMP_Init+0x122>
 8002b6e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b72:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	f003 0303 	and.w	r3, r3, #3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d037      	beq.n	8002bf0 <HAL_COMP_Init+0x1a0>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a1b      	ldr	r3, [r3, #32]
 8002b84:	f003 0310 	and.w	r3, r3, #16
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d003      	beq.n	8002b94 <HAL_COMP_Init+0x144>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8002b8c:	6938      	ldr	r0, [r7, #16]
 8002b8e:	f7ff ff03 	bl	8002998 <LL_EXTI_EnableRisingTrig_0_31>
 8002b92:	e002      	b.n	8002b9a <HAL_COMP_Init+0x14a>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8002b94:	6938      	ldr	r0, [r7, #16]
 8002b96:	f7ff ff11 	bl	80029bc <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	f003 0320 	and.w	r3, r3, #32
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d003      	beq.n	8002bae <HAL_COMP_Init+0x15e>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8002ba6:	6938      	ldr	r0, [r7, #16]
 8002ba8:	f7ff ff1c 	bl	80029e4 <LL_EXTI_EnableFallingTrig_0_31>
 8002bac:	e002      	b.n	8002bb4 <HAL_COMP_Init+0x164>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8002bae:	6938      	ldr	r0, [r7, #16]
 8002bb0:	f7ff ff2a 	bl	8002a08 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8002bb4:	6938      	ldr	r0, [r7, #16]
 8002bb6:	f7ff ff3b 	bl	8002a30 <LL_EXTI_ClearFlag_0_31>

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a1b      	ldr	r3, [r3, #32]
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_COMP_Init+0x17e>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8002bc6:	6938      	ldr	r0, [r7, #16]
 8002bc8:	f7ff fec0 	bl	800294c <LL_EXTI_EnableEvent_0_31>
 8002bcc:	e002      	b.n	8002bd4 <HAL_COMP_Init+0x184>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8002bce:	6938      	ldr	r0, [r7, #16]
 8002bd0:	f7ff fece 	bl	8002970 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <HAL_COMP_Init+0x198>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8002be0:	6938      	ldr	r0, [r7, #16]
 8002be2:	f7ff fe8d 	bl	8002900 <LL_EXTI_EnableIT_0_31>
 8002be6:	e009      	b.n	8002bfc <HAL_COMP_Init+0x1ac>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8002be8:	6938      	ldr	r0, [r7, #16]
 8002bea:	f7ff fe9b 	bl	8002924 <LL_EXTI_DisableIT_0_31>
 8002bee:	e005      	b.n	8002bfc <HAL_COMP_Init+0x1ac>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8002bf0:	6938      	ldr	r0, [r7, #16]
 8002bf2:	f7ff febd 	bl	8002970 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8002bf6:	6938      	ldr	r0, [r7, #16]
 8002bf8:	f7ff fe94 	bl	8002924 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d103      	bne.n	8002c10 <HAL_COMP_Init+0x1c0>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 8002c10:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3720      	adds	r7, #32
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	ff207d03 	.word	0xff207d03
 8002c24:	40010204 	.word	0x40010204
 8002c28:	20000000 	.word	0x20000000
 8002c2c:	053e2d63 	.word	0x053e2d63
 8002c30:	40010200 	.word	0x40010200

08002c34 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002c40:	2300      	movs	r3, #0
 8002c42:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d102      	bne.n	8002c50 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	73fb      	strb	r3, [r7, #15]
 8002c4e:	e030      	b.n	8002cb2 <HAL_COMP_Start+0x7e>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002c5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c5e:	d102      	bne.n	8002c66 <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	73fb      	strb	r3, [r7, #15]
 8002c64:	e025      	b.n	8002cb2 <HAL_COMP_Start+0x7e>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d11d      	bne.n	8002cae <HAL_COMP_Start+0x7a>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f042 0201 	orr.w	r2, r2, #1
 8002c80:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2202      	movs	r2, #2
 8002c86:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc0 <HAL_COMP_Start+0x8c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	099b      	lsrs	r3, r3, #6
 8002c90:	4a0c      	ldr	r2, [pc, #48]	@ (8002cc4 <HAL_COMP_Start+0x90>)
 8002c92:	fba2 2303 	umull	r2, r3, r2, r3
 8002c96:	099b      	lsrs	r3, r3, #6
 8002c98:	3301      	adds	r3, #1
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002c9e:	e002      	b.n	8002ca6 <HAL_COMP_Start+0x72>
      {
        wait_loop_index--;
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1f9      	bne.n	8002ca0 <HAL_COMP_Start+0x6c>
 8002cac:	e001      	b.n	8002cb2 <HAL_COMP_Start+0x7e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	20000000 	.word	0x20000000
 8002cc4:	053e2d63 	.word	0x053e2d63

08002cc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8002d0c <__NVIC_SetPriorityGrouping+0x44>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cde:	68ba      	ldr	r2, [r7, #8]
 8002ce0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cf0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cfa:	4a04      	ldr	r2, [pc, #16]	@ (8002d0c <__NVIC_SetPriorityGrouping+0x44>)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	60d3      	str	r3, [r2, #12]
}
 8002d00:	bf00      	nop
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d14:	4b04      	ldr	r3, [pc, #16]	@ (8002d28 <__NVIC_GetPriorityGrouping+0x18>)
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	0a1b      	lsrs	r3, r3, #8
 8002d1a:	f003 0307 	and.w	r3, r3, #7
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr
 8002d28:	e000ed00 	.word	0xe000ed00

08002d2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	db0b      	blt.n	8002d56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d3e:	79fb      	ldrb	r3, [r7, #7]
 8002d40:	f003 021f 	and.w	r2, r3, #31
 8002d44:	4907      	ldr	r1, [pc, #28]	@ (8002d64 <__NVIC_EnableIRQ+0x38>)
 8002d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4a:	095b      	lsrs	r3, r3, #5
 8002d4c:	2001      	movs	r0, #1
 8002d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d56:	bf00      	nop
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	e000e100 	.word	0xe000e100

08002d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	6039      	str	r1, [r7, #0]
 8002d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	db0a      	blt.n	8002d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	b2da      	uxtb	r2, r3
 8002d80:	490c      	ldr	r1, [pc, #48]	@ (8002db4 <__NVIC_SetPriority+0x4c>)
 8002d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d86:	0112      	lsls	r2, r2, #4
 8002d88:	b2d2      	uxtb	r2, r2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d90:	e00a      	b.n	8002da8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	b2da      	uxtb	r2, r3
 8002d96:	4908      	ldr	r1, [pc, #32]	@ (8002db8 <__NVIC_SetPriority+0x50>)
 8002d98:	79fb      	ldrb	r3, [r7, #7]
 8002d9a:	f003 030f 	and.w	r3, r3, #15
 8002d9e:	3b04      	subs	r3, #4
 8002da0:	0112      	lsls	r2, r2, #4
 8002da2:	b2d2      	uxtb	r2, r2
 8002da4:	440b      	add	r3, r1
 8002da6:	761a      	strb	r2, [r3, #24]
}
 8002da8:	bf00      	nop
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr
 8002db4:	e000e100 	.word	0xe000e100
 8002db8:	e000ed00 	.word	0xe000ed00

08002dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b089      	sub	sp, #36	@ 0x24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f003 0307 	and.w	r3, r3, #7
 8002dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	f1c3 0307 	rsb	r3, r3, #7
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	bf28      	it	cs
 8002dda:	2304      	movcs	r3, #4
 8002ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	3304      	adds	r3, #4
 8002de2:	2b06      	cmp	r3, #6
 8002de4:	d902      	bls.n	8002dec <NVIC_EncodePriority+0x30>
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	3b03      	subs	r3, #3
 8002dea:	e000      	b.n	8002dee <NVIC_EncodePriority+0x32>
 8002dec:	2300      	movs	r3, #0
 8002dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df0:	f04f 32ff 	mov.w	r2, #4294967295
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfa:	43da      	mvns	r2, r3
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	401a      	ands	r2, r3
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e04:	f04f 31ff 	mov.w	r1, #4294967295
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0e:	43d9      	mvns	r1, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e14:	4313      	orrs	r3, r2
         );
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3724      	adds	r7, #36	@ 0x24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
	...

08002e24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e34:	d301      	bcc.n	8002e3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e36:	2301      	movs	r3, #1
 8002e38:	e00f      	b.n	8002e5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e64 <SysTick_Config+0x40>)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e42:	210f      	movs	r1, #15
 8002e44:	f04f 30ff 	mov.w	r0, #4294967295
 8002e48:	f7ff ff8e 	bl	8002d68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e4c:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <SysTick_Config+0x40>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e52:	4b04      	ldr	r3, [pc, #16]	@ (8002e64 <SysTick_Config+0x40>)
 8002e54:	2207      	movs	r2, #7
 8002e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	e000e010 	.word	0xe000e010

08002e68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f7ff ff29 	bl	8002cc8 <__NVIC_SetPriorityGrouping>
}
 8002e76:	bf00      	nop
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b086      	sub	sp, #24
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	4603      	mov	r3, r0
 8002e86:	60b9      	str	r1, [r7, #8]
 8002e88:	607a      	str	r2, [r7, #4]
 8002e8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e90:	f7ff ff3e 	bl	8002d10 <__NVIC_GetPriorityGrouping>
 8002e94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	68b9      	ldr	r1, [r7, #8]
 8002e9a:	6978      	ldr	r0, [r7, #20]
 8002e9c:	f7ff ff8e 	bl	8002dbc <NVIC_EncodePriority>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ea6:	4611      	mov	r1, r2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff ff5d 	bl	8002d68 <__NVIC_SetPriority>
}
 8002eae:	bf00      	nop
 8002eb0:	3718      	adds	r7, #24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b082      	sub	sp, #8
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff ff31 	bl	8002d2c <__NVIC_EnableIRQ>
}
 8002eca:	bf00      	nop
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ed2:	b580      	push	{r7, lr}
 8002ed4:	b082      	sub	sp, #8
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7ff ffa2 	bl	8002e24 <SysTick_Config>
 8002ee0:	4603      	mov	r3, r0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b082      	sub	sp, #8
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d101      	bne.n	8002efc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e014      	b.n	8002f26 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	791b      	ldrb	r3, [r3, #4]
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d105      	bne.n	8002f12 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f7fe faf1 	bl	80014f4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2202      	movs	r2, #2
 8002f16:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b083      	sub	sp, #12
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
 8002f36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	795b      	ldrb	r3, [r3, #5]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d101      	bne.n	8002f44 <HAL_DAC_Start+0x16>
 8002f40:	2302      	movs	r3, #2
 8002f42:	e03b      	b.n	8002fbc <HAL_DAC_Start+0x8e>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2201      	movs	r2, #1
 8002f48:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2202      	movs	r2, #2
 8002f4e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	6819      	ldr	r1, [r3, #0]
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	f003 0310 	and.w	r3, r3, #16
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10f      	bne.n	8002f8e <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002f78:	2b04      	cmp	r3, #4
 8002f7a:	d118      	bne.n	8002fae <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	685a      	ldr	r2, [r3, #4]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 0201 	orr.w	r2, r2, #1
 8002f8a:	605a      	str	r2, [r3, #4]
 8002f8c:	e00f      	b.n	8002fae <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002f98:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002f9c:	d107      	bne.n	8002fae <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f042 0202 	orr.w	r2, r2, #2
 8002fac:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b087      	sub	sp, #28
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
 8002fd4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d105      	bne.n	8002ff2 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4413      	add	r3, r2
 8002fec:	3308      	adds	r3, #8
 8002fee:	617b      	str	r3, [r7, #20]
 8002ff0:	e004      	b.n	8002ffc <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	3314      	adds	r3, #20
 8002ffa:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	461a      	mov	r2, r3
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	371c      	adds	r7, #28
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr

08003012 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b088      	sub	sp, #32
 8003016:	af00      	add	r7, sp, #0
 8003018:	60f8      	str	r0, [r7, #12]
 800301a:	60b9      	str	r1, [r7, #8]
 800301c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800301e:	2300      	movs	r3, #0
 8003020:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	795b      	ldrb	r3, [r3, #5]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d101      	bne.n	800302e <HAL_DAC_ConfigChannel+0x1c>
 800302a:	2302      	movs	r3, #2
 800302c:	e114      	b.n	8003258 <HAL_DAC_ConfigChannel+0x246>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2201      	movs	r2, #1
 8003032:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2202      	movs	r2, #2
 8003038:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2b04      	cmp	r3, #4
 8003040:	f040 8081 	bne.w	8003146 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003044:	f7fe fc88 	bl	8001958 <HAL_GetTick>
 8003048:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d140      	bne.n	80030d2 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003050:	e018      	b.n	8003084 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003052:	f7fe fc81 	bl	8001958 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b01      	cmp	r3, #1
 800305e:	d911      	bls.n	8003084 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003066:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00a      	beq.n	8003084 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	f043 0208 	orr.w	r2, r3, #8
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2203      	movs	r2, #3
 800307e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e0e9      	b.n	8003258 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800308a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1df      	bne.n	8003052 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003092:	2001      	movs	r0, #1
 8003094:	f7fe fc6c 	bl	8001970 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68ba      	ldr	r2, [r7, #8]
 800309e:	6992      	ldr	r2, [r2, #24]
 80030a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80030a2:	e023      	b.n	80030ec <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80030a4:	f7fe fc58 	bl	8001958 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d90f      	bls.n	80030d2 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	da0a      	bge.n	80030d2 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	f043 0208 	orr.w	r2, r3, #8
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2203      	movs	r2, #3
 80030cc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e0c2      	b.n	8003258 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030d8:	2b00      	cmp	r3, #0
 80030da:	dbe3      	blt.n	80030a4 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80030dc:	2001      	movs	r0, #1
 80030de:	f7fe fc47 	bl	8001970 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68ba      	ldr	r2, [r7, #8]
 80030e8:	6992      	ldr	r2, [r2, #24]
 80030ea:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f003 0310 	and.w	r3, r3, #16
 80030f8:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80030fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003100:	43db      	mvns	r3, r3
 8003102:	ea02 0103 	and.w	r1, r2, r3
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	69da      	ldr	r2, [r3, #28]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f003 0310 	and.w	r3, r3, #16
 8003110:	409a      	lsls	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	430a      	orrs	r2, r1
 8003118:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f003 0310 	and.w	r3, r3, #16
 8003126:	21ff      	movs	r1, #255	@ 0xff
 8003128:	fa01 f303 	lsl.w	r3, r1, r3
 800312c:	43db      	mvns	r3, r3
 800312e:	ea02 0103 	and.w	r1, r2, r3
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	6a1a      	ldr	r2, [r3, #32]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f003 0310 	and.w	r3, r3, #16
 800313c:	409a      	lsls	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d11d      	bne.n	800318a <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003154:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f003 0310 	and.w	r3, r3, #16
 800315c:	221f      	movs	r2, #31
 800315e:	fa02 f303 	lsl.w	r3, r2, r3
 8003162:	43db      	mvns	r3, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4013      	ands	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f003 0310 	and.w	r3, r3, #16
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	4313      	orrs	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003190:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f003 0310 	and.w	r3, r3, #16
 8003198:	2207      	movs	r2, #7
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43db      	mvns	r3, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4013      	ands	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	431a      	orrs	r2, r3
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f003 0310 	and.w	r3, r3, #16
 80031be:	697a      	ldr	r2, [r7, #20]
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	6819      	ldr	r1, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f003 0310 	and.w	r3, r3, #16
 80031de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80031e2:	fa02 f303 	lsl.w	r3, r2, r3
 80031e6:	43da      	mvns	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	400a      	ands	r2, r1
 80031ee:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f003 0310 	and.w	r3, r3, #16
 80031fe:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8003202:	fa02 f303 	lsl.w	r3, r2, r3
 8003206:	43db      	mvns	r3, r3
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	4013      	ands	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f003 0310 	and.w	r3, r3, #16
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	4313      	orrs	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	69ba      	ldr	r2, [r7, #24]
 800322c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6819      	ldr	r1, [r3, #0]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f003 0310 	and.w	r3, r3, #16
 800323a:	22c0      	movs	r2, #192	@ 0xc0
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	43da      	mvns	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	400a      	ands	r2, r1
 8003248:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2201      	movs	r2, #1
 800324e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3720      	adds	r7, #32
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e098      	b.n	80033a4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	461a      	mov	r2, r3
 8003278:	4b4d      	ldr	r3, [pc, #308]	@ (80033b0 <HAL_DMA_Init+0x150>)
 800327a:	429a      	cmp	r2, r3
 800327c:	d80f      	bhi.n	800329e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	461a      	mov	r2, r3
 8003284:	4b4b      	ldr	r3, [pc, #300]	@ (80033b4 <HAL_DMA_Init+0x154>)
 8003286:	4413      	add	r3, r2
 8003288:	4a4b      	ldr	r2, [pc, #300]	@ (80033b8 <HAL_DMA_Init+0x158>)
 800328a:	fba2 2303 	umull	r2, r3, r2, r3
 800328e:	091b      	lsrs	r3, r3, #4
 8003290:	009a      	lsls	r2, r3, #2
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a48      	ldr	r2, [pc, #288]	@ (80033bc <HAL_DMA_Init+0x15c>)
 800329a:	641a      	str	r2, [r3, #64]	@ 0x40
 800329c:	e00e      	b.n	80032bc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	461a      	mov	r2, r3
 80032a4:	4b46      	ldr	r3, [pc, #280]	@ (80033c0 <HAL_DMA_Init+0x160>)
 80032a6:	4413      	add	r3, r2
 80032a8:	4a43      	ldr	r2, [pc, #268]	@ (80033b8 <HAL_DMA_Init+0x158>)
 80032aa:	fba2 2303 	umull	r2, r3, r2, r3
 80032ae:	091b      	lsrs	r3, r3, #4
 80032b0:	009a      	lsls	r2, r3, #2
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a42      	ldr	r2, [pc, #264]	@ (80033c4 <HAL_DMA_Init+0x164>)
 80032ba:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80032d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80032e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	4313      	orrs	r3, r2
 8003304:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003316:	d039      	beq.n	800338c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331c:	4a27      	ldr	r2, [pc, #156]	@ (80033bc <HAL_DMA_Init+0x15c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d11a      	bne.n	8003358 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003322:	4b29      	ldr	r3, [pc, #164]	@ (80033c8 <HAL_DMA_Init+0x168>)
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800332a:	f003 031c 	and.w	r3, r3, #28
 800332e:	210f      	movs	r1, #15
 8003330:	fa01 f303 	lsl.w	r3, r1, r3
 8003334:	43db      	mvns	r3, r3
 8003336:	4924      	ldr	r1, [pc, #144]	@ (80033c8 <HAL_DMA_Init+0x168>)
 8003338:	4013      	ands	r3, r2
 800333a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800333c:	4b22      	ldr	r3, [pc, #136]	@ (80033c8 <HAL_DMA_Init+0x168>)
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6859      	ldr	r1, [r3, #4]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003348:	f003 031c 	and.w	r3, r3, #28
 800334c:	fa01 f303 	lsl.w	r3, r1, r3
 8003350:	491d      	ldr	r1, [pc, #116]	@ (80033c8 <HAL_DMA_Init+0x168>)
 8003352:	4313      	orrs	r3, r2
 8003354:	600b      	str	r3, [r1, #0]
 8003356:	e019      	b.n	800338c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003358:	4b1c      	ldr	r3, [pc, #112]	@ (80033cc <HAL_DMA_Init+0x16c>)
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003360:	f003 031c 	and.w	r3, r3, #28
 8003364:	210f      	movs	r1, #15
 8003366:	fa01 f303 	lsl.w	r3, r1, r3
 800336a:	43db      	mvns	r3, r3
 800336c:	4917      	ldr	r1, [pc, #92]	@ (80033cc <HAL_DMA_Init+0x16c>)
 800336e:	4013      	ands	r3, r2
 8003370:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003372:	4b16      	ldr	r3, [pc, #88]	@ (80033cc <HAL_DMA_Init+0x16c>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6859      	ldr	r1, [r3, #4]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800337e:	f003 031c 	and.w	r3, r3, #28
 8003382:	fa01 f303 	lsl.w	r3, r1, r3
 8003386:	4911      	ldr	r1, [pc, #68]	@ (80033cc <HAL_DMA_Init+0x16c>)
 8003388:	4313      	orrs	r3, r2
 800338a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr
 80033b0:	40020407 	.word	0x40020407
 80033b4:	bffdfff8 	.word	0xbffdfff8
 80033b8:	cccccccd 	.word	0xcccccccd
 80033bc:	40020000 	.word	0x40020000
 80033c0:	bffdfbf8 	.word	0xbffdfbf8
 80033c4:	40020400 	.word	0x40020400
 80033c8:	400200a8 	.word	0x400200a8
 80033cc:	400204a8 	.word	0x400204a8

080033d0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033d8:	2300      	movs	r3, #0
 80033da:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d008      	beq.n	80033fa <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2204      	movs	r2, #4
 80033ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e022      	b.n	8003440 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 020e 	bic.w	r2, r2, #14
 8003408:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 0201 	bic.w	r2, r2, #1
 8003418:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800341e:	f003 021c 	and.w	r2, r3, #28
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003426:	2101      	movs	r1, #1
 8003428:	fa01 f202 	lsl.w	r2, r1, r2
 800342c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2201      	movs	r2, #1
 8003432:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800343e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003440:	4618      	mov	r0, r3
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003454:	2300      	movs	r3, #0
 8003456:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d005      	beq.n	8003470 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2204      	movs	r2, #4
 8003468:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	73fb      	strb	r3, [r7, #15]
 800346e:	e029      	b.n	80034c4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 020e 	bic.w	r2, r2, #14
 800347e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0201 	bic.w	r2, r2, #1
 800348e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003494:	f003 021c 	and.w	r2, r3, #28
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349c:	2101      	movs	r1, #1
 800349e:	fa01 f202 	lsl.w	r2, r1, r2
 80034a2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d003      	beq.n	80034c4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	4798      	blx	r3
    }
  }
  return status;
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}

080034ce <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b084      	sub	sp, #16
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ea:	f003 031c 	and.w	r3, r3, #28
 80034ee:	2204      	movs	r2, #4
 80034f0:	409a      	lsls	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	4013      	ands	r3, r2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d026      	beq.n	8003548 <HAL_DMA_IRQHandler+0x7a>
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	2b00      	cmp	r3, #0
 8003502:	d021      	beq.n	8003548 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0320 	and.w	r3, r3, #32
 800350e:	2b00      	cmp	r3, #0
 8003510:	d107      	bne.n	8003522 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 0204 	bic.w	r2, r2, #4
 8003520:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003526:	f003 021c 	and.w	r2, r3, #28
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352e:	2104      	movs	r1, #4
 8003530:	fa01 f202 	lsl.w	r2, r1, r2
 8003534:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353a:	2b00      	cmp	r3, #0
 800353c:	d071      	beq.n	8003622 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003546:	e06c      	b.n	8003622 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354c:	f003 031c 	and.w	r3, r3, #28
 8003550:	2202      	movs	r2, #2
 8003552:	409a      	lsls	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	4013      	ands	r3, r2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d02e      	beq.n	80035ba <HAL_DMA_IRQHandler+0xec>
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d029      	beq.n	80035ba <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0320 	and.w	r3, r3, #32
 8003570:	2b00      	cmp	r3, #0
 8003572:	d10b      	bne.n	800358c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 020a 	bic.w	r2, r2, #10
 8003582:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003590:	f003 021c 	and.w	r2, r3, #28
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003598:	2102      	movs	r1, #2
 800359a:	fa01 f202 	lsl.w	r2, r1, r2
 800359e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d038      	beq.n	8003622 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80035b8:	e033      	b.n	8003622 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035be:	f003 031c 	and.w	r3, r3, #28
 80035c2:	2208      	movs	r2, #8
 80035c4:	409a      	lsls	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	4013      	ands	r3, r2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d02a      	beq.n	8003624 <HAL_DMA_IRQHandler+0x156>
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	f003 0308 	and.w	r3, r3, #8
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d025      	beq.n	8003624 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 020e 	bic.w	r2, r2, #14
 80035e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ec:	f003 021c 	and.w	r2, r3, #28
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f4:	2101      	movs	r1, #1
 80035f6:	fa01 f202 	lsl.w	r2, r1, r2
 80035fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003616:	2b00      	cmp	r3, #0
 8003618:	d004      	beq.n	8003624 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003622:	bf00      	nop
 8003624:	bf00      	nop
}
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800362c:	b480      	push	{r7}
 800362e:	b087      	sub	sp, #28
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003636:	2300      	movs	r3, #0
 8003638:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800363a:	e17f      	b.n	800393c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	2101      	movs	r1, #1
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	fa01 f303 	lsl.w	r3, r1, r3
 8003648:	4013      	ands	r3, r2
 800364a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2b00      	cmp	r3, #0
 8003650:	f000 8171 	beq.w	8003936 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	2b01      	cmp	r3, #1
 800365e:	d005      	beq.n	800366c <HAL_GPIO_Init+0x40>
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f003 0303 	and.w	r3, r3, #3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d130      	bne.n	80036ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	2203      	movs	r2, #3
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	4013      	ands	r3, r2
 8003682:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	68da      	ldr	r2, [r3, #12]
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	005b      	lsls	r3, r3, #1
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	4313      	orrs	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	693a      	ldr	r2, [r7, #16]
 800369a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036a2:	2201      	movs	r2, #1
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	43db      	mvns	r3, r3
 80036ac:	693a      	ldr	r2, [r7, #16]
 80036ae:	4013      	ands	r3, r2
 80036b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	091b      	lsrs	r3, r3, #4
 80036b8:	f003 0201 	and.w	r2, r3, #1
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	fa02 f303 	lsl.w	r3, r2, r3
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f003 0303 	and.w	r3, r3, #3
 80036d6:	2b03      	cmp	r3, #3
 80036d8:	d118      	bne.n	800370c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80036e0:	2201      	movs	r2, #1
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	fa02 f303 	lsl.w	r3, r2, r3
 80036e8:	43db      	mvns	r3, r3
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4013      	ands	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	08db      	lsrs	r3, r3, #3
 80036f6:	f003 0201 	and.w	r2, r3, #1
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	4313      	orrs	r3, r2
 8003704:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f003 0303 	and.w	r3, r3, #3
 8003714:	2b03      	cmp	r3, #3
 8003716:	d017      	beq.n	8003748 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	2203      	movs	r2, #3
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	43db      	mvns	r3, r3
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	4013      	ands	r3, r2
 800372e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	4313      	orrs	r3, r2
 8003740:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	693a      	ldr	r2, [r7, #16]
 8003746:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f003 0303 	and.w	r3, r3, #3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d123      	bne.n	800379c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	08da      	lsrs	r2, r3, #3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3208      	adds	r2, #8
 800375c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003760:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	f003 0307 	and.w	r3, r3, #7
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	220f      	movs	r2, #15
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	43db      	mvns	r3, r3
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	4013      	ands	r3, r2
 8003776:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	f003 0307 	and.w	r3, r3, #7
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	693a      	ldr	r2, [r7, #16]
 800378a:	4313      	orrs	r3, r2
 800378c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	08da      	lsrs	r2, r3, #3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	3208      	adds	r2, #8
 8003796:	6939      	ldr	r1, [r7, #16]
 8003798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	2203      	movs	r2, #3
 80037a8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ac:	43db      	mvns	r3, r3
 80037ae:	693a      	ldr	r2, [r7, #16]
 80037b0:	4013      	ands	r3, r2
 80037b2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f003 0203 	and.w	r2, r3, #3
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f000 80ac 	beq.w	8003936 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037de:	4b5f      	ldr	r3, [pc, #380]	@ (800395c <HAL_GPIO_Init+0x330>)
 80037e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037e2:	4a5e      	ldr	r2, [pc, #376]	@ (800395c <HAL_GPIO_Init+0x330>)
 80037e4:	f043 0301 	orr.w	r3, r3, #1
 80037e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80037ea:	4b5c      	ldr	r3, [pc, #368]	@ (800395c <HAL_GPIO_Init+0x330>)
 80037ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	60bb      	str	r3, [r7, #8]
 80037f4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037f6:	4a5a      	ldr	r2, [pc, #360]	@ (8003960 <HAL_GPIO_Init+0x334>)
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	089b      	lsrs	r3, r3, #2
 80037fc:	3302      	adds	r3, #2
 80037fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003802:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	f003 0303 	and.w	r3, r3, #3
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	220f      	movs	r2, #15
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43db      	mvns	r3, r3
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	4013      	ands	r3, r2
 8003818:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003820:	d025      	beq.n	800386e <HAL_GPIO_Init+0x242>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a4f      	ldr	r2, [pc, #316]	@ (8003964 <HAL_GPIO_Init+0x338>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d01f      	beq.n	800386a <HAL_GPIO_Init+0x23e>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a4e      	ldr	r2, [pc, #312]	@ (8003968 <HAL_GPIO_Init+0x33c>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d019      	beq.n	8003866 <HAL_GPIO_Init+0x23a>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a4d      	ldr	r2, [pc, #308]	@ (800396c <HAL_GPIO_Init+0x340>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d013      	beq.n	8003862 <HAL_GPIO_Init+0x236>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a4c      	ldr	r2, [pc, #304]	@ (8003970 <HAL_GPIO_Init+0x344>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d00d      	beq.n	800385e <HAL_GPIO_Init+0x232>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a4b      	ldr	r2, [pc, #300]	@ (8003974 <HAL_GPIO_Init+0x348>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d007      	beq.n	800385a <HAL_GPIO_Init+0x22e>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a4a      	ldr	r2, [pc, #296]	@ (8003978 <HAL_GPIO_Init+0x34c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d101      	bne.n	8003856 <HAL_GPIO_Init+0x22a>
 8003852:	2306      	movs	r3, #6
 8003854:	e00c      	b.n	8003870 <HAL_GPIO_Init+0x244>
 8003856:	2307      	movs	r3, #7
 8003858:	e00a      	b.n	8003870 <HAL_GPIO_Init+0x244>
 800385a:	2305      	movs	r3, #5
 800385c:	e008      	b.n	8003870 <HAL_GPIO_Init+0x244>
 800385e:	2304      	movs	r3, #4
 8003860:	e006      	b.n	8003870 <HAL_GPIO_Init+0x244>
 8003862:	2303      	movs	r3, #3
 8003864:	e004      	b.n	8003870 <HAL_GPIO_Init+0x244>
 8003866:	2302      	movs	r3, #2
 8003868:	e002      	b.n	8003870 <HAL_GPIO_Init+0x244>
 800386a:	2301      	movs	r3, #1
 800386c:	e000      	b.n	8003870 <HAL_GPIO_Init+0x244>
 800386e:	2300      	movs	r3, #0
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	f002 0203 	and.w	r2, r2, #3
 8003876:	0092      	lsls	r2, r2, #2
 8003878:	4093      	lsls	r3, r2
 800387a:	693a      	ldr	r2, [r7, #16]
 800387c:	4313      	orrs	r3, r2
 800387e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003880:	4937      	ldr	r1, [pc, #220]	@ (8003960 <HAL_GPIO_Init+0x334>)
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	089b      	lsrs	r3, r3, #2
 8003886:	3302      	adds	r3, #2
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800388e:	4b3b      	ldr	r3, [pc, #236]	@ (800397c <HAL_GPIO_Init+0x350>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	43db      	mvns	r3, r3
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	4013      	ands	r3, r2
 800389c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80038b2:	4a32      	ldr	r2, [pc, #200]	@ (800397c <HAL_GPIO_Init+0x350>)
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80038b8:	4b30      	ldr	r3, [pc, #192]	@ (800397c <HAL_GPIO_Init+0x350>)
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	43db      	mvns	r3, r3
 80038c2:	693a      	ldr	r2, [r7, #16]
 80038c4:	4013      	ands	r3, r2
 80038c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d003      	beq.n	80038dc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80038d4:	693a      	ldr	r2, [r7, #16]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	4313      	orrs	r3, r2
 80038da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80038dc:	4a27      	ldr	r2, [pc, #156]	@ (800397c <HAL_GPIO_Init+0x350>)
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80038e2:	4b26      	ldr	r3, [pc, #152]	@ (800397c <HAL_GPIO_Init+0x350>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	43db      	mvns	r3, r3
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4013      	ands	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d003      	beq.n	8003906 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	4313      	orrs	r3, r2
 8003904:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003906:	4a1d      	ldr	r2, [pc, #116]	@ (800397c <HAL_GPIO_Init+0x350>)
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800390c:	4b1b      	ldr	r3, [pc, #108]	@ (800397c <HAL_GPIO_Init+0x350>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	43db      	mvns	r3, r3
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	4013      	ands	r3, r2
 800391a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d003      	beq.n	8003930 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	4313      	orrs	r3, r2
 800392e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003930:	4a12      	ldr	r2, [pc, #72]	@ (800397c <HAL_GPIO_Init+0x350>)
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	3301      	adds	r3, #1
 800393a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	fa22 f303 	lsr.w	r3, r2, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	f47f ae78 	bne.w	800363c <HAL_GPIO_Init+0x10>
  }
}
 800394c:	bf00      	nop
 800394e:	bf00      	nop
 8003950:	371c      	adds	r7, #28
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	40021000 	.word	0x40021000
 8003960:	40010000 	.word	0x40010000
 8003964:	48000400 	.word	0x48000400
 8003968:	48000800 	.word	0x48000800
 800396c:	48000c00 	.word	0x48000c00
 8003970:	48001000 	.word	0x48001000
 8003974:	48001400 	.word	0x48001400
 8003978:	48001800 	.word	0x48001800
 800397c:	40010400 	.word	0x40010400

08003980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	460b      	mov	r3, r1
 800398a:	807b      	strh	r3, [r7, #2]
 800398c:	4613      	mov	r3, r2
 800398e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003990:	787b      	ldrb	r3, [r7, #1]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003996:	887a      	ldrh	r2, [r7, #2]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800399c:	e002      	b.n	80039a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800399e:	887a      	ldrh	r2, [r7, #2]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80039b4:	4b04      	ldr	r3, [pc, #16]	@ (80039c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80039bc:	4618      	mov	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	40007000 	.word	0x40007000

080039cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039da:	d130      	bne.n	8003a3e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80039dc:	4b23      	ldr	r3, [pc, #140]	@ (8003a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80039e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039e8:	d038      	beq.n	8003a5c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039ea:	4b20      	ldr	r3, [pc, #128]	@ (8003a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80039f2:	4a1e      	ldr	r2, [pc, #120]	@ (8003a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003a70 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2232      	movs	r2, #50	@ 0x32
 8003a00:	fb02 f303 	mul.w	r3, r2, r3
 8003a04:	4a1b      	ldr	r2, [pc, #108]	@ (8003a74 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003a06:	fba2 2303 	umull	r2, r3, r2, r3
 8003a0a:	0c9b      	lsrs	r3, r3, #18
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a10:	e002      	b.n	8003a18 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	3b01      	subs	r3, #1
 8003a16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a18:	4b14      	ldr	r3, [pc, #80]	@ (8003a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a24:	d102      	bne.n	8003a2c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1f2      	bne.n	8003a12 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a38:	d110      	bne.n	8003a5c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e00f      	b.n	8003a5e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a4a:	d007      	beq.n	8003a5c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a4c:	4b07      	ldr	r3, [pc, #28]	@ (8003a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a54:	4a05      	ldr	r2, [pc, #20]	@ (8003a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a5a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3714      	adds	r7, #20
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	40007000 	.word	0x40007000
 8003a70:	20000000 	.word	0x20000000
 8003a74:	431bde83 	.word	0x431bde83

08003a78 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b088      	sub	sp, #32
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d101      	bne.n	8003a8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e3ca      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a8a:	4b97      	ldr	r3, [pc, #604]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f003 030c 	and.w	r3, r3, #12
 8003a92:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a94:	4b94      	ldr	r3, [pc, #592]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	f003 0303 	and.w	r3, r3, #3
 8003a9c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0310 	and.w	r3, r3, #16
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f000 80e4 	beq.w	8003c74 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d007      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x4a>
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	2b0c      	cmp	r3, #12
 8003ab6:	f040 808b 	bne.w	8003bd0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	f040 8087 	bne.w	8003bd0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ac2:	4b89      	ldr	r3, [pc, #548]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d005      	beq.n	8003ada <HAL_RCC_OscConfig+0x62>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e3a2      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a1a      	ldr	r2, [r3, #32]
 8003ade:	4b82      	ldr	r3, [pc, #520]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0308 	and.w	r3, r3, #8
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d004      	beq.n	8003af4 <HAL_RCC_OscConfig+0x7c>
 8003aea:	4b7f      	ldr	r3, [pc, #508]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003af2:	e005      	b.n	8003b00 <HAL_RCC_OscConfig+0x88>
 8003af4:	4b7c      	ldr	r3, [pc, #496]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003afa:	091b      	lsrs	r3, r3, #4
 8003afc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d223      	bcs.n	8003b4c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f000 fd55 	bl	80045b8 <RCC_SetFlashLatencyFromMSIRange>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e383      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b18:	4b73      	ldr	r3, [pc, #460]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a72      	ldr	r2, [pc, #456]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b1e:	f043 0308 	orr.w	r3, r3, #8
 8003b22:	6013      	str	r3, [r2, #0]
 8003b24:	4b70      	ldr	r3, [pc, #448]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a1b      	ldr	r3, [r3, #32]
 8003b30:	496d      	ldr	r1, [pc, #436]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b36:	4b6c      	ldr	r3, [pc, #432]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	021b      	lsls	r3, r3, #8
 8003b44:	4968      	ldr	r1, [pc, #416]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	604b      	str	r3, [r1, #4]
 8003b4a:	e025      	b.n	8003b98 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b4c:	4b66      	ldr	r3, [pc, #408]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a65      	ldr	r2, [pc, #404]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b52:	f043 0308 	orr.w	r3, r3, #8
 8003b56:	6013      	str	r3, [r2, #0]
 8003b58:	4b63      	ldr	r3, [pc, #396]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a1b      	ldr	r3, [r3, #32]
 8003b64:	4960      	ldr	r1, [pc, #384]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b6a:	4b5f      	ldr	r3, [pc, #380]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	021b      	lsls	r3, r3, #8
 8003b78:	495b      	ldr	r1, [pc, #364]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d109      	bne.n	8003b98 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a1b      	ldr	r3, [r3, #32]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f000 fd15 	bl	80045b8 <RCC_SetFlashLatencyFromMSIRange>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e343      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b98:	f000 fc4a 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	4b52      	ldr	r3, [pc, #328]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	091b      	lsrs	r3, r3, #4
 8003ba4:	f003 030f 	and.w	r3, r3, #15
 8003ba8:	4950      	ldr	r1, [pc, #320]	@ (8003cec <HAL_RCC_OscConfig+0x274>)
 8003baa:	5ccb      	ldrb	r3, [r1, r3]
 8003bac:	f003 031f 	and.w	r3, r3, #31
 8003bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8003bb4:	4a4e      	ldr	r2, [pc, #312]	@ (8003cf0 <HAL_RCC_OscConfig+0x278>)
 8003bb6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003bb8:	4b4e      	ldr	r3, [pc, #312]	@ (8003cf4 <HAL_RCC_OscConfig+0x27c>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fd fe7b 	bl	80018b8 <HAL_InitTick>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003bc6:	7bfb      	ldrb	r3, [r7, #15]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d052      	beq.n	8003c72 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	e327      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d032      	beq.n	8003c3e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003bd8:	4b43      	ldr	r3, [pc, #268]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a42      	ldr	r2, [pc, #264]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003bde:	f043 0301 	orr.w	r3, r3, #1
 8003be2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003be4:	f7fd feb8 	bl	8001958 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003bec:	f7fd feb4 	bl	8001958 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e310      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bfe:	4b3a      	ldr	r3, [pc, #232]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d0f0      	beq.n	8003bec <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c0a:	4b37      	ldr	r3, [pc, #220]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a36      	ldr	r2, [pc, #216]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c10:	f043 0308 	orr.w	r3, r3, #8
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	4b34      	ldr	r3, [pc, #208]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	4931      	ldr	r1, [pc, #196]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c28:	4b2f      	ldr	r3, [pc, #188]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	69db      	ldr	r3, [r3, #28]
 8003c34:	021b      	lsls	r3, r3, #8
 8003c36:	492c      	ldr	r1, [pc, #176]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	604b      	str	r3, [r1, #4]
 8003c3c:	e01a      	b.n	8003c74 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a29      	ldr	r2, [pc, #164]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c44:	f023 0301 	bic.w	r3, r3, #1
 8003c48:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c4a:	f7fd fe85 	bl	8001958 <HAL_GetTick>
 8003c4e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c50:	e008      	b.n	8003c64 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c52:	f7fd fe81 	bl	8001958 <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e2dd      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c64:	4b20      	ldr	r3, [pc, #128]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0302 	and.w	r3, r3, #2
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d1f0      	bne.n	8003c52 <HAL_RCC_OscConfig+0x1da>
 8003c70:	e000      	b.n	8003c74 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c72:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0301 	and.w	r3, r3, #1
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d074      	beq.n	8003d6a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	2b08      	cmp	r3, #8
 8003c84:	d005      	beq.n	8003c92 <HAL_RCC_OscConfig+0x21a>
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	2b0c      	cmp	r3, #12
 8003c8a:	d10e      	bne.n	8003caa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	2b03      	cmp	r3, #3
 8003c90:	d10b      	bne.n	8003caa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c92:	4b15      	ldr	r3, [pc, #84]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d064      	beq.n	8003d68 <HAL_RCC_OscConfig+0x2f0>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d160      	bne.n	8003d68 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e2ba      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cb2:	d106      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x24a>
 8003cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a0b      	ldr	r2, [pc, #44]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003cba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cbe:	6013      	str	r3, [r2, #0]
 8003cc0:	e026      	b.n	8003d10 <HAL_RCC_OscConfig+0x298>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cca:	d115      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x280>
 8003ccc:	4b06      	ldr	r3, [pc, #24]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a05      	ldr	r2, [pc, #20]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003cd2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cd6:	6013      	str	r3, [r2, #0]
 8003cd8:	4b03      	ldr	r3, [pc, #12]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a02      	ldr	r2, [pc, #8]	@ (8003ce8 <HAL_RCC_OscConfig+0x270>)
 8003cde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce2:	6013      	str	r3, [r2, #0]
 8003ce4:	e014      	b.n	8003d10 <HAL_RCC_OscConfig+0x298>
 8003ce6:	bf00      	nop
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	08008b38 	.word	0x08008b38
 8003cf0:	20000000 	.word	0x20000000
 8003cf4:	20000004 	.word	0x20000004
 8003cf8:	4ba0      	ldr	r3, [pc, #640]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a9f      	ldr	r2, [pc, #636]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003cfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d02:	6013      	str	r3, [r2, #0]
 8003d04:	4b9d      	ldr	r3, [pc, #628]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a9c      	ldr	r2, [pc, #624]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003d0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d013      	beq.n	8003d40 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d18:	f7fd fe1e 	bl	8001958 <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d1e:	e008      	b.n	8003d32 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d20:	f7fd fe1a 	bl	8001958 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b64      	cmp	r3, #100	@ 0x64
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e276      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d32:	4b92      	ldr	r3, [pc, #584]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d0f0      	beq.n	8003d20 <HAL_RCC_OscConfig+0x2a8>
 8003d3e:	e014      	b.n	8003d6a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d40:	f7fd fe0a 	bl	8001958 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d48:	f7fd fe06 	bl	8001958 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b64      	cmp	r3, #100	@ 0x64
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e262      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d5a:	4b88      	ldr	r3, [pc, #544]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d1f0      	bne.n	8003d48 <HAL_RCC_OscConfig+0x2d0>
 8003d66:	e000      	b.n	8003d6a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d060      	beq.n	8003e38 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	2b04      	cmp	r3, #4
 8003d7a:	d005      	beq.n	8003d88 <HAL_RCC_OscConfig+0x310>
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	2b0c      	cmp	r3, #12
 8003d80:	d119      	bne.n	8003db6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d116      	bne.n	8003db6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d88:	4b7c      	ldr	r3, [pc, #496]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d005      	beq.n	8003da0 <HAL_RCC_OscConfig+0x328>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e23f      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da0:	4b76      	ldr	r3, [pc, #472]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	061b      	lsls	r3, r3, #24
 8003dae:	4973      	ldr	r1, [pc, #460]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003db4:	e040      	b.n	8003e38 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d023      	beq.n	8003e06 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dbe:	4b6f      	ldr	r3, [pc, #444]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a6e      	ldr	r2, [pc, #440]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003dc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dca:	f7fd fdc5 	bl	8001958 <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dd2:	f7fd fdc1 	bl	8001958 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e21d      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003de4:	4b65      	ldr	r3, [pc, #404]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df0:	4b62      	ldr	r3, [pc, #392]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	061b      	lsls	r3, r3, #24
 8003dfe:	495f      	ldr	r1, [pc, #380]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	604b      	str	r3, [r1, #4]
 8003e04:	e018      	b.n	8003e38 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e06:	4b5d      	ldr	r3, [pc, #372]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a5c      	ldr	r2, [pc, #368]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003e0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e12:	f7fd fda1 	bl	8001958 <HAL_GetTick>
 8003e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e18:	e008      	b.n	8003e2c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e1a:	f7fd fd9d 	bl	8001958 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d901      	bls.n	8003e2c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e1f9      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e2c:	4b53      	ldr	r3, [pc, #332]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1f0      	bne.n	8003e1a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d03c      	beq.n	8003ebe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d01c      	beq.n	8003e86 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e4c:	4b4b      	ldr	r3, [pc, #300]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003e4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e52:	4a4a      	ldr	r2, [pc, #296]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003e54:	f043 0301 	orr.w	r3, r3, #1
 8003e58:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e5c:	f7fd fd7c 	bl	8001958 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e64:	f7fd fd78 	bl	8001958 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e1d4      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e76:	4b41      	ldr	r3, [pc, #260]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003e78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e7c:	f003 0302 	and.w	r3, r3, #2
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d0ef      	beq.n	8003e64 <HAL_RCC_OscConfig+0x3ec>
 8003e84:	e01b      	b.n	8003ebe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e86:	4b3d      	ldr	r3, [pc, #244]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e8c:	4a3b      	ldr	r2, [pc, #236]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003e8e:	f023 0301 	bic.w	r3, r3, #1
 8003e92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e96:	f7fd fd5f 	bl	8001958 <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e9c:	e008      	b.n	8003eb0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e9e:	f7fd fd5b 	bl	8001958 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d901      	bls.n	8003eb0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e1b7      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003eb0:	4b32      	ldr	r3, [pc, #200]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1ef      	bne.n	8003e9e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 80a6 	beq.w	8004018 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ed0:	4b2a      	ldr	r3, [pc, #168]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10d      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003edc:	4b27      	ldr	r3, [pc, #156]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee0:	4a26      	ldr	r2, [pc, #152]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ee6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ee8:	4b24      	ldr	r3, [pc, #144]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ef0:	60bb      	str	r3, [r7, #8]
 8003ef2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ef8:	4b21      	ldr	r3, [pc, #132]	@ (8003f80 <HAL_RCC_OscConfig+0x508>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d118      	bne.n	8003f36 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f04:	4b1e      	ldr	r3, [pc, #120]	@ (8003f80 <HAL_RCC_OscConfig+0x508>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a1d      	ldr	r2, [pc, #116]	@ (8003f80 <HAL_RCC_OscConfig+0x508>)
 8003f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f10:	f7fd fd22 	bl	8001958 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f18:	f7fd fd1e 	bl	8001958 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e17a      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f2a:	4b15      	ldr	r3, [pc, #84]	@ (8003f80 <HAL_RCC_OscConfig+0x508>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d0f0      	beq.n	8003f18 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d108      	bne.n	8003f50 <HAL_RCC_OscConfig+0x4d8>
 8003f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f44:	4a0d      	ldr	r2, [pc, #52]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003f46:	f043 0301 	orr.w	r3, r3, #1
 8003f4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f4e:	e029      	b.n	8003fa4 <HAL_RCC_OscConfig+0x52c>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	2b05      	cmp	r3, #5
 8003f56:	d115      	bne.n	8003f84 <HAL_RCC_OscConfig+0x50c>
 8003f58:	4b08      	ldr	r3, [pc, #32]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5e:	4a07      	ldr	r2, [pc, #28]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003f60:	f043 0304 	orr.w	r3, r3, #4
 8003f64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f68:	4b04      	ldr	r3, [pc, #16]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f6e:	4a03      	ldr	r2, [pc, #12]	@ (8003f7c <HAL_RCC_OscConfig+0x504>)
 8003f70:	f043 0301 	orr.w	r3, r3, #1
 8003f74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f78:	e014      	b.n	8003fa4 <HAL_RCC_OscConfig+0x52c>
 8003f7a:	bf00      	nop
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	40007000 	.word	0x40007000
 8003f84:	4b9c      	ldr	r3, [pc, #624]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8003f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8a:	4a9b      	ldr	r2, [pc, #620]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8003f8c:	f023 0301 	bic.w	r3, r3, #1
 8003f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f94:	4b98      	ldr	r3, [pc, #608]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8003f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f9a:	4a97      	ldr	r2, [pc, #604]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8003f9c:	f023 0304 	bic.w	r3, r3, #4
 8003fa0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d016      	beq.n	8003fda <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fac:	f7fd fcd4 	bl	8001958 <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fb2:	e00a      	b.n	8003fca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fb4:	f7fd fcd0 	bl	8001958 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e12a      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fca:	4b8b      	ldr	r3, [pc, #556]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8003fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d0ed      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x53c>
 8003fd8:	e015      	b.n	8004006 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fda:	f7fd fcbd 	bl	8001958 <HAL_GetTick>
 8003fde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fe0:	e00a      	b.n	8003ff8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe2:	f7fd fcb9 	bl	8001958 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d901      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e113      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ff8:	4b7f      	ldr	r3, [pc, #508]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8003ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1ed      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004006:	7ffb      	ldrb	r3, [r7, #31]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d105      	bne.n	8004018 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800400c:	4b7a      	ldr	r3, [pc, #488]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 800400e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004010:	4a79      	ldr	r2, [pc, #484]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8004012:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004016:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800401c:	2b00      	cmp	r3, #0
 800401e:	f000 80fe 	beq.w	800421e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004026:	2b02      	cmp	r3, #2
 8004028:	f040 80d0 	bne.w	80041cc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800402c:	4b72      	ldr	r3, [pc, #456]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f003 0203 	and.w	r2, r3, #3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800403c:	429a      	cmp	r2, r3
 800403e:	d130      	bne.n	80040a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404a:	3b01      	subs	r3, #1
 800404c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800404e:	429a      	cmp	r2, r3
 8004050:	d127      	bne.n	80040a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800405c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800405e:	429a      	cmp	r2, r3
 8004060:	d11f      	bne.n	80040a2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800406c:	2a07      	cmp	r2, #7
 800406e:	bf14      	ite	ne
 8004070:	2201      	movne	r2, #1
 8004072:	2200      	moveq	r2, #0
 8004074:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004076:	4293      	cmp	r3, r2
 8004078:	d113      	bne.n	80040a2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004084:	085b      	lsrs	r3, r3, #1
 8004086:	3b01      	subs	r3, #1
 8004088:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800408a:	429a      	cmp	r2, r3
 800408c:	d109      	bne.n	80040a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	085b      	lsrs	r3, r3, #1
 800409a:	3b01      	subs	r3, #1
 800409c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800409e:	429a      	cmp	r2, r3
 80040a0:	d06e      	beq.n	8004180 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	2b0c      	cmp	r3, #12
 80040a6:	d069      	beq.n	800417c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80040a8:	4b53      	ldr	r3, [pc, #332]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d105      	bne.n	80040c0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80040b4:	4b50      	ldr	r3, [pc, #320]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d001      	beq.n	80040c4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e0ad      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80040c4:	4b4c      	ldr	r3, [pc, #304]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a4b      	ldr	r2, [pc, #300]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 80040ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040ce:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80040d0:	f7fd fc42 	bl	8001958 <HAL_GetTick>
 80040d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040d6:	e008      	b.n	80040ea <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040d8:	f7fd fc3e 	bl	8001958 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e09a      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040ea:	4b43      	ldr	r3, [pc, #268]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1f0      	bne.n	80040d8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040f6:	4b40      	ldr	r3, [pc, #256]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	4b40      	ldr	r3, [pc, #256]	@ (80041fc <HAL_RCC_OscConfig+0x784>)
 80040fc:	4013      	ands	r3, r2
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004106:	3a01      	subs	r2, #1
 8004108:	0112      	lsls	r2, r2, #4
 800410a:	4311      	orrs	r1, r2
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004110:	0212      	lsls	r2, r2, #8
 8004112:	4311      	orrs	r1, r2
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004118:	0852      	lsrs	r2, r2, #1
 800411a:	3a01      	subs	r2, #1
 800411c:	0552      	lsls	r2, r2, #21
 800411e:	4311      	orrs	r1, r2
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004124:	0852      	lsrs	r2, r2, #1
 8004126:	3a01      	subs	r2, #1
 8004128:	0652      	lsls	r2, r2, #25
 800412a:	4311      	orrs	r1, r2
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004130:	0912      	lsrs	r2, r2, #4
 8004132:	0452      	lsls	r2, r2, #17
 8004134:	430a      	orrs	r2, r1
 8004136:	4930      	ldr	r1, [pc, #192]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8004138:	4313      	orrs	r3, r2
 800413a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800413c:	4b2e      	ldr	r3, [pc, #184]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a2d      	ldr	r2, [pc, #180]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8004142:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004146:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004148:	4b2b      	ldr	r3, [pc, #172]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	4a2a      	ldr	r2, [pc, #168]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 800414e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004152:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004154:	f7fd fc00 	bl	8001958 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800415c:	f7fd fbfc 	bl	8001958 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e058      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800416e:	4b22      	ldr	r3, [pc, #136]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d0f0      	beq.n	800415c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800417a:	e050      	b.n	800421e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e04f      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004180:	4b1d      	ldr	r3, [pc, #116]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d148      	bne.n	800421e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800418c:	4b1a      	ldr	r3, [pc, #104]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a19      	ldr	r2, [pc, #100]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 8004192:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004196:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004198:	4b17      	ldr	r3, [pc, #92]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	4a16      	ldr	r2, [pc, #88]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 800419e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041a2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041a4:	f7fd fbd8 	bl	8001958 <HAL_GetTick>
 80041a8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ac:	f7fd fbd4 	bl	8001958 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e030      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041be:	4b0e      	ldr	r3, [pc, #56]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d0f0      	beq.n	80041ac <HAL_RCC_OscConfig+0x734>
 80041ca:	e028      	b.n	800421e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	2b0c      	cmp	r3, #12
 80041d0:	d023      	beq.n	800421a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041d2:	4b09      	ldr	r3, [pc, #36]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a08      	ldr	r2, [pc, #32]	@ (80041f8 <HAL_RCC_OscConfig+0x780>)
 80041d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041de:	f7fd fbbb 	bl	8001958 <HAL_GetTick>
 80041e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041e4:	e00c      	b.n	8004200 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e6:	f7fd fbb7 	bl	8001958 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d905      	bls.n	8004200 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e013      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
 80041f8:	40021000 	.word	0x40021000
 80041fc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004200:	4b09      	ldr	r3, [pc, #36]	@ (8004228 <HAL_RCC_OscConfig+0x7b0>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1ec      	bne.n	80041e6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800420c:	4b06      	ldr	r3, [pc, #24]	@ (8004228 <HAL_RCC_OscConfig+0x7b0>)
 800420e:	68da      	ldr	r2, [r3, #12]
 8004210:	4905      	ldr	r1, [pc, #20]	@ (8004228 <HAL_RCC_OscConfig+0x7b0>)
 8004212:	4b06      	ldr	r3, [pc, #24]	@ (800422c <HAL_RCC_OscConfig+0x7b4>)
 8004214:	4013      	ands	r3, r2
 8004216:	60cb      	str	r3, [r1, #12]
 8004218:	e001      	b.n	800421e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e000      	b.n	8004220 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800421e:	2300      	movs	r3, #0
}
 8004220:	4618      	mov	r0, r3
 8004222:	3720      	adds	r7, #32
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	40021000 	.word	0x40021000
 800422c:	feeefffc 	.word	0xfeeefffc

08004230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d101      	bne.n	8004244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e0e7      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004244:	4b75      	ldr	r3, [pc, #468]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d910      	bls.n	8004274 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004252:	4b72      	ldr	r3, [pc, #456]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f023 0207 	bic.w	r2, r3, #7
 800425a:	4970      	ldr	r1, [pc, #448]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	4313      	orrs	r3, r2
 8004260:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004262:	4b6e      	ldr	r3, [pc, #440]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0307 	and.w	r3, r3, #7
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	429a      	cmp	r2, r3
 800426e:	d001      	beq.n	8004274 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e0cf      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d010      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	4b66      	ldr	r3, [pc, #408]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800428c:	429a      	cmp	r2, r3
 800428e:	d908      	bls.n	80042a2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004290:	4b63      	ldr	r3, [pc, #396]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	4960      	ldr	r1, [pc, #384]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d04c      	beq.n	8004348 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2b03      	cmp	r3, #3
 80042b4:	d107      	bne.n	80042c6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042b6:	4b5a      	ldr	r3, [pc, #360]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d121      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e0a6      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d107      	bne.n	80042de <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042ce:	4b54      	ldr	r3, [pc, #336]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d115      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e09a      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d107      	bne.n	80042f6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042e6:	4b4e      	ldr	r3, [pc, #312]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d109      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e08e      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042f6:	4b4a      	ldr	r3, [pc, #296]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e086      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004306:	4b46      	ldr	r3, [pc, #280]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f023 0203 	bic.w	r2, r3, #3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	4943      	ldr	r1, [pc, #268]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004314:	4313      	orrs	r3, r2
 8004316:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004318:	f7fd fb1e 	bl	8001958 <HAL_GetTick>
 800431c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800431e:	e00a      	b.n	8004336 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004320:	f7fd fb1a 	bl	8001958 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800432e:	4293      	cmp	r3, r2
 8004330:	d901      	bls.n	8004336 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e06e      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004336:	4b3a      	ldr	r3, [pc, #232]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f003 020c 	and.w	r2, r3, #12
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	429a      	cmp	r2, r3
 8004346:	d1eb      	bne.n	8004320 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d010      	beq.n	8004376 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	4b31      	ldr	r3, [pc, #196]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004360:	429a      	cmp	r2, r3
 8004362:	d208      	bcs.n	8004376 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004364:	4b2e      	ldr	r3, [pc, #184]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	492b      	ldr	r1, [pc, #172]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004372:	4313      	orrs	r3, r2
 8004374:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004376:	4b29      	ldr	r3, [pc, #164]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	429a      	cmp	r2, r3
 8004382:	d210      	bcs.n	80043a6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004384:	4b25      	ldr	r3, [pc, #148]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f023 0207 	bic.w	r2, r3, #7
 800438c:	4923      	ldr	r1, [pc, #140]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	4313      	orrs	r3, r2
 8004392:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004394:	4b21      	ldr	r3, [pc, #132]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d001      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e036      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0304 	and.w	r3, r3, #4
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d008      	beq.n	80043c4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043b2:	4b1b      	ldr	r3, [pc, #108]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	4918      	ldr	r1, [pc, #96]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0308 	and.w	r3, r3, #8
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d009      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043d0:	4b13      	ldr	r3, [pc, #76]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	00db      	lsls	r3, r3, #3
 80043de:	4910      	ldr	r1, [pc, #64]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80043e4:	f000 f824 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 80043e8:	4602      	mov	r2, r0
 80043ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	091b      	lsrs	r3, r3, #4
 80043f0:	f003 030f 	and.w	r3, r3, #15
 80043f4:	490b      	ldr	r1, [pc, #44]	@ (8004424 <HAL_RCC_ClockConfig+0x1f4>)
 80043f6:	5ccb      	ldrb	r3, [r1, r3]
 80043f8:	f003 031f 	and.w	r3, r3, #31
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004400:	4a09      	ldr	r2, [pc, #36]	@ (8004428 <HAL_RCC_ClockConfig+0x1f8>)
 8004402:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004404:	4b09      	ldr	r3, [pc, #36]	@ (800442c <HAL_RCC_ClockConfig+0x1fc>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4618      	mov	r0, r3
 800440a:	f7fd fa55 	bl	80018b8 <HAL_InitTick>
 800440e:	4603      	mov	r3, r0
 8004410:	72fb      	strb	r3, [r7, #11]

  return status;
 8004412:	7afb      	ldrb	r3, [r7, #11]
}
 8004414:	4618      	mov	r0, r3
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	40022000 	.word	0x40022000
 8004420:	40021000 	.word	0x40021000
 8004424:	08008b38 	.word	0x08008b38
 8004428:	20000000 	.word	0x20000000
 800442c:	20000004 	.word	0x20000004

08004430 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004430:	b480      	push	{r7}
 8004432:	b089      	sub	sp, #36	@ 0x24
 8004434:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004436:	2300      	movs	r3, #0
 8004438:	61fb      	str	r3, [r7, #28]
 800443a:	2300      	movs	r3, #0
 800443c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800443e:	4b3e      	ldr	r3, [pc, #248]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f003 030c 	and.w	r3, r3, #12
 8004446:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004448:	4b3b      	ldr	r3, [pc, #236]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f003 0303 	and.w	r3, r3, #3
 8004450:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d005      	beq.n	8004464 <HAL_RCC_GetSysClockFreq+0x34>
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	2b0c      	cmp	r3, #12
 800445c:	d121      	bne.n	80044a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d11e      	bne.n	80044a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004464:	4b34      	ldr	r3, [pc, #208]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0308 	and.w	r3, r3, #8
 800446c:	2b00      	cmp	r3, #0
 800446e:	d107      	bne.n	8004480 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004470:	4b31      	ldr	r3, [pc, #196]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004472:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004476:	0a1b      	lsrs	r3, r3, #8
 8004478:	f003 030f 	and.w	r3, r3, #15
 800447c:	61fb      	str	r3, [r7, #28]
 800447e:	e005      	b.n	800448c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004480:	4b2d      	ldr	r3, [pc, #180]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	091b      	lsrs	r3, r3, #4
 8004486:	f003 030f 	and.w	r3, r3, #15
 800448a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800448c:	4a2b      	ldr	r2, [pc, #172]	@ (800453c <HAL_RCC_GetSysClockFreq+0x10c>)
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004494:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10d      	bne.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044a0:	e00a      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d102      	bne.n	80044ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044a8:	4b25      	ldr	r3, [pc, #148]	@ (8004540 <HAL_RCC_GetSysClockFreq+0x110>)
 80044aa:	61bb      	str	r3, [r7, #24]
 80044ac:	e004      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d101      	bne.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044b4:	4b23      	ldr	r3, [pc, #140]	@ (8004544 <HAL_RCC_GetSysClockFreq+0x114>)
 80044b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	2b0c      	cmp	r3, #12
 80044bc:	d134      	bne.n	8004528 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044be:	4b1e      	ldr	r3, [pc, #120]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	f003 0303 	and.w	r3, r3, #3
 80044c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d003      	beq.n	80044d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	2b03      	cmp	r3, #3
 80044d2:	d003      	beq.n	80044dc <HAL_RCC_GetSysClockFreq+0xac>
 80044d4:	e005      	b.n	80044e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80044d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004540 <HAL_RCC_GetSysClockFreq+0x110>)
 80044d8:	617b      	str	r3, [r7, #20]
      break;
 80044da:	e005      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80044dc:	4b19      	ldr	r3, [pc, #100]	@ (8004544 <HAL_RCC_GetSysClockFreq+0x114>)
 80044de:	617b      	str	r3, [r7, #20]
      break;
 80044e0:	e002      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	617b      	str	r3, [r7, #20]
      break;
 80044e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044e8:	4b13      	ldr	r3, [pc, #76]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	091b      	lsrs	r3, r3, #4
 80044ee:	f003 0307 	and.w	r3, r3, #7
 80044f2:	3301      	adds	r3, #1
 80044f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80044f6:	4b10      	ldr	r3, [pc, #64]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	0a1b      	lsrs	r3, r3, #8
 80044fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	fb03 f202 	mul.w	r2, r3, r2
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	fbb2 f3f3 	udiv	r3, r2, r3
 800450c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800450e:	4b0a      	ldr	r3, [pc, #40]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	0e5b      	lsrs	r3, r3, #25
 8004514:	f003 0303 	and.w	r3, r3, #3
 8004518:	3301      	adds	r3, #1
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	fbb2 f3f3 	udiv	r3, r2, r3
 8004526:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004528:	69bb      	ldr	r3, [r7, #24]
}
 800452a:	4618      	mov	r0, r3
 800452c:	3724      	adds	r7, #36	@ 0x24
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	40021000 	.word	0x40021000
 800453c:	08008b50 	.word	0x08008b50
 8004540:	00f42400 	.word	0x00f42400
 8004544:	007a1200 	.word	0x007a1200

08004548 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004548:	b480      	push	{r7}
 800454a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800454c:	4b03      	ldr	r3, [pc, #12]	@ (800455c <HAL_RCC_GetHCLKFreq+0x14>)
 800454e:	681b      	ldr	r3, [r3, #0]
}
 8004550:	4618      	mov	r0, r3
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	20000000 	.word	0x20000000

08004560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004564:	f7ff fff0 	bl	8004548 <HAL_RCC_GetHCLKFreq>
 8004568:	4602      	mov	r2, r0
 800456a:	4b06      	ldr	r3, [pc, #24]	@ (8004584 <HAL_RCC_GetPCLK1Freq+0x24>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	0a1b      	lsrs	r3, r3, #8
 8004570:	f003 0307 	and.w	r3, r3, #7
 8004574:	4904      	ldr	r1, [pc, #16]	@ (8004588 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004576:	5ccb      	ldrb	r3, [r1, r3]
 8004578:	f003 031f 	and.w	r3, r3, #31
 800457c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004580:	4618      	mov	r0, r3
 8004582:	bd80      	pop	{r7, pc}
 8004584:	40021000 	.word	0x40021000
 8004588:	08008b48 	.word	0x08008b48

0800458c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004590:	f7ff ffda 	bl	8004548 <HAL_RCC_GetHCLKFreq>
 8004594:	4602      	mov	r2, r0
 8004596:	4b06      	ldr	r3, [pc, #24]	@ (80045b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	0adb      	lsrs	r3, r3, #11
 800459c:	f003 0307 	and.w	r3, r3, #7
 80045a0:	4904      	ldr	r1, [pc, #16]	@ (80045b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80045a2:	5ccb      	ldrb	r3, [r1, r3]
 80045a4:	f003 031f 	and.w	r3, r3, #31
 80045a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	40021000 	.word	0x40021000
 80045b4:	08008b48 	.word	0x08008b48

080045b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b086      	sub	sp, #24
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80045c0:	2300      	movs	r3, #0
 80045c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80045c4:	4b2a      	ldr	r3, [pc, #168]	@ (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80045d0:	f7ff f9ee 	bl	80039b0 <HAL_PWREx_GetVoltageRange>
 80045d4:	6178      	str	r0, [r7, #20]
 80045d6:	e014      	b.n	8004602 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80045d8:	4b25      	ldr	r3, [pc, #148]	@ (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045dc:	4a24      	ldr	r2, [pc, #144]	@ (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80045e4:	4b22      	ldr	r3, [pc, #136]	@ (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045ec:	60fb      	str	r3, [r7, #12]
 80045ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80045f0:	f7ff f9de 	bl	80039b0 <HAL_PWREx_GetVoltageRange>
 80045f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80045f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045fa:	4a1d      	ldr	r2, [pc, #116]	@ (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004600:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004608:	d10b      	bne.n	8004622 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2b80      	cmp	r3, #128	@ 0x80
 800460e:	d919      	bls.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2ba0      	cmp	r3, #160	@ 0xa0
 8004614:	d902      	bls.n	800461c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004616:	2302      	movs	r3, #2
 8004618:	613b      	str	r3, [r7, #16]
 800461a:	e013      	b.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800461c:	2301      	movs	r3, #1
 800461e:	613b      	str	r3, [r7, #16]
 8004620:	e010      	b.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2b80      	cmp	r3, #128	@ 0x80
 8004626:	d902      	bls.n	800462e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004628:	2303      	movs	r3, #3
 800462a:	613b      	str	r3, [r7, #16]
 800462c:	e00a      	b.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b80      	cmp	r3, #128	@ 0x80
 8004632:	d102      	bne.n	800463a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004634:	2302      	movs	r3, #2
 8004636:	613b      	str	r3, [r7, #16]
 8004638:	e004      	b.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b70      	cmp	r3, #112	@ 0x70
 800463e:	d101      	bne.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004640:	2301      	movs	r3, #1
 8004642:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004644:	4b0b      	ldr	r3, [pc, #44]	@ (8004674 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f023 0207 	bic.w	r2, r3, #7
 800464c:	4909      	ldr	r1, [pc, #36]	@ (8004674 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	4313      	orrs	r3, r2
 8004652:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004654:	4b07      	ldr	r3, [pc, #28]	@ (8004674 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	429a      	cmp	r2, r3
 8004660:	d001      	beq.n	8004666 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e000      	b.n	8004668 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3718      	adds	r7, #24
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40021000 	.word	0x40021000
 8004674:	40022000 	.word	0x40022000

08004678 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004680:	2300      	movs	r3, #0
 8004682:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004684:	2300      	movs	r3, #0
 8004686:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004690:	2b00      	cmp	r3, #0
 8004692:	d041      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004698:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800469c:	d02a      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800469e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80046a2:	d824      	bhi.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046a4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046a8:	d008      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80046aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046ae:	d81e      	bhi.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d00a      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x52>
 80046b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046b8:	d010      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80046ba:	e018      	b.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046bc:	4b86      	ldr	r3, [pc, #536]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	4a85      	ldr	r2, [pc, #532]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046c6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046c8:	e015      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	3304      	adds	r3, #4
 80046ce:	2100      	movs	r1, #0
 80046d0:	4618      	mov	r0, r3
 80046d2:	f000 fabb 	bl	8004c4c <RCCEx_PLLSAI1_Config>
 80046d6:	4603      	mov	r3, r0
 80046d8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046da:	e00c      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3320      	adds	r3, #32
 80046e0:	2100      	movs	r1, #0
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 fba6 	bl	8004e34 <RCCEx_PLLSAI2_Config>
 80046e8:	4603      	mov	r3, r0
 80046ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046ec:	e003      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	74fb      	strb	r3, [r7, #19]
      break;
 80046f2:	e000      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80046f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046f6:	7cfb      	ldrb	r3, [r7, #19]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10b      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80046fc:	4b76      	ldr	r3, [pc, #472]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004702:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800470a:	4973      	ldr	r1, [pc, #460]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800470c:	4313      	orrs	r3, r2
 800470e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004712:	e001      	b.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004714:	7cfb      	ldrb	r3, [r7, #19]
 8004716:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d041      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004728:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800472c:	d02a      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800472e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004732:	d824      	bhi.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004734:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004738:	d008      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800473a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800473e:	d81e      	bhi.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004740:	2b00      	cmp	r3, #0
 8004742:	d00a      	beq.n	800475a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004744:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004748:	d010      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800474a:	e018      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800474c:	4b62      	ldr	r3, [pc, #392]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	4a61      	ldr	r2, [pc, #388]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004752:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004756:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004758:	e015      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	3304      	adds	r3, #4
 800475e:	2100      	movs	r1, #0
 8004760:	4618      	mov	r0, r3
 8004762:	f000 fa73 	bl	8004c4c <RCCEx_PLLSAI1_Config>
 8004766:	4603      	mov	r3, r0
 8004768:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800476a:	e00c      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	3320      	adds	r3, #32
 8004770:	2100      	movs	r1, #0
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fb5e 	bl	8004e34 <RCCEx_PLLSAI2_Config>
 8004778:	4603      	mov	r3, r0
 800477a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800477c:	e003      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	74fb      	strb	r3, [r7, #19]
      break;
 8004782:	e000      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004784:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004786:	7cfb      	ldrb	r3, [r7, #19]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d10b      	bne.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800478c:	4b52      	ldr	r3, [pc, #328]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800478e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004792:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800479a:	494f      	ldr	r1, [pc, #316]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800479c:	4313      	orrs	r3, r2
 800479e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80047a2:	e001      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047a4:	7cfb      	ldrb	r3, [r7, #19]
 80047a6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 80a0 	beq.w	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047b6:	2300      	movs	r3, #0
 80047b8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80047ba:	4b47      	ldr	r3, [pc, #284]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x152>
 80047c6:	2301      	movs	r3, #1
 80047c8:	e000      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80047ca:	2300      	movs	r3, #0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00d      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047d0:	4b41      	ldr	r3, [pc, #260]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047d4:	4a40      	ldr	r2, [pc, #256]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047da:	6593      	str	r3, [r2, #88]	@ 0x58
 80047dc:	4b3e      	ldr	r3, [pc, #248]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047e4:	60bb      	str	r3, [r7, #8]
 80047e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047e8:	2301      	movs	r3, #1
 80047ea:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047ec:	4b3b      	ldr	r3, [pc, #236]	@ (80048dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a3a      	ldr	r2, [pc, #232]	@ (80048dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047f8:	f7fd f8ae 	bl	8001958 <HAL_GetTick>
 80047fc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80047fe:	e009      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004800:	f7fd f8aa 	bl	8001958 <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	2b02      	cmp	r3, #2
 800480c:	d902      	bls.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	74fb      	strb	r3, [r7, #19]
        break;
 8004812:	e005      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004814:	4b31      	ldr	r3, [pc, #196]	@ (80048dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800481c:	2b00      	cmp	r3, #0
 800481e:	d0ef      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004820:	7cfb      	ldrb	r3, [r7, #19]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d15c      	bne.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004826:	4b2c      	ldr	r3, [pc, #176]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800482c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004830:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d01f      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	429a      	cmp	r2, r3
 8004842:	d019      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004844:	4b24      	ldr	r3, [pc, #144]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800484a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800484e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004850:	4b21      	ldr	r3, [pc, #132]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004856:	4a20      	ldr	r2, [pc, #128]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800485c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004860:	4b1d      	ldr	r3, [pc, #116]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004866:	4a1c      	ldr	r2, [pc, #112]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004868:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800486c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004870:	4a19      	ldr	r2, [pc, #100]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d016      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004882:	f7fd f869 	bl	8001958 <HAL_GetTick>
 8004886:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004888:	e00b      	b.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800488a:	f7fd f865 	bl	8001958 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004898:	4293      	cmp	r3, r2
 800489a:	d902      	bls.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	74fb      	strb	r3, [r7, #19]
            break;
 80048a0:	e006      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048a2:	4b0d      	ldr	r3, [pc, #52]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d0ec      	beq.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80048b0:	7cfb      	ldrb	r3, [r7, #19]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10c      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048b6:	4b08      	ldr	r3, [pc, #32]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048c6:	4904      	ldr	r1, [pc, #16]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80048ce:	e009      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048d0:	7cfb      	ldrb	r3, [r7, #19]
 80048d2:	74bb      	strb	r3, [r7, #18]
 80048d4:	e006      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80048d6:	bf00      	nop
 80048d8:	40021000 	.word	0x40021000
 80048dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048e0:	7cfb      	ldrb	r3, [r7, #19]
 80048e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048e4:	7c7b      	ldrb	r3, [r7, #17]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d105      	bne.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ea:	4b9e      	ldr	r3, [pc, #632]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ee:	4a9d      	ldr	r2, [pc, #628]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d00a      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004902:	4b98      	ldr	r3, [pc, #608]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004908:	f023 0203 	bic.w	r2, r3, #3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004910:	4994      	ldr	r1, [pc, #592]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004912:	4313      	orrs	r3, r2
 8004914:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00a      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004924:	4b8f      	ldr	r3, [pc, #572]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800492a:	f023 020c 	bic.w	r2, r3, #12
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004932:	498c      	ldr	r1, [pc, #560]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004934:	4313      	orrs	r3, r2
 8004936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0304 	and.w	r3, r3, #4
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004946:	4b87      	ldr	r3, [pc, #540]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004954:	4983      	ldr	r1, [pc, #524]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004956:	4313      	orrs	r3, r2
 8004958:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0308 	and.w	r3, r3, #8
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00a      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004968:	4b7e      	ldr	r3, [pc, #504]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800496a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800496e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004976:	497b      	ldr	r1, [pc, #492]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004978:	4313      	orrs	r3, r2
 800497a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0310 	and.w	r3, r3, #16
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800498a:	4b76      	ldr	r3, [pc, #472]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800498c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004990:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004998:	4972      	ldr	r1, [pc, #456]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0320 	and.w	r3, r3, #32
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00a      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049ac:	4b6d      	ldr	r3, [pc, #436]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ba:	496a      	ldr	r1, [pc, #424]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049ce:	4b65      	ldr	r3, [pc, #404]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049dc:	4961      	ldr	r1, [pc, #388]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d00a      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049f0:	4b5c      	ldr	r3, [pc, #368]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049fe:	4959      	ldr	r1, [pc, #356]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a00:	4313      	orrs	r3, r2
 8004a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00a      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a12:	4b54      	ldr	r3, [pc, #336]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a18:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a20:	4950      	ldr	r1, [pc, #320]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00a      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a34:	4b4b      	ldr	r3, [pc, #300]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a3a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a42:	4948      	ldr	r1, [pc, #288]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a56:	4b43      	ldr	r3, [pc, #268]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a64:	493f      	ldr	r1, [pc, #252]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d028      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a78:	4b3a      	ldr	r3, [pc, #232]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a7e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a86:	4937      	ldr	r1, [pc, #220]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a96:	d106      	bne.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a98:	4b32      	ldr	r3, [pc, #200]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	4a31      	ldr	r2, [pc, #196]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004aa2:	60d3      	str	r3, [r2, #12]
 8004aa4:	e011      	b.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004aaa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004aae:	d10c      	bne.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	3304      	adds	r3, #4
 8004ab4:	2101      	movs	r1, #1
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 f8c8 	bl	8004c4c <RCCEx_PLLSAI1_Config>
 8004abc:	4603      	mov	r3, r0
 8004abe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004ac0:	7cfb      	ldrb	r3, [r7, #19]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004ac6:	7cfb      	ldrb	r3, [r7, #19]
 8004ac8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d028      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ad6:	4b23      	ldr	r3, [pc, #140]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004adc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ae4:	491f      	ldr	r1, [pc, #124]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004af0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004af4:	d106      	bne.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004af6:	4b1b      	ldr	r3, [pc, #108]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	4a1a      	ldr	r2, [pc, #104]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004afc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b00:	60d3      	str	r3, [r2, #12]
 8004b02:	e011      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b08:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b0c:	d10c      	bne.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	3304      	adds	r3, #4
 8004b12:	2101      	movs	r1, #1
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 f899 	bl	8004c4c <RCCEx_PLLSAI1_Config>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b1e:	7cfb      	ldrb	r3, [r7, #19]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d001      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004b24:	7cfb      	ldrb	r3, [r7, #19]
 8004b26:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d02b      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b34:	4b0b      	ldr	r3, [pc, #44]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b42:	4908      	ldr	r1, [pc, #32]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b52:	d109      	bne.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b54:	4b03      	ldr	r3, [pc, #12]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	4a02      	ldr	r2, [pc, #8]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b5e:	60d3      	str	r3, [r2, #12]
 8004b60:	e014      	b.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004b62:	bf00      	nop
 8004b64:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b70:	d10c      	bne.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	3304      	adds	r3, #4
 8004b76:	2101      	movs	r1, #1
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f000 f867 	bl	8004c4c <RCCEx_PLLSAI1_Config>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b82:	7cfb      	ldrb	r3, [r7, #19]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004b88:	7cfb      	ldrb	r3, [r7, #19]
 8004b8a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d02f      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b98:	4b2b      	ldr	r3, [pc, #172]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ba6:	4928      	ldr	r1, [pc, #160]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bb6:	d10d      	bne.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	3304      	adds	r3, #4
 8004bbc:	2102      	movs	r1, #2
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f000 f844 	bl	8004c4c <RCCEx_PLLSAI1_Config>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bc8:	7cfb      	ldrb	r3, [r7, #19]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d014      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004bce:	7cfb      	ldrb	r3, [r7, #19]
 8004bd0:	74bb      	strb	r3, [r7, #18]
 8004bd2:	e011      	b.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bdc:	d10c      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	3320      	adds	r3, #32
 8004be2:	2102      	movs	r1, #2
 8004be4:	4618      	mov	r0, r3
 8004be6:	f000 f925 	bl	8004e34 <RCCEx_PLLSAI2_Config>
 8004bea:	4603      	mov	r3, r0
 8004bec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bee:	7cfb      	ldrb	r3, [r7, #19]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d001      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004bf4:	7cfb      	ldrb	r3, [r7, #19]
 8004bf6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d00a      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c04:	4b10      	ldr	r3, [pc, #64]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c12:	490d      	ldr	r1, [pc, #52]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00b      	beq.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c26:	4b08      	ldr	r3, [pc, #32]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c2c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c36:	4904      	ldr	r1, [pc, #16]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004c3e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3718      	adds	r7, #24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	40021000 	.word	0x40021000

08004c4c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c56:	2300      	movs	r3, #0
 8004c58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c5a:	4b75      	ldr	r3, [pc, #468]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	f003 0303 	and.w	r3, r3, #3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d018      	beq.n	8004c98 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004c66:	4b72      	ldr	r3, [pc, #456]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	f003 0203 	and.w	r2, r3, #3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d10d      	bne.n	8004c92 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
       ||
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d009      	beq.n	8004c92 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004c7e:	4b6c      	ldr	r3, [pc, #432]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	091b      	lsrs	r3, r3, #4
 8004c84:	f003 0307 	and.w	r3, r3, #7
 8004c88:	1c5a      	adds	r2, r3, #1
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
       ||
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d047      	beq.n	8004d22 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	73fb      	strb	r3, [r7, #15]
 8004c96:	e044      	b.n	8004d22 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2b03      	cmp	r3, #3
 8004c9e:	d018      	beq.n	8004cd2 <RCCEx_PLLSAI1_Config+0x86>
 8004ca0:	2b03      	cmp	r3, #3
 8004ca2:	d825      	bhi.n	8004cf0 <RCCEx_PLLSAI1_Config+0xa4>
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d002      	beq.n	8004cae <RCCEx_PLLSAI1_Config+0x62>
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d009      	beq.n	8004cc0 <RCCEx_PLLSAI1_Config+0x74>
 8004cac:	e020      	b.n	8004cf0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004cae:	4b60      	ldr	r3, [pc, #384]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d11d      	bne.n	8004cf6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cbe:	e01a      	b.n	8004cf6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004cc0:	4b5b      	ldr	r3, [pc, #364]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d116      	bne.n	8004cfa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cd0:	e013      	b.n	8004cfa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004cd2:	4b57      	ldr	r3, [pc, #348]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10f      	bne.n	8004cfe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004cde:	4b54      	ldr	r3, [pc, #336]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d109      	bne.n	8004cfe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cee:	e006      	b.n	8004cfe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	73fb      	strb	r3, [r7, #15]
      break;
 8004cf4:	e004      	b.n	8004d00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004cf6:	bf00      	nop
 8004cf8:	e002      	b.n	8004d00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004cfa:	bf00      	nop
 8004cfc:	e000      	b.n	8004d00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004cfe:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d00:	7bfb      	ldrb	r3, [r7, #15]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d10d      	bne.n	8004d22 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d06:	4b4a      	ldr	r3, [pc, #296]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6819      	ldr	r1, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	3b01      	subs	r3, #1
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	430b      	orrs	r3, r1
 8004d1c:	4944      	ldr	r1, [pc, #272]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d17d      	bne.n	8004e24 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d28:	4b41      	ldr	r3, [pc, #260]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a40      	ldr	r2, [pc, #256]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d34:	f7fc fe10 	bl	8001958 <HAL_GetTick>
 8004d38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d3a:	e009      	b.n	8004d50 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d3c:	f7fc fe0c 	bl	8001958 <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d902      	bls.n	8004d50 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	73fb      	strb	r3, [r7, #15]
        break;
 8004d4e:	e005      	b.n	8004d5c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d50:	4b37      	ldr	r3, [pc, #220]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1ef      	bne.n	8004d3c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d5c:	7bfb      	ldrb	r3, [r7, #15]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d160      	bne.n	8004e24 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d111      	bne.n	8004d8c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d68:	4b31      	ldr	r3, [pc, #196]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004d70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6892      	ldr	r2, [r2, #8]
 8004d78:	0211      	lsls	r1, r2, #8
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	68d2      	ldr	r2, [r2, #12]
 8004d7e:	0912      	lsrs	r2, r2, #4
 8004d80:	0452      	lsls	r2, r2, #17
 8004d82:	430a      	orrs	r2, r1
 8004d84:	492a      	ldr	r1, [pc, #168]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	610b      	str	r3, [r1, #16]
 8004d8a:	e027      	b.n	8004ddc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d112      	bne.n	8004db8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d92:	4b27      	ldr	r3, [pc, #156]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004d9a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6892      	ldr	r2, [r2, #8]
 8004da2:	0211      	lsls	r1, r2, #8
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	6912      	ldr	r2, [r2, #16]
 8004da8:	0852      	lsrs	r2, r2, #1
 8004daa:	3a01      	subs	r2, #1
 8004dac:	0552      	lsls	r2, r2, #21
 8004dae:	430a      	orrs	r2, r1
 8004db0:	491f      	ldr	r1, [pc, #124]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	610b      	str	r3, [r1, #16]
 8004db6:	e011      	b.n	8004ddc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004db8:	4b1d      	ldr	r3, [pc, #116]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dba:	691b      	ldr	r3, [r3, #16]
 8004dbc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004dc0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	6892      	ldr	r2, [r2, #8]
 8004dc8:	0211      	lsls	r1, r2, #8
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6952      	ldr	r2, [r2, #20]
 8004dce:	0852      	lsrs	r2, r2, #1
 8004dd0:	3a01      	subs	r2, #1
 8004dd2:	0652      	lsls	r2, r2, #25
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	4916      	ldr	r1, [pc, #88]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004ddc:	4b14      	ldr	r3, [pc, #80]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a13      	ldr	r2, [pc, #76]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004de6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de8:	f7fc fdb6 	bl	8001958 <HAL_GetTick>
 8004dec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004dee:	e009      	b.n	8004e04 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004df0:	f7fc fdb2 	bl	8001958 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d902      	bls.n	8004e04 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	73fb      	strb	r3, [r7, #15]
          break;
 8004e02:	e005      	b.n	8004e10 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e04:	4b0a      	ldr	r3, [pc, #40]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d0ef      	beq.n	8004df0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004e10:	7bfb      	ldrb	r3, [r7, #15]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d106      	bne.n	8004e24 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e16:	4b06      	ldr	r3, [pc, #24]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e18:	691a      	ldr	r2, [r3, #16]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	4904      	ldr	r1, [pc, #16]	@ (8004e30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	40021000 	.word	0x40021000

08004e34 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e42:	4b6a      	ldr	r3, [pc, #424]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	f003 0303 	and.w	r3, r3, #3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d018      	beq.n	8004e80 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e4e:	4b67      	ldr	r3, [pc, #412]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f003 0203 	and.w	r2, r3, #3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d10d      	bne.n	8004e7a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
       ||
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d009      	beq.n	8004e7a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004e66:	4b61      	ldr	r3, [pc, #388]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	091b      	lsrs	r3, r3, #4
 8004e6c:	f003 0307 	and.w	r3, r3, #7
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685b      	ldr	r3, [r3, #4]
       ||
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d047      	beq.n	8004f0a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	73fb      	strb	r3, [r7, #15]
 8004e7e:	e044      	b.n	8004f0a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2b03      	cmp	r3, #3
 8004e86:	d018      	beq.n	8004eba <RCCEx_PLLSAI2_Config+0x86>
 8004e88:	2b03      	cmp	r3, #3
 8004e8a:	d825      	bhi.n	8004ed8 <RCCEx_PLLSAI2_Config+0xa4>
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d002      	beq.n	8004e96 <RCCEx_PLLSAI2_Config+0x62>
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d009      	beq.n	8004ea8 <RCCEx_PLLSAI2_Config+0x74>
 8004e94:	e020      	b.n	8004ed8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e96:	4b55      	ldr	r3, [pc, #340]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d11d      	bne.n	8004ede <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ea6:	e01a      	b.n	8004ede <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ea8:	4b50      	ldr	r3, [pc, #320]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d116      	bne.n	8004ee2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004eb8:	e013      	b.n	8004ee2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004eba:	4b4c      	ldr	r3, [pc, #304]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10f      	bne.n	8004ee6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ec6:	4b49      	ldr	r3, [pc, #292]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d109      	bne.n	8004ee6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ed6:	e006      	b.n	8004ee6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	73fb      	strb	r3, [r7, #15]
      break;
 8004edc:	e004      	b.n	8004ee8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ede:	bf00      	nop
 8004ee0:	e002      	b.n	8004ee8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ee2:	bf00      	nop
 8004ee4:	e000      	b.n	8004ee8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ee6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d10d      	bne.n	8004f0a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004eee:	4b3f      	ldr	r3, [pc, #252]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6819      	ldr	r1, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	3b01      	subs	r3, #1
 8004f00:	011b      	lsls	r3, r3, #4
 8004f02:	430b      	orrs	r3, r1
 8004f04:	4939      	ldr	r1, [pc, #228]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f0a:	7bfb      	ldrb	r3, [r7, #15]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d167      	bne.n	8004fe0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004f10:	4b36      	ldr	r3, [pc, #216]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a35      	ldr	r2, [pc, #212]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f1c:	f7fc fd1c 	bl	8001958 <HAL_GetTick>
 8004f20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f22:	e009      	b.n	8004f38 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f24:	f7fc fd18 	bl	8001958 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d902      	bls.n	8004f38 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	73fb      	strb	r3, [r7, #15]
        break;
 8004f36:	e005      	b.n	8004f44 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f38:	4b2c      	ldr	r3, [pc, #176]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1ef      	bne.n	8004f24 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004f44:	7bfb      	ldrb	r3, [r7, #15]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d14a      	bne.n	8004fe0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d111      	bne.n	8004f74 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f50:	4b26      	ldr	r3, [pc, #152]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f52:	695b      	ldr	r3, [r3, #20]
 8004f54:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004f58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	6892      	ldr	r2, [r2, #8]
 8004f60:	0211      	lsls	r1, r2, #8
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	68d2      	ldr	r2, [r2, #12]
 8004f66:	0912      	lsrs	r2, r2, #4
 8004f68:	0452      	lsls	r2, r2, #17
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	491f      	ldr	r1, [pc, #124]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	614b      	str	r3, [r1, #20]
 8004f72:	e011      	b.n	8004f98 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f74:	4b1d      	ldr	r3, [pc, #116]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f76:	695b      	ldr	r3, [r3, #20]
 8004f78:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004f7c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	6892      	ldr	r2, [r2, #8]
 8004f84:	0211      	lsls	r1, r2, #8
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	6912      	ldr	r2, [r2, #16]
 8004f8a:	0852      	lsrs	r2, r2, #1
 8004f8c:	3a01      	subs	r2, #1
 8004f8e:	0652      	lsls	r2, r2, #25
 8004f90:	430a      	orrs	r2, r1
 8004f92:	4916      	ldr	r1, [pc, #88]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004f98:	4b14      	ldr	r3, [pc, #80]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a13      	ldr	r2, [pc, #76]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fa2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fa4:	f7fc fcd8 	bl	8001958 <HAL_GetTick>
 8004fa8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004faa:	e009      	b.n	8004fc0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fac:	f7fc fcd4 	bl	8001958 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d902      	bls.n	8004fc0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	73fb      	strb	r3, [r7, #15]
          break;
 8004fbe:	e005      	b.n	8004fcc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d0ef      	beq.n	8004fac <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004fcc:	7bfb      	ldrb	r3, [r7, #15]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d106      	bne.n	8004fe0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004fd2:	4b06      	ldr	r3, [pc, #24]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fd4:	695a      	ldr	r2, [r3, #20]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	4904      	ldr	r1, [pc, #16]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	40021000 	.word	0x40021000

08004ff0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d101      	bne.n	8005002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e040      	b.n	8005084 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005006:	2b00      	cmp	r3, #0
 8005008:	d106      	bne.n	8005018 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f7fc fa8e 	bl	8001534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2224      	movs	r2, #36	@ 0x24
 800501c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0201 	bic.w	r2, r2, #1
 800502c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005032:	2b00      	cmp	r3, #0
 8005034:	d002      	beq.n	800503c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f000 fe90 	bl	8005d5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f000 fbd5 	bl	80057ec <UART_SetConfig>
 8005042:	4603      	mov	r3, r0
 8005044:	2b01      	cmp	r3, #1
 8005046:	d101      	bne.n	800504c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e01b      	b.n	8005084 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	685a      	ldr	r2, [r3, #4]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800505a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689a      	ldr	r2, [r3, #8]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800506a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f042 0201 	orr.w	r2, r2, #1
 800507a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f000 ff0f 	bl	8005ea0 <UART_CheckIdleState>
 8005082:	4603      	mov	r3, r0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3708      	adds	r7, #8
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b08a      	sub	sp, #40	@ 0x28
 8005090:	af02      	add	r7, sp, #8
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	603b      	str	r3, [r7, #0]
 8005098:	4613      	mov	r3, r2
 800509a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050a0:	2b20      	cmp	r3, #32
 80050a2:	d177      	bne.n	8005194 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d002      	beq.n	80050b0 <HAL_UART_Transmit+0x24>
 80050aa:	88fb      	ldrh	r3, [r7, #6]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d101      	bne.n	80050b4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e070      	b.n	8005196 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2221      	movs	r2, #33	@ 0x21
 80050c0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050c2:	f7fc fc49 	bl	8001958 <HAL_GetTick>
 80050c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	88fa      	ldrh	r2, [r7, #6]
 80050cc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	88fa      	ldrh	r2, [r7, #6]
 80050d4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050e0:	d108      	bne.n	80050f4 <HAL_UART_Transmit+0x68>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d104      	bne.n	80050f4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80050ea:	2300      	movs	r3, #0
 80050ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	61bb      	str	r3, [r7, #24]
 80050f2:	e003      	b.n	80050fc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050f8:	2300      	movs	r3, #0
 80050fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050fc:	e02f      	b.n	800515e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	2200      	movs	r2, #0
 8005106:	2180      	movs	r1, #128	@ 0x80
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f000 ff71 	bl	8005ff0 <UART_WaitOnFlagUntilTimeout>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d004      	beq.n	800511e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2220      	movs	r2, #32
 8005118:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e03b      	b.n	8005196 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10b      	bne.n	800513c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	881a      	ldrh	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005130:	b292      	uxth	r2, r2
 8005132:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	3302      	adds	r3, #2
 8005138:	61bb      	str	r3, [r7, #24]
 800513a:	e007      	b.n	800514c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	781a      	ldrb	r2, [r3, #0]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	3301      	adds	r3, #1
 800514a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005152:	b29b      	uxth	r3, r3
 8005154:	3b01      	subs	r3, #1
 8005156:	b29a      	uxth	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005164:	b29b      	uxth	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1c9      	bne.n	80050fe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	9300      	str	r3, [sp, #0]
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	2200      	movs	r2, #0
 8005172:	2140      	movs	r1, #64	@ 0x40
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f000 ff3b 	bl	8005ff0 <UART_WaitOnFlagUntilTimeout>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d004      	beq.n	800518a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2220      	movs	r2, #32
 8005184:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e005      	b.n	8005196 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2220      	movs	r2, #32
 800518e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005190:	2300      	movs	r3, #0
 8005192:	e000      	b.n	8005196 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005194:	2302      	movs	r3, #2
  }
}
 8005196:	4618      	mov	r0, r3
 8005198:	3720      	adds	r7, #32
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
	...

080051a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b0ba      	sub	sp, #232	@ 0xe8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	69db      	ldr	r3, [r3, #28]
 80051ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80051c6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80051ca:	f640 030f 	movw	r3, #2063	@ 0x80f
 80051ce:	4013      	ands	r3, r2
 80051d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80051d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d115      	bne.n	8005208 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80051dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051e0:	f003 0320 	and.w	r3, r3, #32
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00f      	beq.n	8005208 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80051e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051ec:	f003 0320 	and.w	r3, r3, #32
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d009      	beq.n	8005208 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 82ca 	beq.w	8005792 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	4798      	blx	r3
      }
      return;
 8005206:	e2c4      	b.n	8005792 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005208:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800520c:	2b00      	cmp	r3, #0
 800520e:	f000 8117 	beq.w	8005440 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005212:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	2b00      	cmp	r3, #0
 800521c:	d106      	bne.n	800522c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800521e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005222:	4b85      	ldr	r3, [pc, #532]	@ (8005438 <HAL_UART_IRQHandler+0x298>)
 8005224:	4013      	ands	r3, r2
 8005226:	2b00      	cmp	r3, #0
 8005228:	f000 810a 	beq.w	8005440 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800522c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005230:	f003 0301 	and.w	r3, r3, #1
 8005234:	2b00      	cmp	r3, #0
 8005236:	d011      	beq.n	800525c <HAL_UART_IRQHandler+0xbc>
 8005238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800523c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005240:	2b00      	cmp	r3, #0
 8005242:	d00b      	beq.n	800525c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2201      	movs	r2, #1
 800524a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005252:	f043 0201 	orr.w	r2, r3, #1
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800525c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005260:	f003 0302 	and.w	r3, r3, #2
 8005264:	2b00      	cmp	r3, #0
 8005266:	d011      	beq.n	800528c <HAL_UART_IRQHandler+0xec>
 8005268:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800526c:	f003 0301 	and.w	r3, r3, #1
 8005270:	2b00      	cmp	r3, #0
 8005272:	d00b      	beq.n	800528c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2202      	movs	r2, #2
 800527a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005282:	f043 0204 	orr.w	r2, r3, #4
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800528c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005290:	f003 0304 	and.w	r3, r3, #4
 8005294:	2b00      	cmp	r3, #0
 8005296:	d011      	beq.n	80052bc <HAL_UART_IRQHandler+0x11c>
 8005298:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00b      	beq.n	80052bc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2204      	movs	r2, #4
 80052aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052b2:	f043 0202 	orr.w	r2, r3, #2
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80052bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c0:	f003 0308 	and.w	r3, r3, #8
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d017      	beq.n	80052f8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80052c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052cc:	f003 0320 	and.w	r3, r3, #32
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d105      	bne.n	80052e0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80052d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052d8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d00b      	beq.n	80052f8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2208      	movs	r2, #8
 80052e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052ee:	f043 0208 	orr.w	r2, r3, #8
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80052f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005300:	2b00      	cmp	r3, #0
 8005302:	d012      	beq.n	800532a <HAL_UART_IRQHandler+0x18a>
 8005304:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005308:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00c      	beq.n	800532a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005318:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005320:	f043 0220 	orr.w	r2, r3, #32
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005330:	2b00      	cmp	r3, #0
 8005332:	f000 8230 	beq.w	8005796 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800533a:	f003 0320 	and.w	r3, r3, #32
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00d      	beq.n	800535e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005346:	f003 0320 	and.w	r3, r3, #32
 800534a:	2b00      	cmp	r3, #0
 800534c:	d007      	beq.n	800535e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005352:	2b00      	cmp	r3, #0
 8005354:	d003      	beq.n	800535e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005364:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005372:	2b40      	cmp	r3, #64	@ 0x40
 8005374:	d005      	beq.n	8005382 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005376:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800537a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800537e:	2b00      	cmp	r3, #0
 8005380:	d04f      	beq.n	8005422 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f000 fea1 	bl	80060ca <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005392:	2b40      	cmp	r3, #64	@ 0x40
 8005394:	d141      	bne.n	800541a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	3308      	adds	r3, #8
 800539c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053a4:	e853 3f00 	ldrex	r3, [r3]
 80053a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80053ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3308      	adds	r3, #8
 80053be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80053c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80053c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80053ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80053d2:	e841 2300 	strex	r3, r2, [r1]
 80053d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80053da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1d9      	bne.n	8005396 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d013      	beq.n	8005412 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053ee:	4a13      	ldr	r2, [pc, #76]	@ (800543c <HAL_UART_IRQHandler+0x29c>)
 80053f0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7fe f828 	bl	800344c <HAL_DMA_Abort_IT>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d017      	beq.n	8005432 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800540c:	4610      	mov	r0, r2
 800540e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005410:	e00f      	b.n	8005432 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f9d4 	bl	80057c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005418:	e00b      	b.n	8005432 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 f9d0 	bl	80057c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005420:	e007      	b.n	8005432 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 f9cc 	bl	80057c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005430:	e1b1      	b.n	8005796 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005432:	bf00      	nop
    return;
 8005434:	e1af      	b.n	8005796 <HAL_UART_IRQHandler+0x5f6>
 8005436:	bf00      	nop
 8005438:	04000120 	.word	0x04000120
 800543c:	08006193 	.word	0x08006193

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005444:	2b01      	cmp	r3, #1
 8005446:	f040 816a 	bne.w	800571e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800544a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800544e:	f003 0310 	and.w	r3, r3, #16
 8005452:	2b00      	cmp	r3, #0
 8005454:	f000 8163 	beq.w	800571e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800545c:	f003 0310 	and.w	r3, r3, #16
 8005460:	2b00      	cmp	r3, #0
 8005462:	f000 815c 	beq.w	800571e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2210      	movs	r2, #16
 800546c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005478:	2b40      	cmp	r3, #64	@ 0x40
 800547a:	f040 80d4 	bne.w	8005626 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800548a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800548e:	2b00      	cmp	r3, #0
 8005490:	f000 80ad 	beq.w	80055ee <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800549a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800549e:	429a      	cmp	r2, r3
 80054a0:	f080 80a5 	bcs.w	80055ee <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054aa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 0320 	and.w	r3, r3, #32
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	f040 8086 	bne.w	80055cc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054cc:	e853 3f00 	ldrex	r3, [r3]
 80054d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80054d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80054d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	461a      	mov	r2, r3
 80054e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80054ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80054ee:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80054f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80054fa:	e841 2300 	strex	r3, r2, [r1]
 80054fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005502:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1da      	bne.n	80054c0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3308      	adds	r3, #8
 8005510:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005512:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005514:	e853 3f00 	ldrex	r3, [r3]
 8005518:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800551a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800551c:	f023 0301 	bic.w	r3, r3, #1
 8005520:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	3308      	adds	r3, #8
 800552a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800552e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005532:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005534:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005536:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800553a:	e841 2300 	strex	r3, r2, [r1]
 800553e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005540:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1e1      	bne.n	800550a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	3308      	adds	r3, #8
 800554c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800554e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005550:	e853 3f00 	ldrex	r3, [r3]
 8005554:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005558:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800555c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	3308      	adds	r3, #8
 8005566:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800556a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800556c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005570:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005572:	e841 2300 	strex	r3, r2, [r1]
 8005576:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005578:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1e3      	bne.n	8005546 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2220      	movs	r2, #32
 8005582:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005592:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005594:	e853 3f00 	ldrex	r3, [r3]
 8005598:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800559a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800559c:	f023 0310 	bic.w	r3, r3, #16
 80055a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	461a      	mov	r2, r3
 80055aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80055b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055b6:	e841 2300 	strex	r3, r2, [r1]
 80055ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d1e4      	bne.n	800558c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7fd ff02 	bl	80033d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2202      	movs	r2, #2
 80055d0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80055de:	b29b      	uxth	r3, r3
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	4619      	mov	r1, r3
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f8f4 	bl	80057d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80055ec:	e0d5      	b.n	800579a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80055f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055f8:	429a      	cmp	r2, r3
 80055fa:	f040 80ce 	bne.w	800579a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0320 	and.w	r3, r3, #32
 800560a:	2b20      	cmp	r3, #32
 800560c:	f040 80c5 	bne.w	800579a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2202      	movs	r2, #2
 8005614:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800561c:	4619      	mov	r1, r3
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f8d8 	bl	80057d4 <HAL_UARTEx_RxEventCallback>
      return;
 8005624:	e0b9      	b.n	800579a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005632:	b29b      	uxth	r3, r3
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005640:	b29b      	uxth	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	f000 80ab 	beq.w	800579e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005648:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800564c:	2b00      	cmp	r3, #0
 800564e:	f000 80a6 	beq.w	800579e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800565a:	e853 3f00 	ldrex	r3, [r3]
 800565e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005662:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005666:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005674:	647b      	str	r3, [r7, #68]	@ 0x44
 8005676:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005678:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800567a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800567c:	e841 2300 	strex	r3, r2, [r1]
 8005680:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005682:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1e4      	bne.n	8005652 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	3308      	adds	r3, #8
 800568e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005692:	e853 3f00 	ldrex	r3, [r3]
 8005696:	623b      	str	r3, [r7, #32]
   return(result);
 8005698:	6a3b      	ldr	r3, [r7, #32]
 800569a:	f023 0301 	bic.w	r3, r3, #1
 800569e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	3308      	adds	r3, #8
 80056a8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056ac:	633a      	str	r2, [r7, #48]	@ 0x30
 80056ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056b4:	e841 2300 	strex	r3, r2, [r1]
 80056b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1e3      	bne.n	8005688 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	e853 3f00 	ldrex	r3, [r3]
 80056e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f023 0310 	bic.w	r3, r3, #16
 80056e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	461a      	mov	r2, r3
 80056f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80056f6:	61fb      	str	r3, [r7, #28]
 80056f8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	69b9      	ldr	r1, [r7, #24]
 80056fc:	69fa      	ldr	r2, [r7, #28]
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	617b      	str	r3, [r7, #20]
   return(result);
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e4      	bne.n	80056d4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2202      	movs	r2, #2
 800570e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005710:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005714:	4619      	mov	r1, r3
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f85c 	bl	80057d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800571c:	e03f      	b.n	800579e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800571e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005722:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00e      	beq.n	8005748 <HAL_UART_IRQHandler+0x5a8>
 800572a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800572e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d008      	beq.n	8005748 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800573e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f000 fd66 	bl	8006212 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005746:	e02d      	b.n	80057a4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800574c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00e      	beq.n	8005772 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800575c:	2b00      	cmp	r3, #0
 800575e:	d008      	beq.n	8005772 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005764:	2b00      	cmp	r3, #0
 8005766:	d01c      	beq.n	80057a2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	4798      	blx	r3
    }
    return;
 8005770:	e017      	b.n	80057a2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800577a:	2b00      	cmp	r3, #0
 800577c:	d012      	beq.n	80057a4 <HAL_UART_IRQHandler+0x604>
 800577e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00c      	beq.n	80057a4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 fd17 	bl	80061be <UART_EndTransmit_IT>
    return;
 8005790:	e008      	b.n	80057a4 <HAL_UART_IRQHandler+0x604>
      return;
 8005792:	bf00      	nop
 8005794:	e006      	b.n	80057a4 <HAL_UART_IRQHandler+0x604>
    return;
 8005796:	bf00      	nop
 8005798:	e004      	b.n	80057a4 <HAL_UART_IRQHandler+0x604>
      return;
 800579a:	bf00      	nop
 800579c:	e002      	b.n	80057a4 <HAL_UART_IRQHandler+0x604>
      return;
 800579e:	bf00      	nop
 80057a0:	e000      	b.n	80057a4 <HAL_UART_IRQHandler+0x604>
    return;
 80057a2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80057a4:	37e8      	adds	r7, #232	@ 0xe8
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop

080057ac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	460b      	mov	r3, r1
 80057de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057f0:	b08a      	sub	sp, #40	@ 0x28
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057f6:	2300      	movs	r3, #0
 80057f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	689a      	ldr	r2, [r3, #8]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	431a      	orrs	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	431a      	orrs	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	69db      	ldr	r3, [r3, #28]
 8005810:	4313      	orrs	r3, r2
 8005812:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	4ba4      	ldr	r3, [pc, #656]	@ (8005aac <UART_SetConfig+0x2c0>)
 800581c:	4013      	ands	r3, r2
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	6812      	ldr	r2, [r2, #0]
 8005822:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005824:	430b      	orrs	r3, r1
 8005826:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	68da      	ldr	r2, [r3, #12]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	430a      	orrs	r2, r1
 800583c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a99      	ldr	r2, [pc, #612]	@ (8005ab0 <UART_SetConfig+0x2c4>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d004      	beq.n	8005858 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6a1b      	ldr	r3, [r3, #32]
 8005852:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005854:	4313      	orrs	r3, r2
 8005856:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005868:	430a      	orrs	r2, r1
 800586a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a90      	ldr	r2, [pc, #576]	@ (8005ab4 <UART_SetConfig+0x2c8>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d126      	bne.n	80058c4 <UART_SetConfig+0xd8>
 8005876:	4b90      	ldr	r3, [pc, #576]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 8005878:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800587c:	f003 0303 	and.w	r3, r3, #3
 8005880:	2b03      	cmp	r3, #3
 8005882:	d81b      	bhi.n	80058bc <UART_SetConfig+0xd0>
 8005884:	a201      	add	r2, pc, #4	@ (adr r2, 800588c <UART_SetConfig+0xa0>)
 8005886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800588a:	bf00      	nop
 800588c:	0800589d 	.word	0x0800589d
 8005890:	080058ad 	.word	0x080058ad
 8005894:	080058a5 	.word	0x080058a5
 8005898:	080058b5 	.word	0x080058b5
 800589c:	2301      	movs	r3, #1
 800589e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058a2:	e116      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 80058a4:	2302      	movs	r3, #2
 80058a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058aa:	e112      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 80058ac:	2304      	movs	r3, #4
 80058ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058b2:	e10e      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 80058b4:	2308      	movs	r3, #8
 80058b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ba:	e10a      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 80058bc:	2310      	movs	r3, #16
 80058be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058c2:	e106      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a7c      	ldr	r2, [pc, #496]	@ (8005abc <UART_SetConfig+0x2d0>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d138      	bne.n	8005940 <UART_SetConfig+0x154>
 80058ce:	4b7a      	ldr	r3, [pc, #488]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 80058d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d4:	f003 030c 	and.w	r3, r3, #12
 80058d8:	2b0c      	cmp	r3, #12
 80058da:	d82d      	bhi.n	8005938 <UART_SetConfig+0x14c>
 80058dc:	a201      	add	r2, pc, #4	@ (adr r2, 80058e4 <UART_SetConfig+0xf8>)
 80058de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e2:	bf00      	nop
 80058e4:	08005919 	.word	0x08005919
 80058e8:	08005939 	.word	0x08005939
 80058ec:	08005939 	.word	0x08005939
 80058f0:	08005939 	.word	0x08005939
 80058f4:	08005929 	.word	0x08005929
 80058f8:	08005939 	.word	0x08005939
 80058fc:	08005939 	.word	0x08005939
 8005900:	08005939 	.word	0x08005939
 8005904:	08005921 	.word	0x08005921
 8005908:	08005939 	.word	0x08005939
 800590c:	08005939 	.word	0x08005939
 8005910:	08005939 	.word	0x08005939
 8005914:	08005931 	.word	0x08005931
 8005918:	2300      	movs	r3, #0
 800591a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800591e:	e0d8      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005920:	2302      	movs	r3, #2
 8005922:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005926:	e0d4      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005928:	2304      	movs	r3, #4
 800592a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800592e:	e0d0      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005930:	2308      	movs	r3, #8
 8005932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005936:	e0cc      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005938:	2310      	movs	r3, #16
 800593a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800593e:	e0c8      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a5e      	ldr	r2, [pc, #376]	@ (8005ac0 <UART_SetConfig+0x2d4>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d125      	bne.n	8005996 <UART_SetConfig+0x1aa>
 800594a:	4b5b      	ldr	r3, [pc, #364]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 800594c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005950:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005954:	2b30      	cmp	r3, #48	@ 0x30
 8005956:	d016      	beq.n	8005986 <UART_SetConfig+0x19a>
 8005958:	2b30      	cmp	r3, #48	@ 0x30
 800595a:	d818      	bhi.n	800598e <UART_SetConfig+0x1a2>
 800595c:	2b20      	cmp	r3, #32
 800595e:	d00a      	beq.n	8005976 <UART_SetConfig+0x18a>
 8005960:	2b20      	cmp	r3, #32
 8005962:	d814      	bhi.n	800598e <UART_SetConfig+0x1a2>
 8005964:	2b00      	cmp	r3, #0
 8005966:	d002      	beq.n	800596e <UART_SetConfig+0x182>
 8005968:	2b10      	cmp	r3, #16
 800596a:	d008      	beq.n	800597e <UART_SetConfig+0x192>
 800596c:	e00f      	b.n	800598e <UART_SetConfig+0x1a2>
 800596e:	2300      	movs	r3, #0
 8005970:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005974:	e0ad      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005976:	2302      	movs	r3, #2
 8005978:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800597c:	e0a9      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 800597e:	2304      	movs	r3, #4
 8005980:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005984:	e0a5      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005986:	2308      	movs	r3, #8
 8005988:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800598c:	e0a1      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 800598e:	2310      	movs	r3, #16
 8005990:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005994:	e09d      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a4a      	ldr	r2, [pc, #296]	@ (8005ac4 <UART_SetConfig+0x2d8>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d125      	bne.n	80059ec <UART_SetConfig+0x200>
 80059a0:	4b45      	ldr	r3, [pc, #276]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 80059a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059a6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80059aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80059ac:	d016      	beq.n	80059dc <UART_SetConfig+0x1f0>
 80059ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80059b0:	d818      	bhi.n	80059e4 <UART_SetConfig+0x1f8>
 80059b2:	2b80      	cmp	r3, #128	@ 0x80
 80059b4:	d00a      	beq.n	80059cc <UART_SetConfig+0x1e0>
 80059b6:	2b80      	cmp	r3, #128	@ 0x80
 80059b8:	d814      	bhi.n	80059e4 <UART_SetConfig+0x1f8>
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d002      	beq.n	80059c4 <UART_SetConfig+0x1d8>
 80059be:	2b40      	cmp	r3, #64	@ 0x40
 80059c0:	d008      	beq.n	80059d4 <UART_SetConfig+0x1e8>
 80059c2:	e00f      	b.n	80059e4 <UART_SetConfig+0x1f8>
 80059c4:	2300      	movs	r3, #0
 80059c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ca:	e082      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 80059cc:	2302      	movs	r3, #2
 80059ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059d2:	e07e      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 80059d4:	2304      	movs	r3, #4
 80059d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059da:	e07a      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 80059dc:	2308      	movs	r3, #8
 80059de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059e2:	e076      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 80059e4:	2310      	movs	r3, #16
 80059e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ea:	e072      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a35      	ldr	r2, [pc, #212]	@ (8005ac8 <UART_SetConfig+0x2dc>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d12a      	bne.n	8005a4c <UART_SetConfig+0x260>
 80059f6:	4b30      	ldr	r3, [pc, #192]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 80059f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a04:	d01a      	beq.n	8005a3c <UART_SetConfig+0x250>
 8005a06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a0a:	d81b      	bhi.n	8005a44 <UART_SetConfig+0x258>
 8005a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a10:	d00c      	beq.n	8005a2c <UART_SetConfig+0x240>
 8005a12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a16:	d815      	bhi.n	8005a44 <UART_SetConfig+0x258>
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d003      	beq.n	8005a24 <UART_SetConfig+0x238>
 8005a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a20:	d008      	beq.n	8005a34 <UART_SetConfig+0x248>
 8005a22:	e00f      	b.n	8005a44 <UART_SetConfig+0x258>
 8005a24:	2300      	movs	r3, #0
 8005a26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a2a:	e052      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a32:	e04e      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005a34:	2304      	movs	r3, #4
 8005a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a3a:	e04a      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005a3c:	2308      	movs	r3, #8
 8005a3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a42:	e046      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005a44:	2310      	movs	r3, #16
 8005a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a4a:	e042      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a17      	ldr	r2, [pc, #92]	@ (8005ab0 <UART_SetConfig+0x2c4>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d13a      	bne.n	8005acc <UART_SetConfig+0x2e0>
 8005a56:	4b18      	ldr	r3, [pc, #96]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 8005a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005a60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a64:	d01a      	beq.n	8005a9c <UART_SetConfig+0x2b0>
 8005a66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a6a:	d81b      	bhi.n	8005aa4 <UART_SetConfig+0x2b8>
 8005a6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a70:	d00c      	beq.n	8005a8c <UART_SetConfig+0x2a0>
 8005a72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a76:	d815      	bhi.n	8005aa4 <UART_SetConfig+0x2b8>
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d003      	beq.n	8005a84 <UART_SetConfig+0x298>
 8005a7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a80:	d008      	beq.n	8005a94 <UART_SetConfig+0x2a8>
 8005a82:	e00f      	b.n	8005aa4 <UART_SetConfig+0x2b8>
 8005a84:	2300      	movs	r3, #0
 8005a86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a8a:	e022      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a92:	e01e      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005a94:	2304      	movs	r3, #4
 8005a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a9a:	e01a      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005a9c:	2308      	movs	r3, #8
 8005a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa2:	e016      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005aa4:	2310      	movs	r3, #16
 8005aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aaa:	e012      	b.n	8005ad2 <UART_SetConfig+0x2e6>
 8005aac:	efff69f3 	.word	0xefff69f3
 8005ab0:	40008000 	.word	0x40008000
 8005ab4:	40013800 	.word	0x40013800
 8005ab8:	40021000 	.word	0x40021000
 8005abc:	40004400 	.word	0x40004400
 8005ac0:	40004800 	.word	0x40004800
 8005ac4:	40004c00 	.word	0x40004c00
 8005ac8:	40005000 	.word	0x40005000
 8005acc:	2310      	movs	r3, #16
 8005ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a9f      	ldr	r2, [pc, #636]	@ (8005d54 <UART_SetConfig+0x568>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d17a      	bne.n	8005bd2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005adc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ae0:	2b08      	cmp	r3, #8
 8005ae2:	d824      	bhi.n	8005b2e <UART_SetConfig+0x342>
 8005ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8005aec <UART_SetConfig+0x300>)
 8005ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aea:	bf00      	nop
 8005aec:	08005b11 	.word	0x08005b11
 8005af0:	08005b2f 	.word	0x08005b2f
 8005af4:	08005b19 	.word	0x08005b19
 8005af8:	08005b2f 	.word	0x08005b2f
 8005afc:	08005b1f 	.word	0x08005b1f
 8005b00:	08005b2f 	.word	0x08005b2f
 8005b04:	08005b2f 	.word	0x08005b2f
 8005b08:	08005b2f 	.word	0x08005b2f
 8005b0c:	08005b27 	.word	0x08005b27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b10:	f7fe fd26 	bl	8004560 <HAL_RCC_GetPCLK1Freq>
 8005b14:	61f8      	str	r0, [r7, #28]
        break;
 8005b16:	e010      	b.n	8005b3a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b18:	4b8f      	ldr	r3, [pc, #572]	@ (8005d58 <UART_SetConfig+0x56c>)
 8005b1a:	61fb      	str	r3, [r7, #28]
        break;
 8005b1c:	e00d      	b.n	8005b3a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b1e:	f7fe fc87 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 8005b22:	61f8      	str	r0, [r7, #28]
        break;
 8005b24:	e009      	b.n	8005b3a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b2a:	61fb      	str	r3, [r7, #28]
        break;
 8005b2c:	e005      	b.n	8005b3a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005b38:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f000 80fb 	beq.w	8005d38 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	685a      	ldr	r2, [r3, #4]
 8005b46:	4613      	mov	r3, r2
 8005b48:	005b      	lsls	r3, r3, #1
 8005b4a:	4413      	add	r3, r2
 8005b4c:	69fa      	ldr	r2, [r7, #28]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d305      	bcc.n	8005b5e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b58:	69fa      	ldr	r2, [r7, #28]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d903      	bls.n	8005b66 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005b64:	e0e8      	b.n	8005d38 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	461c      	mov	r4, r3
 8005b6c:	4615      	mov	r5, r2
 8005b6e:	f04f 0200 	mov.w	r2, #0
 8005b72:	f04f 0300 	mov.w	r3, #0
 8005b76:	022b      	lsls	r3, r5, #8
 8005b78:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005b7c:	0222      	lsls	r2, r4, #8
 8005b7e:	68f9      	ldr	r1, [r7, #12]
 8005b80:	6849      	ldr	r1, [r1, #4]
 8005b82:	0849      	lsrs	r1, r1, #1
 8005b84:	2000      	movs	r0, #0
 8005b86:	4688      	mov	r8, r1
 8005b88:	4681      	mov	r9, r0
 8005b8a:	eb12 0a08 	adds.w	sl, r2, r8
 8005b8e:	eb43 0b09 	adc.w	fp, r3, r9
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	603b      	str	r3, [r7, #0]
 8005b9a:	607a      	str	r2, [r7, #4]
 8005b9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ba0:	4650      	mov	r0, sl
 8005ba2:	4659      	mov	r1, fp
 8005ba4:	f7fb f800 	bl	8000ba8 <__aeabi_uldivmod>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	4613      	mov	r3, r2
 8005bae:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bb6:	d308      	bcc.n	8005bca <UART_SetConfig+0x3de>
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bbe:	d204      	bcs.n	8005bca <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	69ba      	ldr	r2, [r7, #24]
 8005bc6:	60da      	str	r2, [r3, #12]
 8005bc8:	e0b6      	b.n	8005d38 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005bd0:	e0b2      	b.n	8005d38 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	69db      	ldr	r3, [r3, #28]
 8005bd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bda:	d15e      	bne.n	8005c9a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005bdc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005be0:	2b08      	cmp	r3, #8
 8005be2:	d828      	bhi.n	8005c36 <UART_SetConfig+0x44a>
 8005be4:	a201      	add	r2, pc, #4	@ (adr r2, 8005bec <UART_SetConfig+0x400>)
 8005be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bea:	bf00      	nop
 8005bec:	08005c11 	.word	0x08005c11
 8005bf0:	08005c19 	.word	0x08005c19
 8005bf4:	08005c21 	.word	0x08005c21
 8005bf8:	08005c37 	.word	0x08005c37
 8005bfc:	08005c27 	.word	0x08005c27
 8005c00:	08005c37 	.word	0x08005c37
 8005c04:	08005c37 	.word	0x08005c37
 8005c08:	08005c37 	.word	0x08005c37
 8005c0c:	08005c2f 	.word	0x08005c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c10:	f7fe fca6 	bl	8004560 <HAL_RCC_GetPCLK1Freq>
 8005c14:	61f8      	str	r0, [r7, #28]
        break;
 8005c16:	e014      	b.n	8005c42 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c18:	f7fe fcb8 	bl	800458c <HAL_RCC_GetPCLK2Freq>
 8005c1c:	61f8      	str	r0, [r7, #28]
        break;
 8005c1e:	e010      	b.n	8005c42 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c20:	4b4d      	ldr	r3, [pc, #308]	@ (8005d58 <UART_SetConfig+0x56c>)
 8005c22:	61fb      	str	r3, [r7, #28]
        break;
 8005c24:	e00d      	b.n	8005c42 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c26:	f7fe fc03 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 8005c2a:	61f8      	str	r0, [r7, #28]
        break;
 8005c2c:	e009      	b.n	8005c42 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c32:	61fb      	str	r3, [r7, #28]
        break;
 8005c34:	e005      	b.n	8005c42 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005c36:	2300      	movs	r3, #0
 8005c38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c40:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d077      	beq.n	8005d38 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	005a      	lsls	r2, r3, #1
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	085b      	lsrs	r3, r3, #1
 8005c52:	441a      	add	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c5c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	2b0f      	cmp	r3, #15
 8005c62:	d916      	bls.n	8005c92 <UART_SetConfig+0x4a6>
 8005c64:	69bb      	ldr	r3, [r7, #24]
 8005c66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c6a:	d212      	bcs.n	8005c92 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	f023 030f 	bic.w	r3, r3, #15
 8005c74:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	085b      	lsrs	r3, r3, #1
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	f003 0307 	and.w	r3, r3, #7
 8005c80:	b29a      	uxth	r2, r3
 8005c82:	8afb      	ldrh	r3, [r7, #22]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	8afa      	ldrh	r2, [r7, #22]
 8005c8e:	60da      	str	r2, [r3, #12]
 8005c90:	e052      	b.n	8005d38 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c98:	e04e      	b.n	8005d38 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c9a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005c9e:	2b08      	cmp	r3, #8
 8005ca0:	d827      	bhi.n	8005cf2 <UART_SetConfig+0x506>
 8005ca2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ca8 <UART_SetConfig+0x4bc>)
 8005ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca8:	08005ccd 	.word	0x08005ccd
 8005cac:	08005cd5 	.word	0x08005cd5
 8005cb0:	08005cdd 	.word	0x08005cdd
 8005cb4:	08005cf3 	.word	0x08005cf3
 8005cb8:	08005ce3 	.word	0x08005ce3
 8005cbc:	08005cf3 	.word	0x08005cf3
 8005cc0:	08005cf3 	.word	0x08005cf3
 8005cc4:	08005cf3 	.word	0x08005cf3
 8005cc8:	08005ceb 	.word	0x08005ceb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ccc:	f7fe fc48 	bl	8004560 <HAL_RCC_GetPCLK1Freq>
 8005cd0:	61f8      	str	r0, [r7, #28]
        break;
 8005cd2:	e014      	b.n	8005cfe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cd4:	f7fe fc5a 	bl	800458c <HAL_RCC_GetPCLK2Freq>
 8005cd8:	61f8      	str	r0, [r7, #28]
        break;
 8005cda:	e010      	b.n	8005cfe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cdc:	4b1e      	ldr	r3, [pc, #120]	@ (8005d58 <UART_SetConfig+0x56c>)
 8005cde:	61fb      	str	r3, [r7, #28]
        break;
 8005ce0:	e00d      	b.n	8005cfe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ce2:	f7fe fba5 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 8005ce6:	61f8      	str	r0, [r7, #28]
        break;
 8005ce8:	e009      	b.n	8005cfe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cee:	61fb      	str	r3, [r7, #28]
        break;
 8005cf0:	e005      	b.n	8005cfe <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005cfc:	bf00      	nop
    }

    if (pclk != 0U)
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d019      	beq.n	8005d38 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	085a      	lsrs	r2, r3, #1
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	441a      	add	r2, r3
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d16:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	2b0f      	cmp	r3, #15
 8005d1c:	d909      	bls.n	8005d32 <UART_SetConfig+0x546>
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d24:	d205      	bcs.n	8005d32 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	60da      	str	r2, [r3, #12]
 8005d30:	e002      	b.n	8005d38 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2200      	movs	r2, #0
 8005d42:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005d44:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3728      	adds	r7, #40	@ 0x28
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d52:	bf00      	nop
 8005d54:	40008000 	.word	0x40008000
 8005d58:	00f42400 	.word	0x00f42400

08005d5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d68:	f003 0308 	and.w	r3, r3, #8
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00a      	beq.n	8005d86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00a      	beq.n	8005da8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dac:	f003 0302 	and.w	r3, r3, #2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00a      	beq.n	8005dca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dce:	f003 0304 	and.w	r3, r3, #4
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00a      	beq.n	8005dec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	430a      	orrs	r2, r1
 8005dea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005df0:	f003 0310 	and.w	r3, r3, #16
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d00a      	beq.n	8005e0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	430a      	orrs	r2, r1
 8005e0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e12:	f003 0320 	and.w	r3, r3, #32
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00a      	beq.n	8005e30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	430a      	orrs	r2, r1
 8005e2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d01a      	beq.n	8005e72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e5a:	d10a      	bne.n	8005e72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	430a      	orrs	r2, r1
 8005e70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00a      	beq.n	8005e94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	430a      	orrs	r2, r1
 8005e92:	605a      	str	r2, [r3, #4]
  }
}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b098      	sub	sp, #96	@ 0x60
 8005ea4:	af02      	add	r7, sp, #8
 8005ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005eb0:	f7fb fd52 	bl	8001958 <HAL_GetTick>
 8005eb4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 0308 	and.w	r3, r3, #8
 8005ec0:	2b08      	cmp	r3, #8
 8005ec2:	d12e      	bne.n	8005f22 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ec4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ec8:	9300      	str	r3, [sp, #0]
 8005eca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f88c 	bl	8005ff0 <UART_WaitOnFlagUntilTimeout>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d021      	beq.n	8005f22 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee6:	e853 3f00 	ldrex	r3, [r3]
 8005eea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005eec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ef2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	461a      	mov	r2, r3
 8005efa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005efc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005efe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f00:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f04:	e841 2300 	strex	r3, r2, [r1]
 8005f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1e6      	bne.n	8005ede <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2220      	movs	r2, #32
 8005f14:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	e062      	b.n	8005fe8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0304 	and.w	r3, r3, #4
 8005f2c:	2b04      	cmp	r3, #4
 8005f2e:	d149      	bne.n	8005fc4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f34:	9300      	str	r3, [sp, #0]
 8005f36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f856 	bl	8005ff0 <UART_WaitOnFlagUntilTimeout>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d03c      	beq.n	8005fc4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f52:	e853 3f00 	ldrex	r3, [r3]
 8005f56:	623b      	str	r3, [r7, #32]
   return(result);
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	461a      	mov	r2, r3
 8005f66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f68:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f70:	e841 2300 	strex	r3, r2, [r1]
 8005f74:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1e6      	bne.n	8005f4a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	3308      	adds	r3, #8
 8005f82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	e853 3f00 	ldrex	r3, [r3]
 8005f8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f023 0301 	bic.w	r3, r3, #1
 8005f92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	3308      	adds	r3, #8
 8005f9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f9c:	61fa      	str	r2, [r7, #28]
 8005f9e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa0:	69b9      	ldr	r1, [r7, #24]
 8005fa2:	69fa      	ldr	r2, [r7, #28]
 8005fa4:	e841 2300 	strex	r3, r2, [r1]
 8005fa8:	617b      	str	r3, [r7, #20]
   return(result);
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1e5      	bne.n	8005f7c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2220      	movs	r2, #32
 8005fb4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e011      	b.n	8005fe8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2220      	movs	r2, #32
 8005fc8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2220      	movs	r2, #32
 8005fce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3758      	adds	r7, #88	@ 0x58
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	603b      	str	r3, [r7, #0]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006000:	e04f      	b.n	80060a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006008:	d04b      	beq.n	80060a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800600a:	f7fb fca5 	bl	8001958 <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	1ad3      	subs	r3, r2, r3
 8006014:	69ba      	ldr	r2, [r7, #24]
 8006016:	429a      	cmp	r2, r3
 8006018:	d302      	bcc.n	8006020 <UART_WaitOnFlagUntilTimeout+0x30>
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d101      	bne.n	8006024 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006020:	2303      	movs	r3, #3
 8006022:	e04e      	b.n	80060c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0304 	and.w	r3, r3, #4
 800602e:	2b00      	cmp	r3, #0
 8006030:	d037      	beq.n	80060a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	2b80      	cmp	r3, #128	@ 0x80
 8006036:	d034      	beq.n	80060a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	2b40      	cmp	r3, #64	@ 0x40
 800603c:	d031      	beq.n	80060a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	69db      	ldr	r3, [r3, #28]
 8006044:	f003 0308 	and.w	r3, r3, #8
 8006048:	2b08      	cmp	r3, #8
 800604a:	d110      	bne.n	800606e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2208      	movs	r2, #8
 8006052:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006054:	68f8      	ldr	r0, [r7, #12]
 8006056:	f000 f838 	bl	80060ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2208      	movs	r2, #8
 800605e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e029      	b.n	80060c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	69db      	ldr	r3, [r3, #28]
 8006074:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006078:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800607c:	d111      	bne.n	80060a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006086:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f000 f81e 	bl	80060ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2220      	movs	r2, #32
 8006092:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e00f      	b.n	80060c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	69da      	ldr	r2, [r3, #28]
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	4013      	ands	r3, r2
 80060ac:	68ba      	ldr	r2, [r7, #8]
 80060ae:	429a      	cmp	r2, r3
 80060b0:	bf0c      	ite	eq
 80060b2:	2301      	moveq	r3, #1
 80060b4:	2300      	movne	r3, #0
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	461a      	mov	r2, r3
 80060ba:	79fb      	ldrb	r3, [r7, #7]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d0a0      	beq.n	8006002 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b095      	sub	sp, #84	@ 0x54
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060da:	e853 3f00 	ldrex	r3, [r3]
 80060de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80060e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	461a      	mov	r2, r3
 80060ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80060f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80060f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060f8:	e841 2300 	strex	r3, r2, [r1]
 80060fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80060fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1e6      	bne.n	80060d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	3308      	adds	r3, #8
 800610a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800610c:	6a3b      	ldr	r3, [r7, #32]
 800610e:	e853 3f00 	ldrex	r3, [r3]
 8006112:	61fb      	str	r3, [r7, #28]
   return(result);
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	f023 0301 	bic.w	r3, r3, #1
 800611a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	3308      	adds	r3, #8
 8006122:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006124:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006126:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006128:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800612a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800612c:	e841 2300 	strex	r3, r2, [r1]
 8006130:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006134:	2b00      	cmp	r3, #0
 8006136:	d1e5      	bne.n	8006104 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800613c:	2b01      	cmp	r3, #1
 800613e:	d118      	bne.n	8006172 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	e853 3f00 	ldrex	r3, [r3]
 800614c:	60bb      	str	r3, [r7, #8]
   return(result);
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	f023 0310 	bic.w	r3, r3, #16
 8006154:	647b      	str	r3, [r7, #68]	@ 0x44
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	461a      	mov	r2, r3
 800615c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800615e:	61bb      	str	r3, [r7, #24]
 8006160:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006162:	6979      	ldr	r1, [r7, #20]
 8006164:	69ba      	ldr	r2, [r7, #24]
 8006166:	e841 2300 	strex	r3, r2, [r1]
 800616a:	613b      	str	r3, [r7, #16]
   return(result);
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1e6      	bne.n	8006140 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2220      	movs	r2, #32
 8006176:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006186:	bf00      	nop
 8006188:	3754      	adds	r7, #84	@ 0x54
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr

08006192 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006192:	b580      	push	{r7, lr}
 8006194:	b084      	sub	sp, #16
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800619e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061b0:	68f8      	ldr	r0, [r7, #12]
 80061b2:	f7ff fb05 	bl	80057c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061b6:	bf00      	nop
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b088      	sub	sp, #32
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	e853 3f00 	ldrex	r3, [r3]
 80061d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061da:	61fb      	str	r3, [r7, #28]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	461a      	mov	r2, r3
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	61bb      	str	r3, [r7, #24]
 80061e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e8:	6979      	ldr	r1, [r7, #20]
 80061ea:	69ba      	ldr	r2, [r7, #24]
 80061ec:	e841 2300 	strex	r3, r2, [r1]
 80061f0:	613b      	str	r3, [r7, #16]
   return(result);
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d1e6      	bne.n	80061c6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2220      	movs	r2, #32
 80061fc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7ff fad1 	bl	80057ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800620a:	bf00      	nop
 800620c:	3720      	adds	r7, #32
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}

08006212 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006212:	b480      	push	{r7}
 8006214:	b083      	sub	sp, #12
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800621a:	bf00      	nop
 800621c:	370c      	adds	r7, #12
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr

08006226 <__cvt>:
 8006226:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800622a:	ec57 6b10 	vmov	r6, r7, d0
 800622e:	2f00      	cmp	r7, #0
 8006230:	460c      	mov	r4, r1
 8006232:	4619      	mov	r1, r3
 8006234:	463b      	mov	r3, r7
 8006236:	bfbb      	ittet	lt
 8006238:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800623c:	461f      	movlt	r7, r3
 800623e:	2300      	movge	r3, #0
 8006240:	232d      	movlt	r3, #45	@ 0x2d
 8006242:	700b      	strb	r3, [r1, #0]
 8006244:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006246:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800624a:	4691      	mov	r9, r2
 800624c:	f023 0820 	bic.w	r8, r3, #32
 8006250:	bfbc      	itt	lt
 8006252:	4632      	movlt	r2, r6
 8006254:	4616      	movlt	r6, r2
 8006256:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800625a:	d005      	beq.n	8006268 <__cvt+0x42>
 800625c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006260:	d100      	bne.n	8006264 <__cvt+0x3e>
 8006262:	3401      	adds	r4, #1
 8006264:	2102      	movs	r1, #2
 8006266:	e000      	b.n	800626a <__cvt+0x44>
 8006268:	2103      	movs	r1, #3
 800626a:	ab03      	add	r3, sp, #12
 800626c:	9301      	str	r3, [sp, #4]
 800626e:	ab02      	add	r3, sp, #8
 8006270:	9300      	str	r3, [sp, #0]
 8006272:	ec47 6b10 	vmov	d0, r6, r7
 8006276:	4653      	mov	r3, sl
 8006278:	4622      	mov	r2, r4
 800627a:	f000 fe39 	bl	8006ef0 <_dtoa_r>
 800627e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006282:	4605      	mov	r5, r0
 8006284:	d119      	bne.n	80062ba <__cvt+0x94>
 8006286:	f019 0f01 	tst.w	r9, #1
 800628a:	d00e      	beq.n	80062aa <__cvt+0x84>
 800628c:	eb00 0904 	add.w	r9, r0, r4
 8006290:	2200      	movs	r2, #0
 8006292:	2300      	movs	r3, #0
 8006294:	4630      	mov	r0, r6
 8006296:	4639      	mov	r1, r7
 8006298:	f7fa fc16 	bl	8000ac8 <__aeabi_dcmpeq>
 800629c:	b108      	cbz	r0, 80062a2 <__cvt+0x7c>
 800629e:	f8cd 900c 	str.w	r9, [sp, #12]
 80062a2:	2230      	movs	r2, #48	@ 0x30
 80062a4:	9b03      	ldr	r3, [sp, #12]
 80062a6:	454b      	cmp	r3, r9
 80062a8:	d31e      	bcc.n	80062e8 <__cvt+0xc2>
 80062aa:	9b03      	ldr	r3, [sp, #12]
 80062ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062ae:	1b5b      	subs	r3, r3, r5
 80062b0:	4628      	mov	r0, r5
 80062b2:	6013      	str	r3, [r2, #0]
 80062b4:	b004      	add	sp, #16
 80062b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80062be:	eb00 0904 	add.w	r9, r0, r4
 80062c2:	d1e5      	bne.n	8006290 <__cvt+0x6a>
 80062c4:	7803      	ldrb	r3, [r0, #0]
 80062c6:	2b30      	cmp	r3, #48	@ 0x30
 80062c8:	d10a      	bne.n	80062e0 <__cvt+0xba>
 80062ca:	2200      	movs	r2, #0
 80062cc:	2300      	movs	r3, #0
 80062ce:	4630      	mov	r0, r6
 80062d0:	4639      	mov	r1, r7
 80062d2:	f7fa fbf9 	bl	8000ac8 <__aeabi_dcmpeq>
 80062d6:	b918      	cbnz	r0, 80062e0 <__cvt+0xba>
 80062d8:	f1c4 0401 	rsb	r4, r4, #1
 80062dc:	f8ca 4000 	str.w	r4, [sl]
 80062e0:	f8da 3000 	ldr.w	r3, [sl]
 80062e4:	4499      	add	r9, r3
 80062e6:	e7d3      	b.n	8006290 <__cvt+0x6a>
 80062e8:	1c59      	adds	r1, r3, #1
 80062ea:	9103      	str	r1, [sp, #12]
 80062ec:	701a      	strb	r2, [r3, #0]
 80062ee:	e7d9      	b.n	80062a4 <__cvt+0x7e>

080062f0 <__exponent>:
 80062f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062f2:	2900      	cmp	r1, #0
 80062f4:	bfba      	itte	lt
 80062f6:	4249      	neglt	r1, r1
 80062f8:	232d      	movlt	r3, #45	@ 0x2d
 80062fa:	232b      	movge	r3, #43	@ 0x2b
 80062fc:	2909      	cmp	r1, #9
 80062fe:	7002      	strb	r2, [r0, #0]
 8006300:	7043      	strb	r3, [r0, #1]
 8006302:	dd29      	ble.n	8006358 <__exponent+0x68>
 8006304:	f10d 0307 	add.w	r3, sp, #7
 8006308:	461d      	mov	r5, r3
 800630a:	270a      	movs	r7, #10
 800630c:	461a      	mov	r2, r3
 800630e:	fbb1 f6f7 	udiv	r6, r1, r7
 8006312:	fb07 1416 	mls	r4, r7, r6, r1
 8006316:	3430      	adds	r4, #48	@ 0x30
 8006318:	f802 4c01 	strb.w	r4, [r2, #-1]
 800631c:	460c      	mov	r4, r1
 800631e:	2c63      	cmp	r4, #99	@ 0x63
 8006320:	f103 33ff 	add.w	r3, r3, #4294967295
 8006324:	4631      	mov	r1, r6
 8006326:	dcf1      	bgt.n	800630c <__exponent+0x1c>
 8006328:	3130      	adds	r1, #48	@ 0x30
 800632a:	1e94      	subs	r4, r2, #2
 800632c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006330:	1c41      	adds	r1, r0, #1
 8006332:	4623      	mov	r3, r4
 8006334:	42ab      	cmp	r3, r5
 8006336:	d30a      	bcc.n	800634e <__exponent+0x5e>
 8006338:	f10d 0309 	add.w	r3, sp, #9
 800633c:	1a9b      	subs	r3, r3, r2
 800633e:	42ac      	cmp	r4, r5
 8006340:	bf88      	it	hi
 8006342:	2300      	movhi	r3, #0
 8006344:	3302      	adds	r3, #2
 8006346:	4403      	add	r3, r0
 8006348:	1a18      	subs	r0, r3, r0
 800634a:	b003      	add	sp, #12
 800634c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800634e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006352:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006356:	e7ed      	b.n	8006334 <__exponent+0x44>
 8006358:	2330      	movs	r3, #48	@ 0x30
 800635a:	3130      	adds	r1, #48	@ 0x30
 800635c:	7083      	strb	r3, [r0, #2]
 800635e:	70c1      	strb	r1, [r0, #3]
 8006360:	1d03      	adds	r3, r0, #4
 8006362:	e7f1      	b.n	8006348 <__exponent+0x58>

08006364 <_printf_float>:
 8006364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006368:	b08d      	sub	sp, #52	@ 0x34
 800636a:	460c      	mov	r4, r1
 800636c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006370:	4616      	mov	r6, r2
 8006372:	461f      	mov	r7, r3
 8006374:	4605      	mov	r5, r0
 8006376:	f000 fcbb 	bl	8006cf0 <_localeconv_r>
 800637a:	6803      	ldr	r3, [r0, #0]
 800637c:	9304      	str	r3, [sp, #16]
 800637e:	4618      	mov	r0, r3
 8006380:	f7f9 ff76 	bl	8000270 <strlen>
 8006384:	2300      	movs	r3, #0
 8006386:	930a      	str	r3, [sp, #40]	@ 0x28
 8006388:	f8d8 3000 	ldr.w	r3, [r8]
 800638c:	9005      	str	r0, [sp, #20]
 800638e:	3307      	adds	r3, #7
 8006390:	f023 0307 	bic.w	r3, r3, #7
 8006394:	f103 0208 	add.w	r2, r3, #8
 8006398:	f894 a018 	ldrb.w	sl, [r4, #24]
 800639c:	f8d4 b000 	ldr.w	fp, [r4]
 80063a0:	f8c8 2000 	str.w	r2, [r8]
 80063a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063a8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80063ac:	9307      	str	r3, [sp, #28]
 80063ae:	f8cd 8018 	str.w	r8, [sp, #24]
 80063b2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80063b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063ba:	4b9c      	ldr	r3, [pc, #624]	@ (800662c <_printf_float+0x2c8>)
 80063bc:	f04f 32ff 	mov.w	r2, #4294967295
 80063c0:	f7fa fbb4 	bl	8000b2c <__aeabi_dcmpun>
 80063c4:	bb70      	cbnz	r0, 8006424 <_printf_float+0xc0>
 80063c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063ca:	4b98      	ldr	r3, [pc, #608]	@ (800662c <_printf_float+0x2c8>)
 80063cc:	f04f 32ff 	mov.w	r2, #4294967295
 80063d0:	f7fa fb8e 	bl	8000af0 <__aeabi_dcmple>
 80063d4:	bb30      	cbnz	r0, 8006424 <_printf_float+0xc0>
 80063d6:	2200      	movs	r2, #0
 80063d8:	2300      	movs	r3, #0
 80063da:	4640      	mov	r0, r8
 80063dc:	4649      	mov	r1, r9
 80063de:	f7fa fb7d 	bl	8000adc <__aeabi_dcmplt>
 80063e2:	b110      	cbz	r0, 80063ea <_printf_float+0x86>
 80063e4:	232d      	movs	r3, #45	@ 0x2d
 80063e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063ea:	4a91      	ldr	r2, [pc, #580]	@ (8006630 <_printf_float+0x2cc>)
 80063ec:	4b91      	ldr	r3, [pc, #580]	@ (8006634 <_printf_float+0x2d0>)
 80063ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80063f2:	bf94      	ite	ls
 80063f4:	4690      	movls	r8, r2
 80063f6:	4698      	movhi	r8, r3
 80063f8:	2303      	movs	r3, #3
 80063fa:	6123      	str	r3, [r4, #16]
 80063fc:	f02b 0304 	bic.w	r3, fp, #4
 8006400:	6023      	str	r3, [r4, #0]
 8006402:	f04f 0900 	mov.w	r9, #0
 8006406:	9700      	str	r7, [sp, #0]
 8006408:	4633      	mov	r3, r6
 800640a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800640c:	4621      	mov	r1, r4
 800640e:	4628      	mov	r0, r5
 8006410:	f000 f9d2 	bl	80067b8 <_printf_common>
 8006414:	3001      	adds	r0, #1
 8006416:	f040 808d 	bne.w	8006534 <_printf_float+0x1d0>
 800641a:	f04f 30ff 	mov.w	r0, #4294967295
 800641e:	b00d      	add	sp, #52	@ 0x34
 8006420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006424:	4642      	mov	r2, r8
 8006426:	464b      	mov	r3, r9
 8006428:	4640      	mov	r0, r8
 800642a:	4649      	mov	r1, r9
 800642c:	f7fa fb7e 	bl	8000b2c <__aeabi_dcmpun>
 8006430:	b140      	cbz	r0, 8006444 <_printf_float+0xe0>
 8006432:	464b      	mov	r3, r9
 8006434:	2b00      	cmp	r3, #0
 8006436:	bfbc      	itt	lt
 8006438:	232d      	movlt	r3, #45	@ 0x2d
 800643a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800643e:	4a7e      	ldr	r2, [pc, #504]	@ (8006638 <_printf_float+0x2d4>)
 8006440:	4b7e      	ldr	r3, [pc, #504]	@ (800663c <_printf_float+0x2d8>)
 8006442:	e7d4      	b.n	80063ee <_printf_float+0x8a>
 8006444:	6863      	ldr	r3, [r4, #4]
 8006446:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800644a:	9206      	str	r2, [sp, #24]
 800644c:	1c5a      	adds	r2, r3, #1
 800644e:	d13b      	bne.n	80064c8 <_printf_float+0x164>
 8006450:	2306      	movs	r3, #6
 8006452:	6063      	str	r3, [r4, #4]
 8006454:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006458:	2300      	movs	r3, #0
 800645a:	6022      	str	r2, [r4, #0]
 800645c:	9303      	str	r3, [sp, #12]
 800645e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006460:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006464:	ab09      	add	r3, sp, #36	@ 0x24
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	6861      	ldr	r1, [r4, #4]
 800646a:	ec49 8b10 	vmov	d0, r8, r9
 800646e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006472:	4628      	mov	r0, r5
 8006474:	f7ff fed7 	bl	8006226 <__cvt>
 8006478:	9b06      	ldr	r3, [sp, #24]
 800647a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800647c:	2b47      	cmp	r3, #71	@ 0x47
 800647e:	4680      	mov	r8, r0
 8006480:	d129      	bne.n	80064d6 <_printf_float+0x172>
 8006482:	1cc8      	adds	r0, r1, #3
 8006484:	db02      	blt.n	800648c <_printf_float+0x128>
 8006486:	6863      	ldr	r3, [r4, #4]
 8006488:	4299      	cmp	r1, r3
 800648a:	dd41      	ble.n	8006510 <_printf_float+0x1ac>
 800648c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006490:	fa5f fa8a 	uxtb.w	sl, sl
 8006494:	3901      	subs	r1, #1
 8006496:	4652      	mov	r2, sl
 8006498:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800649c:	9109      	str	r1, [sp, #36]	@ 0x24
 800649e:	f7ff ff27 	bl	80062f0 <__exponent>
 80064a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80064a4:	1813      	adds	r3, r2, r0
 80064a6:	2a01      	cmp	r2, #1
 80064a8:	4681      	mov	r9, r0
 80064aa:	6123      	str	r3, [r4, #16]
 80064ac:	dc02      	bgt.n	80064b4 <_printf_float+0x150>
 80064ae:	6822      	ldr	r2, [r4, #0]
 80064b0:	07d2      	lsls	r2, r2, #31
 80064b2:	d501      	bpl.n	80064b8 <_printf_float+0x154>
 80064b4:	3301      	adds	r3, #1
 80064b6:	6123      	str	r3, [r4, #16]
 80064b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d0a2      	beq.n	8006406 <_printf_float+0xa2>
 80064c0:	232d      	movs	r3, #45	@ 0x2d
 80064c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064c6:	e79e      	b.n	8006406 <_printf_float+0xa2>
 80064c8:	9a06      	ldr	r2, [sp, #24]
 80064ca:	2a47      	cmp	r2, #71	@ 0x47
 80064cc:	d1c2      	bne.n	8006454 <_printf_float+0xf0>
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1c0      	bne.n	8006454 <_printf_float+0xf0>
 80064d2:	2301      	movs	r3, #1
 80064d4:	e7bd      	b.n	8006452 <_printf_float+0xee>
 80064d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80064da:	d9db      	bls.n	8006494 <_printf_float+0x130>
 80064dc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80064e0:	d118      	bne.n	8006514 <_printf_float+0x1b0>
 80064e2:	2900      	cmp	r1, #0
 80064e4:	6863      	ldr	r3, [r4, #4]
 80064e6:	dd0b      	ble.n	8006500 <_printf_float+0x19c>
 80064e8:	6121      	str	r1, [r4, #16]
 80064ea:	b913      	cbnz	r3, 80064f2 <_printf_float+0x18e>
 80064ec:	6822      	ldr	r2, [r4, #0]
 80064ee:	07d0      	lsls	r0, r2, #31
 80064f0:	d502      	bpl.n	80064f8 <_printf_float+0x194>
 80064f2:	3301      	adds	r3, #1
 80064f4:	440b      	add	r3, r1
 80064f6:	6123      	str	r3, [r4, #16]
 80064f8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80064fa:	f04f 0900 	mov.w	r9, #0
 80064fe:	e7db      	b.n	80064b8 <_printf_float+0x154>
 8006500:	b913      	cbnz	r3, 8006508 <_printf_float+0x1a4>
 8006502:	6822      	ldr	r2, [r4, #0]
 8006504:	07d2      	lsls	r2, r2, #31
 8006506:	d501      	bpl.n	800650c <_printf_float+0x1a8>
 8006508:	3302      	adds	r3, #2
 800650a:	e7f4      	b.n	80064f6 <_printf_float+0x192>
 800650c:	2301      	movs	r3, #1
 800650e:	e7f2      	b.n	80064f6 <_printf_float+0x192>
 8006510:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006514:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006516:	4299      	cmp	r1, r3
 8006518:	db05      	blt.n	8006526 <_printf_float+0x1c2>
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	6121      	str	r1, [r4, #16]
 800651e:	07d8      	lsls	r0, r3, #31
 8006520:	d5ea      	bpl.n	80064f8 <_printf_float+0x194>
 8006522:	1c4b      	adds	r3, r1, #1
 8006524:	e7e7      	b.n	80064f6 <_printf_float+0x192>
 8006526:	2900      	cmp	r1, #0
 8006528:	bfd4      	ite	le
 800652a:	f1c1 0202 	rsble	r2, r1, #2
 800652e:	2201      	movgt	r2, #1
 8006530:	4413      	add	r3, r2
 8006532:	e7e0      	b.n	80064f6 <_printf_float+0x192>
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	055a      	lsls	r2, r3, #21
 8006538:	d407      	bmi.n	800654a <_printf_float+0x1e6>
 800653a:	6923      	ldr	r3, [r4, #16]
 800653c:	4642      	mov	r2, r8
 800653e:	4631      	mov	r1, r6
 8006540:	4628      	mov	r0, r5
 8006542:	47b8      	blx	r7
 8006544:	3001      	adds	r0, #1
 8006546:	d12b      	bne.n	80065a0 <_printf_float+0x23c>
 8006548:	e767      	b.n	800641a <_printf_float+0xb6>
 800654a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800654e:	f240 80dd 	bls.w	800670c <_printf_float+0x3a8>
 8006552:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006556:	2200      	movs	r2, #0
 8006558:	2300      	movs	r3, #0
 800655a:	f7fa fab5 	bl	8000ac8 <__aeabi_dcmpeq>
 800655e:	2800      	cmp	r0, #0
 8006560:	d033      	beq.n	80065ca <_printf_float+0x266>
 8006562:	4a37      	ldr	r2, [pc, #220]	@ (8006640 <_printf_float+0x2dc>)
 8006564:	2301      	movs	r3, #1
 8006566:	4631      	mov	r1, r6
 8006568:	4628      	mov	r0, r5
 800656a:	47b8      	blx	r7
 800656c:	3001      	adds	r0, #1
 800656e:	f43f af54 	beq.w	800641a <_printf_float+0xb6>
 8006572:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006576:	4543      	cmp	r3, r8
 8006578:	db02      	blt.n	8006580 <_printf_float+0x21c>
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	07d8      	lsls	r0, r3, #31
 800657e:	d50f      	bpl.n	80065a0 <_printf_float+0x23c>
 8006580:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006584:	4631      	mov	r1, r6
 8006586:	4628      	mov	r0, r5
 8006588:	47b8      	blx	r7
 800658a:	3001      	adds	r0, #1
 800658c:	f43f af45 	beq.w	800641a <_printf_float+0xb6>
 8006590:	f04f 0900 	mov.w	r9, #0
 8006594:	f108 38ff 	add.w	r8, r8, #4294967295
 8006598:	f104 0a1a 	add.w	sl, r4, #26
 800659c:	45c8      	cmp	r8, r9
 800659e:	dc09      	bgt.n	80065b4 <_printf_float+0x250>
 80065a0:	6823      	ldr	r3, [r4, #0]
 80065a2:	079b      	lsls	r3, r3, #30
 80065a4:	f100 8103 	bmi.w	80067ae <_printf_float+0x44a>
 80065a8:	68e0      	ldr	r0, [r4, #12]
 80065aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065ac:	4298      	cmp	r0, r3
 80065ae:	bfb8      	it	lt
 80065b0:	4618      	movlt	r0, r3
 80065b2:	e734      	b.n	800641e <_printf_float+0xba>
 80065b4:	2301      	movs	r3, #1
 80065b6:	4652      	mov	r2, sl
 80065b8:	4631      	mov	r1, r6
 80065ba:	4628      	mov	r0, r5
 80065bc:	47b8      	blx	r7
 80065be:	3001      	adds	r0, #1
 80065c0:	f43f af2b 	beq.w	800641a <_printf_float+0xb6>
 80065c4:	f109 0901 	add.w	r9, r9, #1
 80065c8:	e7e8      	b.n	800659c <_printf_float+0x238>
 80065ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	dc39      	bgt.n	8006644 <_printf_float+0x2e0>
 80065d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006640 <_printf_float+0x2dc>)
 80065d2:	2301      	movs	r3, #1
 80065d4:	4631      	mov	r1, r6
 80065d6:	4628      	mov	r0, r5
 80065d8:	47b8      	blx	r7
 80065da:	3001      	adds	r0, #1
 80065dc:	f43f af1d 	beq.w	800641a <_printf_float+0xb6>
 80065e0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80065e4:	ea59 0303 	orrs.w	r3, r9, r3
 80065e8:	d102      	bne.n	80065f0 <_printf_float+0x28c>
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	07d9      	lsls	r1, r3, #31
 80065ee:	d5d7      	bpl.n	80065a0 <_printf_float+0x23c>
 80065f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065f4:	4631      	mov	r1, r6
 80065f6:	4628      	mov	r0, r5
 80065f8:	47b8      	blx	r7
 80065fa:	3001      	adds	r0, #1
 80065fc:	f43f af0d 	beq.w	800641a <_printf_float+0xb6>
 8006600:	f04f 0a00 	mov.w	sl, #0
 8006604:	f104 0b1a 	add.w	fp, r4, #26
 8006608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800660a:	425b      	negs	r3, r3
 800660c:	4553      	cmp	r3, sl
 800660e:	dc01      	bgt.n	8006614 <_printf_float+0x2b0>
 8006610:	464b      	mov	r3, r9
 8006612:	e793      	b.n	800653c <_printf_float+0x1d8>
 8006614:	2301      	movs	r3, #1
 8006616:	465a      	mov	r2, fp
 8006618:	4631      	mov	r1, r6
 800661a:	4628      	mov	r0, r5
 800661c:	47b8      	blx	r7
 800661e:	3001      	adds	r0, #1
 8006620:	f43f aefb 	beq.w	800641a <_printf_float+0xb6>
 8006624:	f10a 0a01 	add.w	sl, sl, #1
 8006628:	e7ee      	b.n	8006608 <_printf_float+0x2a4>
 800662a:	bf00      	nop
 800662c:	7fefffff 	.word	0x7fefffff
 8006630:	08008b80 	.word	0x08008b80
 8006634:	08008b84 	.word	0x08008b84
 8006638:	08008b88 	.word	0x08008b88
 800663c:	08008b8c 	.word	0x08008b8c
 8006640:	08008b90 	.word	0x08008b90
 8006644:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006646:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800664a:	4553      	cmp	r3, sl
 800664c:	bfa8      	it	ge
 800664e:	4653      	movge	r3, sl
 8006650:	2b00      	cmp	r3, #0
 8006652:	4699      	mov	r9, r3
 8006654:	dc36      	bgt.n	80066c4 <_printf_float+0x360>
 8006656:	f04f 0b00 	mov.w	fp, #0
 800665a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800665e:	f104 021a 	add.w	r2, r4, #26
 8006662:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006664:	9306      	str	r3, [sp, #24]
 8006666:	eba3 0309 	sub.w	r3, r3, r9
 800666a:	455b      	cmp	r3, fp
 800666c:	dc31      	bgt.n	80066d2 <_printf_float+0x36e>
 800666e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006670:	459a      	cmp	sl, r3
 8006672:	dc3a      	bgt.n	80066ea <_printf_float+0x386>
 8006674:	6823      	ldr	r3, [r4, #0]
 8006676:	07da      	lsls	r2, r3, #31
 8006678:	d437      	bmi.n	80066ea <_printf_float+0x386>
 800667a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800667c:	ebaa 0903 	sub.w	r9, sl, r3
 8006680:	9b06      	ldr	r3, [sp, #24]
 8006682:	ebaa 0303 	sub.w	r3, sl, r3
 8006686:	4599      	cmp	r9, r3
 8006688:	bfa8      	it	ge
 800668a:	4699      	movge	r9, r3
 800668c:	f1b9 0f00 	cmp.w	r9, #0
 8006690:	dc33      	bgt.n	80066fa <_printf_float+0x396>
 8006692:	f04f 0800 	mov.w	r8, #0
 8006696:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800669a:	f104 0b1a 	add.w	fp, r4, #26
 800669e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066a0:	ebaa 0303 	sub.w	r3, sl, r3
 80066a4:	eba3 0309 	sub.w	r3, r3, r9
 80066a8:	4543      	cmp	r3, r8
 80066aa:	f77f af79 	ble.w	80065a0 <_printf_float+0x23c>
 80066ae:	2301      	movs	r3, #1
 80066b0:	465a      	mov	r2, fp
 80066b2:	4631      	mov	r1, r6
 80066b4:	4628      	mov	r0, r5
 80066b6:	47b8      	blx	r7
 80066b8:	3001      	adds	r0, #1
 80066ba:	f43f aeae 	beq.w	800641a <_printf_float+0xb6>
 80066be:	f108 0801 	add.w	r8, r8, #1
 80066c2:	e7ec      	b.n	800669e <_printf_float+0x33a>
 80066c4:	4642      	mov	r2, r8
 80066c6:	4631      	mov	r1, r6
 80066c8:	4628      	mov	r0, r5
 80066ca:	47b8      	blx	r7
 80066cc:	3001      	adds	r0, #1
 80066ce:	d1c2      	bne.n	8006656 <_printf_float+0x2f2>
 80066d0:	e6a3      	b.n	800641a <_printf_float+0xb6>
 80066d2:	2301      	movs	r3, #1
 80066d4:	4631      	mov	r1, r6
 80066d6:	4628      	mov	r0, r5
 80066d8:	9206      	str	r2, [sp, #24]
 80066da:	47b8      	blx	r7
 80066dc:	3001      	adds	r0, #1
 80066de:	f43f ae9c 	beq.w	800641a <_printf_float+0xb6>
 80066e2:	9a06      	ldr	r2, [sp, #24]
 80066e4:	f10b 0b01 	add.w	fp, fp, #1
 80066e8:	e7bb      	b.n	8006662 <_printf_float+0x2fe>
 80066ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066ee:	4631      	mov	r1, r6
 80066f0:	4628      	mov	r0, r5
 80066f2:	47b8      	blx	r7
 80066f4:	3001      	adds	r0, #1
 80066f6:	d1c0      	bne.n	800667a <_printf_float+0x316>
 80066f8:	e68f      	b.n	800641a <_printf_float+0xb6>
 80066fa:	9a06      	ldr	r2, [sp, #24]
 80066fc:	464b      	mov	r3, r9
 80066fe:	4442      	add	r2, r8
 8006700:	4631      	mov	r1, r6
 8006702:	4628      	mov	r0, r5
 8006704:	47b8      	blx	r7
 8006706:	3001      	adds	r0, #1
 8006708:	d1c3      	bne.n	8006692 <_printf_float+0x32e>
 800670a:	e686      	b.n	800641a <_printf_float+0xb6>
 800670c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006710:	f1ba 0f01 	cmp.w	sl, #1
 8006714:	dc01      	bgt.n	800671a <_printf_float+0x3b6>
 8006716:	07db      	lsls	r3, r3, #31
 8006718:	d536      	bpl.n	8006788 <_printf_float+0x424>
 800671a:	2301      	movs	r3, #1
 800671c:	4642      	mov	r2, r8
 800671e:	4631      	mov	r1, r6
 8006720:	4628      	mov	r0, r5
 8006722:	47b8      	blx	r7
 8006724:	3001      	adds	r0, #1
 8006726:	f43f ae78 	beq.w	800641a <_printf_float+0xb6>
 800672a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800672e:	4631      	mov	r1, r6
 8006730:	4628      	mov	r0, r5
 8006732:	47b8      	blx	r7
 8006734:	3001      	adds	r0, #1
 8006736:	f43f ae70 	beq.w	800641a <_printf_float+0xb6>
 800673a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800673e:	2200      	movs	r2, #0
 8006740:	2300      	movs	r3, #0
 8006742:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006746:	f7fa f9bf 	bl	8000ac8 <__aeabi_dcmpeq>
 800674a:	b9c0      	cbnz	r0, 800677e <_printf_float+0x41a>
 800674c:	4653      	mov	r3, sl
 800674e:	f108 0201 	add.w	r2, r8, #1
 8006752:	4631      	mov	r1, r6
 8006754:	4628      	mov	r0, r5
 8006756:	47b8      	blx	r7
 8006758:	3001      	adds	r0, #1
 800675a:	d10c      	bne.n	8006776 <_printf_float+0x412>
 800675c:	e65d      	b.n	800641a <_printf_float+0xb6>
 800675e:	2301      	movs	r3, #1
 8006760:	465a      	mov	r2, fp
 8006762:	4631      	mov	r1, r6
 8006764:	4628      	mov	r0, r5
 8006766:	47b8      	blx	r7
 8006768:	3001      	adds	r0, #1
 800676a:	f43f ae56 	beq.w	800641a <_printf_float+0xb6>
 800676e:	f108 0801 	add.w	r8, r8, #1
 8006772:	45d0      	cmp	r8, sl
 8006774:	dbf3      	blt.n	800675e <_printf_float+0x3fa>
 8006776:	464b      	mov	r3, r9
 8006778:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800677c:	e6df      	b.n	800653e <_printf_float+0x1da>
 800677e:	f04f 0800 	mov.w	r8, #0
 8006782:	f104 0b1a 	add.w	fp, r4, #26
 8006786:	e7f4      	b.n	8006772 <_printf_float+0x40e>
 8006788:	2301      	movs	r3, #1
 800678a:	4642      	mov	r2, r8
 800678c:	e7e1      	b.n	8006752 <_printf_float+0x3ee>
 800678e:	2301      	movs	r3, #1
 8006790:	464a      	mov	r2, r9
 8006792:	4631      	mov	r1, r6
 8006794:	4628      	mov	r0, r5
 8006796:	47b8      	blx	r7
 8006798:	3001      	adds	r0, #1
 800679a:	f43f ae3e 	beq.w	800641a <_printf_float+0xb6>
 800679e:	f108 0801 	add.w	r8, r8, #1
 80067a2:	68e3      	ldr	r3, [r4, #12]
 80067a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80067a6:	1a5b      	subs	r3, r3, r1
 80067a8:	4543      	cmp	r3, r8
 80067aa:	dcf0      	bgt.n	800678e <_printf_float+0x42a>
 80067ac:	e6fc      	b.n	80065a8 <_printf_float+0x244>
 80067ae:	f04f 0800 	mov.w	r8, #0
 80067b2:	f104 0919 	add.w	r9, r4, #25
 80067b6:	e7f4      	b.n	80067a2 <_printf_float+0x43e>

080067b8 <_printf_common>:
 80067b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067bc:	4616      	mov	r6, r2
 80067be:	4698      	mov	r8, r3
 80067c0:	688a      	ldr	r2, [r1, #8]
 80067c2:	690b      	ldr	r3, [r1, #16]
 80067c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067c8:	4293      	cmp	r3, r2
 80067ca:	bfb8      	it	lt
 80067cc:	4613      	movlt	r3, r2
 80067ce:	6033      	str	r3, [r6, #0]
 80067d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80067d4:	4607      	mov	r7, r0
 80067d6:	460c      	mov	r4, r1
 80067d8:	b10a      	cbz	r2, 80067de <_printf_common+0x26>
 80067da:	3301      	adds	r3, #1
 80067dc:	6033      	str	r3, [r6, #0]
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	0699      	lsls	r1, r3, #26
 80067e2:	bf42      	ittt	mi
 80067e4:	6833      	ldrmi	r3, [r6, #0]
 80067e6:	3302      	addmi	r3, #2
 80067e8:	6033      	strmi	r3, [r6, #0]
 80067ea:	6825      	ldr	r5, [r4, #0]
 80067ec:	f015 0506 	ands.w	r5, r5, #6
 80067f0:	d106      	bne.n	8006800 <_printf_common+0x48>
 80067f2:	f104 0a19 	add.w	sl, r4, #25
 80067f6:	68e3      	ldr	r3, [r4, #12]
 80067f8:	6832      	ldr	r2, [r6, #0]
 80067fa:	1a9b      	subs	r3, r3, r2
 80067fc:	42ab      	cmp	r3, r5
 80067fe:	dc26      	bgt.n	800684e <_printf_common+0x96>
 8006800:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006804:	6822      	ldr	r2, [r4, #0]
 8006806:	3b00      	subs	r3, #0
 8006808:	bf18      	it	ne
 800680a:	2301      	movne	r3, #1
 800680c:	0692      	lsls	r2, r2, #26
 800680e:	d42b      	bmi.n	8006868 <_printf_common+0xb0>
 8006810:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006814:	4641      	mov	r1, r8
 8006816:	4638      	mov	r0, r7
 8006818:	47c8      	blx	r9
 800681a:	3001      	adds	r0, #1
 800681c:	d01e      	beq.n	800685c <_printf_common+0xa4>
 800681e:	6823      	ldr	r3, [r4, #0]
 8006820:	6922      	ldr	r2, [r4, #16]
 8006822:	f003 0306 	and.w	r3, r3, #6
 8006826:	2b04      	cmp	r3, #4
 8006828:	bf02      	ittt	eq
 800682a:	68e5      	ldreq	r5, [r4, #12]
 800682c:	6833      	ldreq	r3, [r6, #0]
 800682e:	1aed      	subeq	r5, r5, r3
 8006830:	68a3      	ldr	r3, [r4, #8]
 8006832:	bf0c      	ite	eq
 8006834:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006838:	2500      	movne	r5, #0
 800683a:	4293      	cmp	r3, r2
 800683c:	bfc4      	itt	gt
 800683e:	1a9b      	subgt	r3, r3, r2
 8006840:	18ed      	addgt	r5, r5, r3
 8006842:	2600      	movs	r6, #0
 8006844:	341a      	adds	r4, #26
 8006846:	42b5      	cmp	r5, r6
 8006848:	d11a      	bne.n	8006880 <_printf_common+0xc8>
 800684a:	2000      	movs	r0, #0
 800684c:	e008      	b.n	8006860 <_printf_common+0xa8>
 800684e:	2301      	movs	r3, #1
 8006850:	4652      	mov	r2, sl
 8006852:	4641      	mov	r1, r8
 8006854:	4638      	mov	r0, r7
 8006856:	47c8      	blx	r9
 8006858:	3001      	adds	r0, #1
 800685a:	d103      	bne.n	8006864 <_printf_common+0xac>
 800685c:	f04f 30ff 	mov.w	r0, #4294967295
 8006860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006864:	3501      	adds	r5, #1
 8006866:	e7c6      	b.n	80067f6 <_printf_common+0x3e>
 8006868:	18e1      	adds	r1, r4, r3
 800686a:	1c5a      	adds	r2, r3, #1
 800686c:	2030      	movs	r0, #48	@ 0x30
 800686e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006872:	4422      	add	r2, r4
 8006874:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006878:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800687c:	3302      	adds	r3, #2
 800687e:	e7c7      	b.n	8006810 <_printf_common+0x58>
 8006880:	2301      	movs	r3, #1
 8006882:	4622      	mov	r2, r4
 8006884:	4641      	mov	r1, r8
 8006886:	4638      	mov	r0, r7
 8006888:	47c8      	blx	r9
 800688a:	3001      	adds	r0, #1
 800688c:	d0e6      	beq.n	800685c <_printf_common+0xa4>
 800688e:	3601      	adds	r6, #1
 8006890:	e7d9      	b.n	8006846 <_printf_common+0x8e>
	...

08006894 <_printf_i>:
 8006894:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006898:	7e0f      	ldrb	r7, [r1, #24]
 800689a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800689c:	2f78      	cmp	r7, #120	@ 0x78
 800689e:	4691      	mov	r9, r2
 80068a0:	4680      	mov	r8, r0
 80068a2:	460c      	mov	r4, r1
 80068a4:	469a      	mov	sl, r3
 80068a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80068aa:	d807      	bhi.n	80068bc <_printf_i+0x28>
 80068ac:	2f62      	cmp	r7, #98	@ 0x62
 80068ae:	d80a      	bhi.n	80068c6 <_printf_i+0x32>
 80068b0:	2f00      	cmp	r7, #0
 80068b2:	f000 80d2 	beq.w	8006a5a <_printf_i+0x1c6>
 80068b6:	2f58      	cmp	r7, #88	@ 0x58
 80068b8:	f000 80b9 	beq.w	8006a2e <_printf_i+0x19a>
 80068bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80068c4:	e03a      	b.n	800693c <_printf_i+0xa8>
 80068c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80068ca:	2b15      	cmp	r3, #21
 80068cc:	d8f6      	bhi.n	80068bc <_printf_i+0x28>
 80068ce:	a101      	add	r1, pc, #4	@ (adr r1, 80068d4 <_printf_i+0x40>)
 80068d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068d4:	0800692d 	.word	0x0800692d
 80068d8:	08006941 	.word	0x08006941
 80068dc:	080068bd 	.word	0x080068bd
 80068e0:	080068bd 	.word	0x080068bd
 80068e4:	080068bd 	.word	0x080068bd
 80068e8:	080068bd 	.word	0x080068bd
 80068ec:	08006941 	.word	0x08006941
 80068f0:	080068bd 	.word	0x080068bd
 80068f4:	080068bd 	.word	0x080068bd
 80068f8:	080068bd 	.word	0x080068bd
 80068fc:	080068bd 	.word	0x080068bd
 8006900:	08006a41 	.word	0x08006a41
 8006904:	0800696b 	.word	0x0800696b
 8006908:	080069fb 	.word	0x080069fb
 800690c:	080068bd 	.word	0x080068bd
 8006910:	080068bd 	.word	0x080068bd
 8006914:	08006a63 	.word	0x08006a63
 8006918:	080068bd 	.word	0x080068bd
 800691c:	0800696b 	.word	0x0800696b
 8006920:	080068bd 	.word	0x080068bd
 8006924:	080068bd 	.word	0x080068bd
 8006928:	08006a03 	.word	0x08006a03
 800692c:	6833      	ldr	r3, [r6, #0]
 800692e:	1d1a      	adds	r2, r3, #4
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	6032      	str	r2, [r6, #0]
 8006934:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006938:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800693c:	2301      	movs	r3, #1
 800693e:	e09d      	b.n	8006a7c <_printf_i+0x1e8>
 8006940:	6833      	ldr	r3, [r6, #0]
 8006942:	6820      	ldr	r0, [r4, #0]
 8006944:	1d19      	adds	r1, r3, #4
 8006946:	6031      	str	r1, [r6, #0]
 8006948:	0606      	lsls	r6, r0, #24
 800694a:	d501      	bpl.n	8006950 <_printf_i+0xbc>
 800694c:	681d      	ldr	r5, [r3, #0]
 800694e:	e003      	b.n	8006958 <_printf_i+0xc4>
 8006950:	0645      	lsls	r5, r0, #25
 8006952:	d5fb      	bpl.n	800694c <_printf_i+0xb8>
 8006954:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006958:	2d00      	cmp	r5, #0
 800695a:	da03      	bge.n	8006964 <_printf_i+0xd0>
 800695c:	232d      	movs	r3, #45	@ 0x2d
 800695e:	426d      	negs	r5, r5
 8006960:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006964:	4859      	ldr	r0, [pc, #356]	@ (8006acc <_printf_i+0x238>)
 8006966:	230a      	movs	r3, #10
 8006968:	e011      	b.n	800698e <_printf_i+0xfa>
 800696a:	6821      	ldr	r1, [r4, #0]
 800696c:	6833      	ldr	r3, [r6, #0]
 800696e:	0608      	lsls	r0, r1, #24
 8006970:	f853 5b04 	ldr.w	r5, [r3], #4
 8006974:	d402      	bmi.n	800697c <_printf_i+0xe8>
 8006976:	0649      	lsls	r1, r1, #25
 8006978:	bf48      	it	mi
 800697a:	b2ad      	uxthmi	r5, r5
 800697c:	2f6f      	cmp	r7, #111	@ 0x6f
 800697e:	4853      	ldr	r0, [pc, #332]	@ (8006acc <_printf_i+0x238>)
 8006980:	6033      	str	r3, [r6, #0]
 8006982:	bf14      	ite	ne
 8006984:	230a      	movne	r3, #10
 8006986:	2308      	moveq	r3, #8
 8006988:	2100      	movs	r1, #0
 800698a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800698e:	6866      	ldr	r6, [r4, #4]
 8006990:	60a6      	str	r6, [r4, #8]
 8006992:	2e00      	cmp	r6, #0
 8006994:	bfa2      	ittt	ge
 8006996:	6821      	ldrge	r1, [r4, #0]
 8006998:	f021 0104 	bicge.w	r1, r1, #4
 800699c:	6021      	strge	r1, [r4, #0]
 800699e:	b90d      	cbnz	r5, 80069a4 <_printf_i+0x110>
 80069a0:	2e00      	cmp	r6, #0
 80069a2:	d04b      	beq.n	8006a3c <_printf_i+0x1a8>
 80069a4:	4616      	mov	r6, r2
 80069a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80069aa:	fb03 5711 	mls	r7, r3, r1, r5
 80069ae:	5dc7      	ldrb	r7, [r0, r7]
 80069b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069b4:	462f      	mov	r7, r5
 80069b6:	42bb      	cmp	r3, r7
 80069b8:	460d      	mov	r5, r1
 80069ba:	d9f4      	bls.n	80069a6 <_printf_i+0x112>
 80069bc:	2b08      	cmp	r3, #8
 80069be:	d10b      	bne.n	80069d8 <_printf_i+0x144>
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	07df      	lsls	r7, r3, #31
 80069c4:	d508      	bpl.n	80069d8 <_printf_i+0x144>
 80069c6:	6923      	ldr	r3, [r4, #16]
 80069c8:	6861      	ldr	r1, [r4, #4]
 80069ca:	4299      	cmp	r1, r3
 80069cc:	bfde      	ittt	le
 80069ce:	2330      	movle	r3, #48	@ 0x30
 80069d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80069d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80069d8:	1b92      	subs	r2, r2, r6
 80069da:	6122      	str	r2, [r4, #16]
 80069dc:	f8cd a000 	str.w	sl, [sp]
 80069e0:	464b      	mov	r3, r9
 80069e2:	aa03      	add	r2, sp, #12
 80069e4:	4621      	mov	r1, r4
 80069e6:	4640      	mov	r0, r8
 80069e8:	f7ff fee6 	bl	80067b8 <_printf_common>
 80069ec:	3001      	adds	r0, #1
 80069ee:	d14a      	bne.n	8006a86 <_printf_i+0x1f2>
 80069f0:	f04f 30ff 	mov.w	r0, #4294967295
 80069f4:	b004      	add	sp, #16
 80069f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069fa:	6823      	ldr	r3, [r4, #0]
 80069fc:	f043 0320 	orr.w	r3, r3, #32
 8006a00:	6023      	str	r3, [r4, #0]
 8006a02:	4833      	ldr	r0, [pc, #204]	@ (8006ad0 <_printf_i+0x23c>)
 8006a04:	2778      	movs	r7, #120	@ 0x78
 8006a06:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a0a:	6823      	ldr	r3, [r4, #0]
 8006a0c:	6831      	ldr	r1, [r6, #0]
 8006a0e:	061f      	lsls	r7, r3, #24
 8006a10:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a14:	d402      	bmi.n	8006a1c <_printf_i+0x188>
 8006a16:	065f      	lsls	r7, r3, #25
 8006a18:	bf48      	it	mi
 8006a1a:	b2ad      	uxthmi	r5, r5
 8006a1c:	6031      	str	r1, [r6, #0]
 8006a1e:	07d9      	lsls	r1, r3, #31
 8006a20:	bf44      	itt	mi
 8006a22:	f043 0320 	orrmi.w	r3, r3, #32
 8006a26:	6023      	strmi	r3, [r4, #0]
 8006a28:	b11d      	cbz	r5, 8006a32 <_printf_i+0x19e>
 8006a2a:	2310      	movs	r3, #16
 8006a2c:	e7ac      	b.n	8006988 <_printf_i+0xf4>
 8006a2e:	4827      	ldr	r0, [pc, #156]	@ (8006acc <_printf_i+0x238>)
 8006a30:	e7e9      	b.n	8006a06 <_printf_i+0x172>
 8006a32:	6823      	ldr	r3, [r4, #0]
 8006a34:	f023 0320 	bic.w	r3, r3, #32
 8006a38:	6023      	str	r3, [r4, #0]
 8006a3a:	e7f6      	b.n	8006a2a <_printf_i+0x196>
 8006a3c:	4616      	mov	r6, r2
 8006a3e:	e7bd      	b.n	80069bc <_printf_i+0x128>
 8006a40:	6833      	ldr	r3, [r6, #0]
 8006a42:	6825      	ldr	r5, [r4, #0]
 8006a44:	6961      	ldr	r1, [r4, #20]
 8006a46:	1d18      	adds	r0, r3, #4
 8006a48:	6030      	str	r0, [r6, #0]
 8006a4a:	062e      	lsls	r6, r5, #24
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	d501      	bpl.n	8006a54 <_printf_i+0x1c0>
 8006a50:	6019      	str	r1, [r3, #0]
 8006a52:	e002      	b.n	8006a5a <_printf_i+0x1c6>
 8006a54:	0668      	lsls	r0, r5, #25
 8006a56:	d5fb      	bpl.n	8006a50 <_printf_i+0x1bc>
 8006a58:	8019      	strh	r1, [r3, #0]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	6123      	str	r3, [r4, #16]
 8006a5e:	4616      	mov	r6, r2
 8006a60:	e7bc      	b.n	80069dc <_printf_i+0x148>
 8006a62:	6833      	ldr	r3, [r6, #0]
 8006a64:	1d1a      	adds	r2, r3, #4
 8006a66:	6032      	str	r2, [r6, #0]
 8006a68:	681e      	ldr	r6, [r3, #0]
 8006a6a:	6862      	ldr	r2, [r4, #4]
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	4630      	mov	r0, r6
 8006a70:	f7f9 fbae 	bl	80001d0 <memchr>
 8006a74:	b108      	cbz	r0, 8006a7a <_printf_i+0x1e6>
 8006a76:	1b80      	subs	r0, r0, r6
 8006a78:	6060      	str	r0, [r4, #4]
 8006a7a:	6863      	ldr	r3, [r4, #4]
 8006a7c:	6123      	str	r3, [r4, #16]
 8006a7e:	2300      	movs	r3, #0
 8006a80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a84:	e7aa      	b.n	80069dc <_printf_i+0x148>
 8006a86:	6923      	ldr	r3, [r4, #16]
 8006a88:	4632      	mov	r2, r6
 8006a8a:	4649      	mov	r1, r9
 8006a8c:	4640      	mov	r0, r8
 8006a8e:	47d0      	blx	sl
 8006a90:	3001      	adds	r0, #1
 8006a92:	d0ad      	beq.n	80069f0 <_printf_i+0x15c>
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	079b      	lsls	r3, r3, #30
 8006a98:	d413      	bmi.n	8006ac2 <_printf_i+0x22e>
 8006a9a:	68e0      	ldr	r0, [r4, #12]
 8006a9c:	9b03      	ldr	r3, [sp, #12]
 8006a9e:	4298      	cmp	r0, r3
 8006aa0:	bfb8      	it	lt
 8006aa2:	4618      	movlt	r0, r3
 8006aa4:	e7a6      	b.n	80069f4 <_printf_i+0x160>
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	4632      	mov	r2, r6
 8006aaa:	4649      	mov	r1, r9
 8006aac:	4640      	mov	r0, r8
 8006aae:	47d0      	blx	sl
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d09d      	beq.n	80069f0 <_printf_i+0x15c>
 8006ab4:	3501      	adds	r5, #1
 8006ab6:	68e3      	ldr	r3, [r4, #12]
 8006ab8:	9903      	ldr	r1, [sp, #12]
 8006aba:	1a5b      	subs	r3, r3, r1
 8006abc:	42ab      	cmp	r3, r5
 8006abe:	dcf2      	bgt.n	8006aa6 <_printf_i+0x212>
 8006ac0:	e7eb      	b.n	8006a9a <_printf_i+0x206>
 8006ac2:	2500      	movs	r5, #0
 8006ac4:	f104 0619 	add.w	r6, r4, #25
 8006ac8:	e7f5      	b.n	8006ab6 <_printf_i+0x222>
 8006aca:	bf00      	nop
 8006acc:	08008b92 	.word	0x08008b92
 8006ad0:	08008ba3 	.word	0x08008ba3

08006ad4 <std>:
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	b510      	push	{r4, lr}
 8006ad8:	4604      	mov	r4, r0
 8006ada:	e9c0 3300 	strd	r3, r3, [r0]
 8006ade:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ae2:	6083      	str	r3, [r0, #8]
 8006ae4:	8181      	strh	r1, [r0, #12]
 8006ae6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ae8:	81c2      	strh	r2, [r0, #14]
 8006aea:	6183      	str	r3, [r0, #24]
 8006aec:	4619      	mov	r1, r3
 8006aee:	2208      	movs	r2, #8
 8006af0:	305c      	adds	r0, #92	@ 0x5c
 8006af2:	f000 f8f4 	bl	8006cde <memset>
 8006af6:	4b0d      	ldr	r3, [pc, #52]	@ (8006b2c <std+0x58>)
 8006af8:	6263      	str	r3, [r4, #36]	@ 0x24
 8006afa:	4b0d      	ldr	r3, [pc, #52]	@ (8006b30 <std+0x5c>)
 8006afc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006afe:	4b0d      	ldr	r3, [pc, #52]	@ (8006b34 <std+0x60>)
 8006b00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b02:	4b0d      	ldr	r3, [pc, #52]	@ (8006b38 <std+0x64>)
 8006b04:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b06:	4b0d      	ldr	r3, [pc, #52]	@ (8006b3c <std+0x68>)
 8006b08:	6224      	str	r4, [r4, #32]
 8006b0a:	429c      	cmp	r4, r3
 8006b0c:	d006      	beq.n	8006b1c <std+0x48>
 8006b0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b12:	4294      	cmp	r4, r2
 8006b14:	d002      	beq.n	8006b1c <std+0x48>
 8006b16:	33d0      	adds	r3, #208	@ 0xd0
 8006b18:	429c      	cmp	r4, r3
 8006b1a:	d105      	bne.n	8006b28 <std+0x54>
 8006b1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b24:	f000 b958 	b.w	8006dd8 <__retarget_lock_init_recursive>
 8006b28:	bd10      	pop	{r4, pc}
 8006b2a:	bf00      	nop
 8006b2c:	08006c59 	.word	0x08006c59
 8006b30:	08006c7b 	.word	0x08006c7b
 8006b34:	08006cb3 	.word	0x08006cb3
 8006b38:	08006cd7 	.word	0x08006cd7
 8006b3c:	2000036c 	.word	0x2000036c

08006b40 <stdio_exit_handler>:
 8006b40:	4a02      	ldr	r2, [pc, #8]	@ (8006b4c <stdio_exit_handler+0xc>)
 8006b42:	4903      	ldr	r1, [pc, #12]	@ (8006b50 <stdio_exit_handler+0x10>)
 8006b44:	4803      	ldr	r0, [pc, #12]	@ (8006b54 <stdio_exit_handler+0x14>)
 8006b46:	f000 b869 	b.w	8006c1c <_fwalk_sglue>
 8006b4a:	bf00      	nop
 8006b4c:	2000000c 	.word	0x2000000c
 8006b50:	08008485 	.word	0x08008485
 8006b54:	2000001c 	.word	0x2000001c

08006b58 <cleanup_stdio>:
 8006b58:	6841      	ldr	r1, [r0, #4]
 8006b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b8c <cleanup_stdio+0x34>)
 8006b5c:	4299      	cmp	r1, r3
 8006b5e:	b510      	push	{r4, lr}
 8006b60:	4604      	mov	r4, r0
 8006b62:	d001      	beq.n	8006b68 <cleanup_stdio+0x10>
 8006b64:	f001 fc8e 	bl	8008484 <_fflush_r>
 8006b68:	68a1      	ldr	r1, [r4, #8]
 8006b6a:	4b09      	ldr	r3, [pc, #36]	@ (8006b90 <cleanup_stdio+0x38>)
 8006b6c:	4299      	cmp	r1, r3
 8006b6e:	d002      	beq.n	8006b76 <cleanup_stdio+0x1e>
 8006b70:	4620      	mov	r0, r4
 8006b72:	f001 fc87 	bl	8008484 <_fflush_r>
 8006b76:	68e1      	ldr	r1, [r4, #12]
 8006b78:	4b06      	ldr	r3, [pc, #24]	@ (8006b94 <cleanup_stdio+0x3c>)
 8006b7a:	4299      	cmp	r1, r3
 8006b7c:	d004      	beq.n	8006b88 <cleanup_stdio+0x30>
 8006b7e:	4620      	mov	r0, r4
 8006b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b84:	f001 bc7e 	b.w	8008484 <_fflush_r>
 8006b88:	bd10      	pop	{r4, pc}
 8006b8a:	bf00      	nop
 8006b8c:	2000036c 	.word	0x2000036c
 8006b90:	200003d4 	.word	0x200003d4
 8006b94:	2000043c 	.word	0x2000043c

08006b98 <global_stdio_init.part.0>:
 8006b98:	b510      	push	{r4, lr}
 8006b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8006bc8 <global_stdio_init.part.0+0x30>)
 8006b9c:	4c0b      	ldr	r4, [pc, #44]	@ (8006bcc <global_stdio_init.part.0+0x34>)
 8006b9e:	4a0c      	ldr	r2, [pc, #48]	@ (8006bd0 <global_stdio_init.part.0+0x38>)
 8006ba0:	601a      	str	r2, [r3, #0]
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	2104      	movs	r1, #4
 8006ba8:	f7ff ff94 	bl	8006ad4 <std>
 8006bac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	2109      	movs	r1, #9
 8006bb4:	f7ff ff8e 	bl	8006ad4 <std>
 8006bb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006bbc:	2202      	movs	r2, #2
 8006bbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bc2:	2112      	movs	r1, #18
 8006bc4:	f7ff bf86 	b.w	8006ad4 <std>
 8006bc8:	200004a4 	.word	0x200004a4
 8006bcc:	2000036c 	.word	0x2000036c
 8006bd0:	08006b41 	.word	0x08006b41

08006bd4 <__sfp_lock_acquire>:
 8006bd4:	4801      	ldr	r0, [pc, #4]	@ (8006bdc <__sfp_lock_acquire+0x8>)
 8006bd6:	f000 b900 	b.w	8006dda <__retarget_lock_acquire_recursive>
 8006bda:	bf00      	nop
 8006bdc:	200004ad 	.word	0x200004ad

08006be0 <__sfp_lock_release>:
 8006be0:	4801      	ldr	r0, [pc, #4]	@ (8006be8 <__sfp_lock_release+0x8>)
 8006be2:	f000 b8fb 	b.w	8006ddc <__retarget_lock_release_recursive>
 8006be6:	bf00      	nop
 8006be8:	200004ad 	.word	0x200004ad

08006bec <__sinit>:
 8006bec:	b510      	push	{r4, lr}
 8006bee:	4604      	mov	r4, r0
 8006bf0:	f7ff fff0 	bl	8006bd4 <__sfp_lock_acquire>
 8006bf4:	6a23      	ldr	r3, [r4, #32]
 8006bf6:	b11b      	cbz	r3, 8006c00 <__sinit+0x14>
 8006bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bfc:	f7ff bff0 	b.w	8006be0 <__sfp_lock_release>
 8006c00:	4b04      	ldr	r3, [pc, #16]	@ (8006c14 <__sinit+0x28>)
 8006c02:	6223      	str	r3, [r4, #32]
 8006c04:	4b04      	ldr	r3, [pc, #16]	@ (8006c18 <__sinit+0x2c>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d1f5      	bne.n	8006bf8 <__sinit+0xc>
 8006c0c:	f7ff ffc4 	bl	8006b98 <global_stdio_init.part.0>
 8006c10:	e7f2      	b.n	8006bf8 <__sinit+0xc>
 8006c12:	bf00      	nop
 8006c14:	08006b59 	.word	0x08006b59
 8006c18:	200004a4 	.word	0x200004a4

08006c1c <_fwalk_sglue>:
 8006c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c20:	4607      	mov	r7, r0
 8006c22:	4688      	mov	r8, r1
 8006c24:	4614      	mov	r4, r2
 8006c26:	2600      	movs	r6, #0
 8006c28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c2c:	f1b9 0901 	subs.w	r9, r9, #1
 8006c30:	d505      	bpl.n	8006c3e <_fwalk_sglue+0x22>
 8006c32:	6824      	ldr	r4, [r4, #0]
 8006c34:	2c00      	cmp	r4, #0
 8006c36:	d1f7      	bne.n	8006c28 <_fwalk_sglue+0xc>
 8006c38:	4630      	mov	r0, r6
 8006c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c3e:	89ab      	ldrh	r3, [r5, #12]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d907      	bls.n	8006c54 <_fwalk_sglue+0x38>
 8006c44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c48:	3301      	adds	r3, #1
 8006c4a:	d003      	beq.n	8006c54 <_fwalk_sglue+0x38>
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	4638      	mov	r0, r7
 8006c50:	47c0      	blx	r8
 8006c52:	4306      	orrs	r6, r0
 8006c54:	3568      	adds	r5, #104	@ 0x68
 8006c56:	e7e9      	b.n	8006c2c <_fwalk_sglue+0x10>

08006c58 <__sread>:
 8006c58:	b510      	push	{r4, lr}
 8006c5a:	460c      	mov	r4, r1
 8006c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c60:	f000 f86c 	bl	8006d3c <_read_r>
 8006c64:	2800      	cmp	r0, #0
 8006c66:	bfab      	itete	ge
 8006c68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006c6a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c6c:	181b      	addge	r3, r3, r0
 8006c6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006c72:	bfac      	ite	ge
 8006c74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c76:	81a3      	strhlt	r3, [r4, #12]
 8006c78:	bd10      	pop	{r4, pc}

08006c7a <__swrite>:
 8006c7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c7e:	461f      	mov	r7, r3
 8006c80:	898b      	ldrh	r3, [r1, #12]
 8006c82:	05db      	lsls	r3, r3, #23
 8006c84:	4605      	mov	r5, r0
 8006c86:	460c      	mov	r4, r1
 8006c88:	4616      	mov	r6, r2
 8006c8a:	d505      	bpl.n	8006c98 <__swrite+0x1e>
 8006c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c90:	2302      	movs	r3, #2
 8006c92:	2200      	movs	r2, #0
 8006c94:	f000 f840 	bl	8006d18 <_lseek_r>
 8006c98:	89a3      	ldrh	r3, [r4, #12]
 8006c9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ca2:	81a3      	strh	r3, [r4, #12]
 8006ca4:	4632      	mov	r2, r6
 8006ca6:	463b      	mov	r3, r7
 8006ca8:	4628      	mov	r0, r5
 8006caa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cae:	f000 b857 	b.w	8006d60 <_write_r>

08006cb2 <__sseek>:
 8006cb2:	b510      	push	{r4, lr}
 8006cb4:	460c      	mov	r4, r1
 8006cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cba:	f000 f82d 	bl	8006d18 <_lseek_r>
 8006cbe:	1c43      	adds	r3, r0, #1
 8006cc0:	89a3      	ldrh	r3, [r4, #12]
 8006cc2:	bf15      	itete	ne
 8006cc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006cc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006cca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006cce:	81a3      	strheq	r3, [r4, #12]
 8006cd0:	bf18      	it	ne
 8006cd2:	81a3      	strhne	r3, [r4, #12]
 8006cd4:	bd10      	pop	{r4, pc}

08006cd6 <__sclose>:
 8006cd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cda:	f000 b80d 	b.w	8006cf8 <_close_r>

08006cde <memset>:
 8006cde:	4402      	add	r2, r0
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d100      	bne.n	8006ce8 <memset+0xa>
 8006ce6:	4770      	bx	lr
 8006ce8:	f803 1b01 	strb.w	r1, [r3], #1
 8006cec:	e7f9      	b.n	8006ce2 <memset+0x4>
	...

08006cf0 <_localeconv_r>:
 8006cf0:	4800      	ldr	r0, [pc, #0]	@ (8006cf4 <_localeconv_r+0x4>)
 8006cf2:	4770      	bx	lr
 8006cf4:	20000158 	.word	0x20000158

08006cf8 <_close_r>:
 8006cf8:	b538      	push	{r3, r4, r5, lr}
 8006cfa:	4d06      	ldr	r5, [pc, #24]	@ (8006d14 <_close_r+0x1c>)
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	4604      	mov	r4, r0
 8006d00:	4608      	mov	r0, r1
 8006d02:	602b      	str	r3, [r5, #0]
 8006d04:	f7fa fd1a 	bl	800173c <_close>
 8006d08:	1c43      	adds	r3, r0, #1
 8006d0a:	d102      	bne.n	8006d12 <_close_r+0x1a>
 8006d0c:	682b      	ldr	r3, [r5, #0]
 8006d0e:	b103      	cbz	r3, 8006d12 <_close_r+0x1a>
 8006d10:	6023      	str	r3, [r4, #0]
 8006d12:	bd38      	pop	{r3, r4, r5, pc}
 8006d14:	200004a8 	.word	0x200004a8

08006d18 <_lseek_r>:
 8006d18:	b538      	push	{r3, r4, r5, lr}
 8006d1a:	4d07      	ldr	r5, [pc, #28]	@ (8006d38 <_lseek_r+0x20>)
 8006d1c:	4604      	mov	r4, r0
 8006d1e:	4608      	mov	r0, r1
 8006d20:	4611      	mov	r1, r2
 8006d22:	2200      	movs	r2, #0
 8006d24:	602a      	str	r2, [r5, #0]
 8006d26:	461a      	mov	r2, r3
 8006d28:	f7fa fd2f 	bl	800178a <_lseek>
 8006d2c:	1c43      	adds	r3, r0, #1
 8006d2e:	d102      	bne.n	8006d36 <_lseek_r+0x1e>
 8006d30:	682b      	ldr	r3, [r5, #0]
 8006d32:	b103      	cbz	r3, 8006d36 <_lseek_r+0x1e>
 8006d34:	6023      	str	r3, [r4, #0]
 8006d36:	bd38      	pop	{r3, r4, r5, pc}
 8006d38:	200004a8 	.word	0x200004a8

08006d3c <_read_r>:
 8006d3c:	b538      	push	{r3, r4, r5, lr}
 8006d3e:	4d07      	ldr	r5, [pc, #28]	@ (8006d5c <_read_r+0x20>)
 8006d40:	4604      	mov	r4, r0
 8006d42:	4608      	mov	r0, r1
 8006d44:	4611      	mov	r1, r2
 8006d46:	2200      	movs	r2, #0
 8006d48:	602a      	str	r2, [r5, #0]
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	f7fa fcbd 	bl	80016ca <_read>
 8006d50:	1c43      	adds	r3, r0, #1
 8006d52:	d102      	bne.n	8006d5a <_read_r+0x1e>
 8006d54:	682b      	ldr	r3, [r5, #0]
 8006d56:	b103      	cbz	r3, 8006d5a <_read_r+0x1e>
 8006d58:	6023      	str	r3, [r4, #0]
 8006d5a:	bd38      	pop	{r3, r4, r5, pc}
 8006d5c:	200004a8 	.word	0x200004a8

08006d60 <_write_r>:
 8006d60:	b538      	push	{r3, r4, r5, lr}
 8006d62:	4d07      	ldr	r5, [pc, #28]	@ (8006d80 <_write_r+0x20>)
 8006d64:	4604      	mov	r4, r0
 8006d66:	4608      	mov	r0, r1
 8006d68:	4611      	mov	r1, r2
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	602a      	str	r2, [r5, #0]
 8006d6e:	461a      	mov	r2, r3
 8006d70:	f7fa fcc8 	bl	8001704 <_write>
 8006d74:	1c43      	adds	r3, r0, #1
 8006d76:	d102      	bne.n	8006d7e <_write_r+0x1e>
 8006d78:	682b      	ldr	r3, [r5, #0]
 8006d7a:	b103      	cbz	r3, 8006d7e <_write_r+0x1e>
 8006d7c:	6023      	str	r3, [r4, #0]
 8006d7e:	bd38      	pop	{r3, r4, r5, pc}
 8006d80:	200004a8 	.word	0x200004a8

08006d84 <__errno>:
 8006d84:	4b01      	ldr	r3, [pc, #4]	@ (8006d8c <__errno+0x8>)
 8006d86:	6818      	ldr	r0, [r3, #0]
 8006d88:	4770      	bx	lr
 8006d8a:	bf00      	nop
 8006d8c:	20000018 	.word	0x20000018

08006d90 <__libc_init_array>:
 8006d90:	b570      	push	{r4, r5, r6, lr}
 8006d92:	4d0d      	ldr	r5, [pc, #52]	@ (8006dc8 <__libc_init_array+0x38>)
 8006d94:	4c0d      	ldr	r4, [pc, #52]	@ (8006dcc <__libc_init_array+0x3c>)
 8006d96:	1b64      	subs	r4, r4, r5
 8006d98:	10a4      	asrs	r4, r4, #2
 8006d9a:	2600      	movs	r6, #0
 8006d9c:	42a6      	cmp	r6, r4
 8006d9e:	d109      	bne.n	8006db4 <__libc_init_array+0x24>
 8006da0:	4d0b      	ldr	r5, [pc, #44]	@ (8006dd0 <__libc_init_array+0x40>)
 8006da2:	4c0c      	ldr	r4, [pc, #48]	@ (8006dd4 <__libc_init_array+0x44>)
 8006da4:	f001 febc 	bl	8008b20 <_init>
 8006da8:	1b64      	subs	r4, r4, r5
 8006daa:	10a4      	asrs	r4, r4, #2
 8006dac:	2600      	movs	r6, #0
 8006dae:	42a6      	cmp	r6, r4
 8006db0:	d105      	bne.n	8006dbe <__libc_init_array+0x2e>
 8006db2:	bd70      	pop	{r4, r5, r6, pc}
 8006db4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006db8:	4798      	blx	r3
 8006dba:	3601      	adds	r6, #1
 8006dbc:	e7ee      	b.n	8006d9c <__libc_init_array+0xc>
 8006dbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dc2:	4798      	blx	r3
 8006dc4:	3601      	adds	r6, #1
 8006dc6:	e7f2      	b.n	8006dae <__libc_init_array+0x1e>
 8006dc8:	08008ef8 	.word	0x08008ef8
 8006dcc:	08008ef8 	.word	0x08008ef8
 8006dd0:	08008ef8 	.word	0x08008ef8
 8006dd4:	08008efc 	.word	0x08008efc

08006dd8 <__retarget_lock_init_recursive>:
 8006dd8:	4770      	bx	lr

08006dda <__retarget_lock_acquire_recursive>:
 8006dda:	4770      	bx	lr

08006ddc <__retarget_lock_release_recursive>:
 8006ddc:	4770      	bx	lr

08006dde <quorem>:
 8006dde:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006de2:	6903      	ldr	r3, [r0, #16]
 8006de4:	690c      	ldr	r4, [r1, #16]
 8006de6:	42a3      	cmp	r3, r4
 8006de8:	4607      	mov	r7, r0
 8006dea:	db7e      	blt.n	8006eea <quorem+0x10c>
 8006dec:	3c01      	subs	r4, #1
 8006dee:	f101 0814 	add.w	r8, r1, #20
 8006df2:	00a3      	lsls	r3, r4, #2
 8006df4:	f100 0514 	add.w	r5, r0, #20
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006dfe:	9301      	str	r3, [sp, #4]
 8006e00:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e08:	3301      	adds	r3, #1
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e10:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e14:	d32e      	bcc.n	8006e74 <quorem+0x96>
 8006e16:	f04f 0a00 	mov.w	sl, #0
 8006e1a:	46c4      	mov	ip, r8
 8006e1c:	46ae      	mov	lr, r5
 8006e1e:	46d3      	mov	fp, sl
 8006e20:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006e24:	b298      	uxth	r0, r3
 8006e26:	fb06 a000 	mla	r0, r6, r0, sl
 8006e2a:	0c02      	lsrs	r2, r0, #16
 8006e2c:	0c1b      	lsrs	r3, r3, #16
 8006e2e:	fb06 2303 	mla	r3, r6, r3, r2
 8006e32:	f8de 2000 	ldr.w	r2, [lr]
 8006e36:	b280      	uxth	r0, r0
 8006e38:	b292      	uxth	r2, r2
 8006e3a:	1a12      	subs	r2, r2, r0
 8006e3c:	445a      	add	r2, fp
 8006e3e:	f8de 0000 	ldr.w	r0, [lr]
 8006e42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006e4c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006e50:	b292      	uxth	r2, r2
 8006e52:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006e56:	45e1      	cmp	r9, ip
 8006e58:	f84e 2b04 	str.w	r2, [lr], #4
 8006e5c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006e60:	d2de      	bcs.n	8006e20 <quorem+0x42>
 8006e62:	9b00      	ldr	r3, [sp, #0]
 8006e64:	58eb      	ldr	r3, [r5, r3]
 8006e66:	b92b      	cbnz	r3, 8006e74 <quorem+0x96>
 8006e68:	9b01      	ldr	r3, [sp, #4]
 8006e6a:	3b04      	subs	r3, #4
 8006e6c:	429d      	cmp	r5, r3
 8006e6e:	461a      	mov	r2, r3
 8006e70:	d32f      	bcc.n	8006ed2 <quorem+0xf4>
 8006e72:	613c      	str	r4, [r7, #16]
 8006e74:	4638      	mov	r0, r7
 8006e76:	f001 f979 	bl	800816c <__mcmp>
 8006e7a:	2800      	cmp	r0, #0
 8006e7c:	db25      	blt.n	8006eca <quorem+0xec>
 8006e7e:	4629      	mov	r1, r5
 8006e80:	2000      	movs	r0, #0
 8006e82:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e86:	f8d1 c000 	ldr.w	ip, [r1]
 8006e8a:	fa1f fe82 	uxth.w	lr, r2
 8006e8e:	fa1f f38c 	uxth.w	r3, ip
 8006e92:	eba3 030e 	sub.w	r3, r3, lr
 8006e96:	4403      	add	r3, r0
 8006e98:	0c12      	lsrs	r2, r2, #16
 8006e9a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006e9e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ea8:	45c1      	cmp	r9, r8
 8006eaa:	f841 3b04 	str.w	r3, [r1], #4
 8006eae:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006eb2:	d2e6      	bcs.n	8006e82 <quorem+0xa4>
 8006eb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006eb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ebc:	b922      	cbnz	r2, 8006ec8 <quorem+0xea>
 8006ebe:	3b04      	subs	r3, #4
 8006ec0:	429d      	cmp	r5, r3
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	d30b      	bcc.n	8006ede <quorem+0x100>
 8006ec6:	613c      	str	r4, [r7, #16]
 8006ec8:	3601      	adds	r6, #1
 8006eca:	4630      	mov	r0, r6
 8006ecc:	b003      	add	sp, #12
 8006ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ed2:	6812      	ldr	r2, [r2, #0]
 8006ed4:	3b04      	subs	r3, #4
 8006ed6:	2a00      	cmp	r2, #0
 8006ed8:	d1cb      	bne.n	8006e72 <quorem+0x94>
 8006eda:	3c01      	subs	r4, #1
 8006edc:	e7c6      	b.n	8006e6c <quorem+0x8e>
 8006ede:	6812      	ldr	r2, [r2, #0]
 8006ee0:	3b04      	subs	r3, #4
 8006ee2:	2a00      	cmp	r2, #0
 8006ee4:	d1ef      	bne.n	8006ec6 <quorem+0xe8>
 8006ee6:	3c01      	subs	r4, #1
 8006ee8:	e7ea      	b.n	8006ec0 <quorem+0xe2>
 8006eea:	2000      	movs	r0, #0
 8006eec:	e7ee      	b.n	8006ecc <quorem+0xee>
	...

08006ef0 <_dtoa_r>:
 8006ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef4:	69c7      	ldr	r7, [r0, #28]
 8006ef6:	b099      	sub	sp, #100	@ 0x64
 8006ef8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006efc:	ec55 4b10 	vmov	r4, r5, d0
 8006f00:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006f02:	9109      	str	r1, [sp, #36]	@ 0x24
 8006f04:	4683      	mov	fp, r0
 8006f06:	920e      	str	r2, [sp, #56]	@ 0x38
 8006f08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006f0a:	b97f      	cbnz	r7, 8006f2c <_dtoa_r+0x3c>
 8006f0c:	2010      	movs	r0, #16
 8006f0e:	f000 fdfd 	bl	8007b0c <malloc>
 8006f12:	4602      	mov	r2, r0
 8006f14:	f8cb 001c 	str.w	r0, [fp, #28]
 8006f18:	b920      	cbnz	r0, 8006f24 <_dtoa_r+0x34>
 8006f1a:	4ba7      	ldr	r3, [pc, #668]	@ (80071b8 <_dtoa_r+0x2c8>)
 8006f1c:	21ef      	movs	r1, #239	@ 0xef
 8006f1e:	48a7      	ldr	r0, [pc, #668]	@ (80071bc <_dtoa_r+0x2cc>)
 8006f20:	f001 faf6 	bl	8008510 <__assert_func>
 8006f24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006f28:	6007      	str	r7, [r0, #0]
 8006f2a:	60c7      	str	r7, [r0, #12]
 8006f2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006f30:	6819      	ldr	r1, [r3, #0]
 8006f32:	b159      	cbz	r1, 8006f4c <_dtoa_r+0x5c>
 8006f34:	685a      	ldr	r2, [r3, #4]
 8006f36:	604a      	str	r2, [r1, #4]
 8006f38:	2301      	movs	r3, #1
 8006f3a:	4093      	lsls	r3, r2
 8006f3c:	608b      	str	r3, [r1, #8]
 8006f3e:	4658      	mov	r0, fp
 8006f40:	f000 feda 	bl	8007cf8 <_Bfree>
 8006f44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	601a      	str	r2, [r3, #0]
 8006f4c:	1e2b      	subs	r3, r5, #0
 8006f4e:	bfb9      	ittee	lt
 8006f50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006f54:	9303      	strlt	r3, [sp, #12]
 8006f56:	2300      	movge	r3, #0
 8006f58:	6033      	strge	r3, [r6, #0]
 8006f5a:	9f03      	ldr	r7, [sp, #12]
 8006f5c:	4b98      	ldr	r3, [pc, #608]	@ (80071c0 <_dtoa_r+0x2d0>)
 8006f5e:	bfbc      	itt	lt
 8006f60:	2201      	movlt	r2, #1
 8006f62:	6032      	strlt	r2, [r6, #0]
 8006f64:	43bb      	bics	r3, r7
 8006f66:	d112      	bne.n	8006f8e <_dtoa_r+0x9e>
 8006f68:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006f6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006f6e:	6013      	str	r3, [r2, #0]
 8006f70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f74:	4323      	orrs	r3, r4
 8006f76:	f000 854d 	beq.w	8007a14 <_dtoa_r+0xb24>
 8006f7a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006f7c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80071d4 <_dtoa_r+0x2e4>
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f000 854f 	beq.w	8007a24 <_dtoa_r+0xb34>
 8006f86:	f10a 0303 	add.w	r3, sl, #3
 8006f8a:	f000 bd49 	b.w	8007a20 <_dtoa_r+0xb30>
 8006f8e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f92:	2200      	movs	r2, #0
 8006f94:	ec51 0b17 	vmov	r0, r1, d7
 8006f98:	2300      	movs	r3, #0
 8006f9a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006f9e:	f7f9 fd93 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fa2:	4680      	mov	r8, r0
 8006fa4:	b158      	cbz	r0, 8006fbe <_dtoa_r+0xce>
 8006fa6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006fa8:	2301      	movs	r3, #1
 8006faa:	6013      	str	r3, [r2, #0]
 8006fac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006fae:	b113      	cbz	r3, 8006fb6 <_dtoa_r+0xc6>
 8006fb0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006fb2:	4b84      	ldr	r3, [pc, #528]	@ (80071c4 <_dtoa_r+0x2d4>)
 8006fb4:	6013      	str	r3, [r2, #0]
 8006fb6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80071d8 <_dtoa_r+0x2e8>
 8006fba:	f000 bd33 	b.w	8007a24 <_dtoa_r+0xb34>
 8006fbe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006fc2:	aa16      	add	r2, sp, #88	@ 0x58
 8006fc4:	a917      	add	r1, sp, #92	@ 0x5c
 8006fc6:	4658      	mov	r0, fp
 8006fc8:	f001 f980 	bl	80082cc <__d2b>
 8006fcc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006fd0:	4681      	mov	r9, r0
 8006fd2:	2e00      	cmp	r6, #0
 8006fd4:	d077      	beq.n	80070c6 <_dtoa_r+0x1d6>
 8006fd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fd8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006fdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fe0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006fe4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006fe8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006fec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	4b74      	ldr	r3, [pc, #464]	@ (80071c8 <_dtoa_r+0x2d8>)
 8006ff6:	f7f9 f947 	bl	8000288 <__aeabi_dsub>
 8006ffa:	a369      	add	r3, pc, #420	@ (adr r3, 80071a0 <_dtoa_r+0x2b0>)
 8006ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007000:	f7f9 fafa 	bl	80005f8 <__aeabi_dmul>
 8007004:	a368      	add	r3, pc, #416	@ (adr r3, 80071a8 <_dtoa_r+0x2b8>)
 8007006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700a:	f7f9 f93f 	bl	800028c <__adddf3>
 800700e:	4604      	mov	r4, r0
 8007010:	4630      	mov	r0, r6
 8007012:	460d      	mov	r5, r1
 8007014:	f7f9 fa86 	bl	8000524 <__aeabi_i2d>
 8007018:	a365      	add	r3, pc, #404	@ (adr r3, 80071b0 <_dtoa_r+0x2c0>)
 800701a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701e:	f7f9 faeb 	bl	80005f8 <__aeabi_dmul>
 8007022:	4602      	mov	r2, r0
 8007024:	460b      	mov	r3, r1
 8007026:	4620      	mov	r0, r4
 8007028:	4629      	mov	r1, r5
 800702a:	f7f9 f92f 	bl	800028c <__adddf3>
 800702e:	4604      	mov	r4, r0
 8007030:	460d      	mov	r5, r1
 8007032:	f7f9 fd91 	bl	8000b58 <__aeabi_d2iz>
 8007036:	2200      	movs	r2, #0
 8007038:	4607      	mov	r7, r0
 800703a:	2300      	movs	r3, #0
 800703c:	4620      	mov	r0, r4
 800703e:	4629      	mov	r1, r5
 8007040:	f7f9 fd4c 	bl	8000adc <__aeabi_dcmplt>
 8007044:	b140      	cbz	r0, 8007058 <_dtoa_r+0x168>
 8007046:	4638      	mov	r0, r7
 8007048:	f7f9 fa6c 	bl	8000524 <__aeabi_i2d>
 800704c:	4622      	mov	r2, r4
 800704e:	462b      	mov	r3, r5
 8007050:	f7f9 fd3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007054:	b900      	cbnz	r0, 8007058 <_dtoa_r+0x168>
 8007056:	3f01      	subs	r7, #1
 8007058:	2f16      	cmp	r7, #22
 800705a:	d851      	bhi.n	8007100 <_dtoa_r+0x210>
 800705c:	4b5b      	ldr	r3, [pc, #364]	@ (80071cc <_dtoa_r+0x2dc>)
 800705e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007066:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800706a:	f7f9 fd37 	bl	8000adc <__aeabi_dcmplt>
 800706e:	2800      	cmp	r0, #0
 8007070:	d048      	beq.n	8007104 <_dtoa_r+0x214>
 8007072:	3f01      	subs	r7, #1
 8007074:	2300      	movs	r3, #0
 8007076:	9312      	str	r3, [sp, #72]	@ 0x48
 8007078:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800707a:	1b9b      	subs	r3, r3, r6
 800707c:	1e5a      	subs	r2, r3, #1
 800707e:	bf44      	itt	mi
 8007080:	f1c3 0801 	rsbmi	r8, r3, #1
 8007084:	2300      	movmi	r3, #0
 8007086:	9208      	str	r2, [sp, #32]
 8007088:	bf54      	ite	pl
 800708a:	f04f 0800 	movpl.w	r8, #0
 800708e:	9308      	strmi	r3, [sp, #32]
 8007090:	2f00      	cmp	r7, #0
 8007092:	db39      	blt.n	8007108 <_dtoa_r+0x218>
 8007094:	9b08      	ldr	r3, [sp, #32]
 8007096:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007098:	443b      	add	r3, r7
 800709a:	9308      	str	r3, [sp, #32]
 800709c:	2300      	movs	r3, #0
 800709e:	930a      	str	r3, [sp, #40]	@ 0x28
 80070a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070a2:	2b09      	cmp	r3, #9
 80070a4:	d864      	bhi.n	8007170 <_dtoa_r+0x280>
 80070a6:	2b05      	cmp	r3, #5
 80070a8:	bfc4      	itt	gt
 80070aa:	3b04      	subgt	r3, #4
 80070ac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80070ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070b0:	f1a3 0302 	sub.w	r3, r3, #2
 80070b4:	bfcc      	ite	gt
 80070b6:	2400      	movgt	r4, #0
 80070b8:	2401      	movle	r4, #1
 80070ba:	2b03      	cmp	r3, #3
 80070bc:	d863      	bhi.n	8007186 <_dtoa_r+0x296>
 80070be:	e8df f003 	tbb	[pc, r3]
 80070c2:	372a      	.short	0x372a
 80070c4:	5535      	.short	0x5535
 80070c6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80070ca:	441e      	add	r6, r3
 80070cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80070d0:	2b20      	cmp	r3, #32
 80070d2:	bfc1      	itttt	gt
 80070d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80070d8:	409f      	lslgt	r7, r3
 80070da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80070de:	fa24 f303 	lsrgt.w	r3, r4, r3
 80070e2:	bfd6      	itet	le
 80070e4:	f1c3 0320 	rsble	r3, r3, #32
 80070e8:	ea47 0003 	orrgt.w	r0, r7, r3
 80070ec:	fa04 f003 	lslle.w	r0, r4, r3
 80070f0:	f7f9 fa08 	bl	8000504 <__aeabi_ui2d>
 80070f4:	2201      	movs	r2, #1
 80070f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80070fa:	3e01      	subs	r6, #1
 80070fc:	9214      	str	r2, [sp, #80]	@ 0x50
 80070fe:	e777      	b.n	8006ff0 <_dtoa_r+0x100>
 8007100:	2301      	movs	r3, #1
 8007102:	e7b8      	b.n	8007076 <_dtoa_r+0x186>
 8007104:	9012      	str	r0, [sp, #72]	@ 0x48
 8007106:	e7b7      	b.n	8007078 <_dtoa_r+0x188>
 8007108:	427b      	negs	r3, r7
 800710a:	930a      	str	r3, [sp, #40]	@ 0x28
 800710c:	2300      	movs	r3, #0
 800710e:	eba8 0807 	sub.w	r8, r8, r7
 8007112:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007114:	e7c4      	b.n	80070a0 <_dtoa_r+0x1b0>
 8007116:	2300      	movs	r3, #0
 8007118:	930b      	str	r3, [sp, #44]	@ 0x2c
 800711a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800711c:	2b00      	cmp	r3, #0
 800711e:	dc35      	bgt.n	800718c <_dtoa_r+0x29c>
 8007120:	2301      	movs	r3, #1
 8007122:	9300      	str	r3, [sp, #0]
 8007124:	9307      	str	r3, [sp, #28]
 8007126:	461a      	mov	r2, r3
 8007128:	920e      	str	r2, [sp, #56]	@ 0x38
 800712a:	e00b      	b.n	8007144 <_dtoa_r+0x254>
 800712c:	2301      	movs	r3, #1
 800712e:	e7f3      	b.n	8007118 <_dtoa_r+0x228>
 8007130:	2300      	movs	r3, #0
 8007132:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007134:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007136:	18fb      	adds	r3, r7, r3
 8007138:	9300      	str	r3, [sp, #0]
 800713a:	3301      	adds	r3, #1
 800713c:	2b01      	cmp	r3, #1
 800713e:	9307      	str	r3, [sp, #28]
 8007140:	bfb8      	it	lt
 8007142:	2301      	movlt	r3, #1
 8007144:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007148:	2100      	movs	r1, #0
 800714a:	2204      	movs	r2, #4
 800714c:	f102 0514 	add.w	r5, r2, #20
 8007150:	429d      	cmp	r5, r3
 8007152:	d91f      	bls.n	8007194 <_dtoa_r+0x2a4>
 8007154:	6041      	str	r1, [r0, #4]
 8007156:	4658      	mov	r0, fp
 8007158:	f000 fd8e 	bl	8007c78 <_Balloc>
 800715c:	4682      	mov	sl, r0
 800715e:	2800      	cmp	r0, #0
 8007160:	d13c      	bne.n	80071dc <_dtoa_r+0x2ec>
 8007162:	4b1b      	ldr	r3, [pc, #108]	@ (80071d0 <_dtoa_r+0x2e0>)
 8007164:	4602      	mov	r2, r0
 8007166:	f240 11af 	movw	r1, #431	@ 0x1af
 800716a:	e6d8      	b.n	8006f1e <_dtoa_r+0x2e>
 800716c:	2301      	movs	r3, #1
 800716e:	e7e0      	b.n	8007132 <_dtoa_r+0x242>
 8007170:	2401      	movs	r4, #1
 8007172:	2300      	movs	r3, #0
 8007174:	9309      	str	r3, [sp, #36]	@ 0x24
 8007176:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007178:	f04f 33ff 	mov.w	r3, #4294967295
 800717c:	9300      	str	r3, [sp, #0]
 800717e:	9307      	str	r3, [sp, #28]
 8007180:	2200      	movs	r2, #0
 8007182:	2312      	movs	r3, #18
 8007184:	e7d0      	b.n	8007128 <_dtoa_r+0x238>
 8007186:	2301      	movs	r3, #1
 8007188:	930b      	str	r3, [sp, #44]	@ 0x2c
 800718a:	e7f5      	b.n	8007178 <_dtoa_r+0x288>
 800718c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	9307      	str	r3, [sp, #28]
 8007192:	e7d7      	b.n	8007144 <_dtoa_r+0x254>
 8007194:	3101      	adds	r1, #1
 8007196:	0052      	lsls	r2, r2, #1
 8007198:	e7d8      	b.n	800714c <_dtoa_r+0x25c>
 800719a:	bf00      	nop
 800719c:	f3af 8000 	nop.w
 80071a0:	636f4361 	.word	0x636f4361
 80071a4:	3fd287a7 	.word	0x3fd287a7
 80071a8:	8b60c8b3 	.word	0x8b60c8b3
 80071ac:	3fc68a28 	.word	0x3fc68a28
 80071b0:	509f79fb 	.word	0x509f79fb
 80071b4:	3fd34413 	.word	0x3fd34413
 80071b8:	08008bc1 	.word	0x08008bc1
 80071bc:	08008bd8 	.word	0x08008bd8
 80071c0:	7ff00000 	.word	0x7ff00000
 80071c4:	08008b91 	.word	0x08008b91
 80071c8:	3ff80000 	.word	0x3ff80000
 80071cc:	08008cd0 	.word	0x08008cd0
 80071d0:	08008c30 	.word	0x08008c30
 80071d4:	08008bbd 	.word	0x08008bbd
 80071d8:	08008b90 	.word	0x08008b90
 80071dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80071e0:	6018      	str	r0, [r3, #0]
 80071e2:	9b07      	ldr	r3, [sp, #28]
 80071e4:	2b0e      	cmp	r3, #14
 80071e6:	f200 80a4 	bhi.w	8007332 <_dtoa_r+0x442>
 80071ea:	2c00      	cmp	r4, #0
 80071ec:	f000 80a1 	beq.w	8007332 <_dtoa_r+0x442>
 80071f0:	2f00      	cmp	r7, #0
 80071f2:	dd33      	ble.n	800725c <_dtoa_r+0x36c>
 80071f4:	4bad      	ldr	r3, [pc, #692]	@ (80074ac <_dtoa_r+0x5bc>)
 80071f6:	f007 020f 	and.w	r2, r7, #15
 80071fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071fe:	ed93 7b00 	vldr	d7, [r3]
 8007202:	05f8      	lsls	r0, r7, #23
 8007204:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007208:	ea4f 1427 	mov.w	r4, r7, asr #4
 800720c:	d516      	bpl.n	800723c <_dtoa_r+0x34c>
 800720e:	4ba8      	ldr	r3, [pc, #672]	@ (80074b0 <_dtoa_r+0x5c0>)
 8007210:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007214:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007218:	f7f9 fb18 	bl	800084c <__aeabi_ddiv>
 800721c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007220:	f004 040f 	and.w	r4, r4, #15
 8007224:	2603      	movs	r6, #3
 8007226:	4da2      	ldr	r5, [pc, #648]	@ (80074b0 <_dtoa_r+0x5c0>)
 8007228:	b954      	cbnz	r4, 8007240 <_dtoa_r+0x350>
 800722a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800722e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007232:	f7f9 fb0b 	bl	800084c <__aeabi_ddiv>
 8007236:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800723a:	e028      	b.n	800728e <_dtoa_r+0x39e>
 800723c:	2602      	movs	r6, #2
 800723e:	e7f2      	b.n	8007226 <_dtoa_r+0x336>
 8007240:	07e1      	lsls	r1, r4, #31
 8007242:	d508      	bpl.n	8007256 <_dtoa_r+0x366>
 8007244:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007248:	e9d5 2300 	ldrd	r2, r3, [r5]
 800724c:	f7f9 f9d4 	bl	80005f8 <__aeabi_dmul>
 8007250:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007254:	3601      	adds	r6, #1
 8007256:	1064      	asrs	r4, r4, #1
 8007258:	3508      	adds	r5, #8
 800725a:	e7e5      	b.n	8007228 <_dtoa_r+0x338>
 800725c:	f000 80d2 	beq.w	8007404 <_dtoa_r+0x514>
 8007260:	427c      	negs	r4, r7
 8007262:	4b92      	ldr	r3, [pc, #584]	@ (80074ac <_dtoa_r+0x5bc>)
 8007264:	4d92      	ldr	r5, [pc, #584]	@ (80074b0 <_dtoa_r+0x5c0>)
 8007266:	f004 020f 	and.w	r2, r4, #15
 800726a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800726e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007272:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007276:	f7f9 f9bf 	bl	80005f8 <__aeabi_dmul>
 800727a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800727e:	1124      	asrs	r4, r4, #4
 8007280:	2300      	movs	r3, #0
 8007282:	2602      	movs	r6, #2
 8007284:	2c00      	cmp	r4, #0
 8007286:	f040 80b2 	bne.w	80073ee <_dtoa_r+0x4fe>
 800728a:	2b00      	cmp	r3, #0
 800728c:	d1d3      	bne.n	8007236 <_dtoa_r+0x346>
 800728e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007290:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007294:	2b00      	cmp	r3, #0
 8007296:	f000 80b7 	beq.w	8007408 <_dtoa_r+0x518>
 800729a:	4b86      	ldr	r3, [pc, #536]	@ (80074b4 <_dtoa_r+0x5c4>)
 800729c:	2200      	movs	r2, #0
 800729e:	4620      	mov	r0, r4
 80072a0:	4629      	mov	r1, r5
 80072a2:	f7f9 fc1b 	bl	8000adc <__aeabi_dcmplt>
 80072a6:	2800      	cmp	r0, #0
 80072a8:	f000 80ae 	beq.w	8007408 <_dtoa_r+0x518>
 80072ac:	9b07      	ldr	r3, [sp, #28]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	f000 80aa 	beq.w	8007408 <_dtoa_r+0x518>
 80072b4:	9b00      	ldr	r3, [sp, #0]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	dd37      	ble.n	800732a <_dtoa_r+0x43a>
 80072ba:	1e7b      	subs	r3, r7, #1
 80072bc:	9304      	str	r3, [sp, #16]
 80072be:	4620      	mov	r0, r4
 80072c0:	4b7d      	ldr	r3, [pc, #500]	@ (80074b8 <_dtoa_r+0x5c8>)
 80072c2:	2200      	movs	r2, #0
 80072c4:	4629      	mov	r1, r5
 80072c6:	f7f9 f997 	bl	80005f8 <__aeabi_dmul>
 80072ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072ce:	9c00      	ldr	r4, [sp, #0]
 80072d0:	3601      	adds	r6, #1
 80072d2:	4630      	mov	r0, r6
 80072d4:	f7f9 f926 	bl	8000524 <__aeabi_i2d>
 80072d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072dc:	f7f9 f98c 	bl	80005f8 <__aeabi_dmul>
 80072e0:	4b76      	ldr	r3, [pc, #472]	@ (80074bc <_dtoa_r+0x5cc>)
 80072e2:	2200      	movs	r2, #0
 80072e4:	f7f8 ffd2 	bl	800028c <__adddf3>
 80072e8:	4605      	mov	r5, r0
 80072ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80072ee:	2c00      	cmp	r4, #0
 80072f0:	f040 808d 	bne.w	800740e <_dtoa_r+0x51e>
 80072f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072f8:	4b71      	ldr	r3, [pc, #452]	@ (80074c0 <_dtoa_r+0x5d0>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	f7f8 ffc4 	bl	8000288 <__aeabi_dsub>
 8007300:	4602      	mov	r2, r0
 8007302:	460b      	mov	r3, r1
 8007304:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007308:	462a      	mov	r2, r5
 800730a:	4633      	mov	r3, r6
 800730c:	f7f9 fc04 	bl	8000b18 <__aeabi_dcmpgt>
 8007310:	2800      	cmp	r0, #0
 8007312:	f040 828b 	bne.w	800782c <_dtoa_r+0x93c>
 8007316:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800731a:	462a      	mov	r2, r5
 800731c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007320:	f7f9 fbdc 	bl	8000adc <__aeabi_dcmplt>
 8007324:	2800      	cmp	r0, #0
 8007326:	f040 8128 	bne.w	800757a <_dtoa_r+0x68a>
 800732a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800732e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007332:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007334:	2b00      	cmp	r3, #0
 8007336:	f2c0 815a 	blt.w	80075ee <_dtoa_r+0x6fe>
 800733a:	2f0e      	cmp	r7, #14
 800733c:	f300 8157 	bgt.w	80075ee <_dtoa_r+0x6fe>
 8007340:	4b5a      	ldr	r3, [pc, #360]	@ (80074ac <_dtoa_r+0x5bc>)
 8007342:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007346:	ed93 7b00 	vldr	d7, [r3]
 800734a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800734c:	2b00      	cmp	r3, #0
 800734e:	ed8d 7b00 	vstr	d7, [sp]
 8007352:	da03      	bge.n	800735c <_dtoa_r+0x46c>
 8007354:	9b07      	ldr	r3, [sp, #28]
 8007356:	2b00      	cmp	r3, #0
 8007358:	f340 8101 	ble.w	800755e <_dtoa_r+0x66e>
 800735c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007360:	4656      	mov	r6, sl
 8007362:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007366:	4620      	mov	r0, r4
 8007368:	4629      	mov	r1, r5
 800736a:	f7f9 fa6f 	bl	800084c <__aeabi_ddiv>
 800736e:	f7f9 fbf3 	bl	8000b58 <__aeabi_d2iz>
 8007372:	4680      	mov	r8, r0
 8007374:	f7f9 f8d6 	bl	8000524 <__aeabi_i2d>
 8007378:	e9dd 2300 	ldrd	r2, r3, [sp]
 800737c:	f7f9 f93c 	bl	80005f8 <__aeabi_dmul>
 8007380:	4602      	mov	r2, r0
 8007382:	460b      	mov	r3, r1
 8007384:	4620      	mov	r0, r4
 8007386:	4629      	mov	r1, r5
 8007388:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800738c:	f7f8 ff7c 	bl	8000288 <__aeabi_dsub>
 8007390:	f806 4b01 	strb.w	r4, [r6], #1
 8007394:	9d07      	ldr	r5, [sp, #28]
 8007396:	eba6 040a 	sub.w	r4, r6, sl
 800739a:	42a5      	cmp	r5, r4
 800739c:	4602      	mov	r2, r0
 800739e:	460b      	mov	r3, r1
 80073a0:	f040 8117 	bne.w	80075d2 <_dtoa_r+0x6e2>
 80073a4:	f7f8 ff72 	bl	800028c <__adddf3>
 80073a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073ac:	4604      	mov	r4, r0
 80073ae:	460d      	mov	r5, r1
 80073b0:	f7f9 fbb2 	bl	8000b18 <__aeabi_dcmpgt>
 80073b4:	2800      	cmp	r0, #0
 80073b6:	f040 80f9 	bne.w	80075ac <_dtoa_r+0x6bc>
 80073ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073be:	4620      	mov	r0, r4
 80073c0:	4629      	mov	r1, r5
 80073c2:	f7f9 fb81 	bl	8000ac8 <__aeabi_dcmpeq>
 80073c6:	b118      	cbz	r0, 80073d0 <_dtoa_r+0x4e0>
 80073c8:	f018 0f01 	tst.w	r8, #1
 80073cc:	f040 80ee 	bne.w	80075ac <_dtoa_r+0x6bc>
 80073d0:	4649      	mov	r1, r9
 80073d2:	4658      	mov	r0, fp
 80073d4:	f000 fc90 	bl	8007cf8 <_Bfree>
 80073d8:	2300      	movs	r3, #0
 80073da:	7033      	strb	r3, [r6, #0]
 80073dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80073de:	3701      	adds	r7, #1
 80073e0:	601f      	str	r7, [r3, #0]
 80073e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f000 831d 	beq.w	8007a24 <_dtoa_r+0xb34>
 80073ea:	601e      	str	r6, [r3, #0]
 80073ec:	e31a      	b.n	8007a24 <_dtoa_r+0xb34>
 80073ee:	07e2      	lsls	r2, r4, #31
 80073f0:	d505      	bpl.n	80073fe <_dtoa_r+0x50e>
 80073f2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073f6:	f7f9 f8ff 	bl	80005f8 <__aeabi_dmul>
 80073fa:	3601      	adds	r6, #1
 80073fc:	2301      	movs	r3, #1
 80073fe:	1064      	asrs	r4, r4, #1
 8007400:	3508      	adds	r5, #8
 8007402:	e73f      	b.n	8007284 <_dtoa_r+0x394>
 8007404:	2602      	movs	r6, #2
 8007406:	e742      	b.n	800728e <_dtoa_r+0x39e>
 8007408:	9c07      	ldr	r4, [sp, #28]
 800740a:	9704      	str	r7, [sp, #16]
 800740c:	e761      	b.n	80072d2 <_dtoa_r+0x3e2>
 800740e:	4b27      	ldr	r3, [pc, #156]	@ (80074ac <_dtoa_r+0x5bc>)
 8007410:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007412:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007416:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800741a:	4454      	add	r4, sl
 800741c:	2900      	cmp	r1, #0
 800741e:	d053      	beq.n	80074c8 <_dtoa_r+0x5d8>
 8007420:	4928      	ldr	r1, [pc, #160]	@ (80074c4 <_dtoa_r+0x5d4>)
 8007422:	2000      	movs	r0, #0
 8007424:	f7f9 fa12 	bl	800084c <__aeabi_ddiv>
 8007428:	4633      	mov	r3, r6
 800742a:	462a      	mov	r2, r5
 800742c:	f7f8 ff2c 	bl	8000288 <__aeabi_dsub>
 8007430:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007434:	4656      	mov	r6, sl
 8007436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800743a:	f7f9 fb8d 	bl	8000b58 <__aeabi_d2iz>
 800743e:	4605      	mov	r5, r0
 8007440:	f7f9 f870 	bl	8000524 <__aeabi_i2d>
 8007444:	4602      	mov	r2, r0
 8007446:	460b      	mov	r3, r1
 8007448:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800744c:	f7f8 ff1c 	bl	8000288 <__aeabi_dsub>
 8007450:	3530      	adds	r5, #48	@ 0x30
 8007452:	4602      	mov	r2, r0
 8007454:	460b      	mov	r3, r1
 8007456:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800745a:	f806 5b01 	strb.w	r5, [r6], #1
 800745e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007462:	f7f9 fb3b 	bl	8000adc <__aeabi_dcmplt>
 8007466:	2800      	cmp	r0, #0
 8007468:	d171      	bne.n	800754e <_dtoa_r+0x65e>
 800746a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800746e:	4911      	ldr	r1, [pc, #68]	@ (80074b4 <_dtoa_r+0x5c4>)
 8007470:	2000      	movs	r0, #0
 8007472:	f7f8 ff09 	bl	8000288 <__aeabi_dsub>
 8007476:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800747a:	f7f9 fb2f 	bl	8000adc <__aeabi_dcmplt>
 800747e:	2800      	cmp	r0, #0
 8007480:	f040 8095 	bne.w	80075ae <_dtoa_r+0x6be>
 8007484:	42a6      	cmp	r6, r4
 8007486:	f43f af50 	beq.w	800732a <_dtoa_r+0x43a>
 800748a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800748e:	4b0a      	ldr	r3, [pc, #40]	@ (80074b8 <_dtoa_r+0x5c8>)
 8007490:	2200      	movs	r2, #0
 8007492:	f7f9 f8b1 	bl	80005f8 <__aeabi_dmul>
 8007496:	4b08      	ldr	r3, [pc, #32]	@ (80074b8 <_dtoa_r+0x5c8>)
 8007498:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800749c:	2200      	movs	r2, #0
 800749e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074a2:	f7f9 f8a9 	bl	80005f8 <__aeabi_dmul>
 80074a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074aa:	e7c4      	b.n	8007436 <_dtoa_r+0x546>
 80074ac:	08008cd0 	.word	0x08008cd0
 80074b0:	08008ca8 	.word	0x08008ca8
 80074b4:	3ff00000 	.word	0x3ff00000
 80074b8:	40240000 	.word	0x40240000
 80074bc:	401c0000 	.word	0x401c0000
 80074c0:	40140000 	.word	0x40140000
 80074c4:	3fe00000 	.word	0x3fe00000
 80074c8:	4631      	mov	r1, r6
 80074ca:	4628      	mov	r0, r5
 80074cc:	f7f9 f894 	bl	80005f8 <__aeabi_dmul>
 80074d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80074d4:	9415      	str	r4, [sp, #84]	@ 0x54
 80074d6:	4656      	mov	r6, sl
 80074d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074dc:	f7f9 fb3c 	bl	8000b58 <__aeabi_d2iz>
 80074e0:	4605      	mov	r5, r0
 80074e2:	f7f9 f81f 	bl	8000524 <__aeabi_i2d>
 80074e6:	4602      	mov	r2, r0
 80074e8:	460b      	mov	r3, r1
 80074ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074ee:	f7f8 fecb 	bl	8000288 <__aeabi_dsub>
 80074f2:	3530      	adds	r5, #48	@ 0x30
 80074f4:	f806 5b01 	strb.w	r5, [r6], #1
 80074f8:	4602      	mov	r2, r0
 80074fa:	460b      	mov	r3, r1
 80074fc:	42a6      	cmp	r6, r4
 80074fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007502:	f04f 0200 	mov.w	r2, #0
 8007506:	d124      	bne.n	8007552 <_dtoa_r+0x662>
 8007508:	4bac      	ldr	r3, [pc, #688]	@ (80077bc <_dtoa_r+0x8cc>)
 800750a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800750e:	f7f8 febd 	bl	800028c <__adddf3>
 8007512:	4602      	mov	r2, r0
 8007514:	460b      	mov	r3, r1
 8007516:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800751a:	f7f9 fafd 	bl	8000b18 <__aeabi_dcmpgt>
 800751e:	2800      	cmp	r0, #0
 8007520:	d145      	bne.n	80075ae <_dtoa_r+0x6be>
 8007522:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007526:	49a5      	ldr	r1, [pc, #660]	@ (80077bc <_dtoa_r+0x8cc>)
 8007528:	2000      	movs	r0, #0
 800752a:	f7f8 fead 	bl	8000288 <__aeabi_dsub>
 800752e:	4602      	mov	r2, r0
 8007530:	460b      	mov	r3, r1
 8007532:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007536:	f7f9 fad1 	bl	8000adc <__aeabi_dcmplt>
 800753a:	2800      	cmp	r0, #0
 800753c:	f43f aef5 	beq.w	800732a <_dtoa_r+0x43a>
 8007540:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007542:	1e73      	subs	r3, r6, #1
 8007544:	9315      	str	r3, [sp, #84]	@ 0x54
 8007546:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800754a:	2b30      	cmp	r3, #48	@ 0x30
 800754c:	d0f8      	beq.n	8007540 <_dtoa_r+0x650>
 800754e:	9f04      	ldr	r7, [sp, #16]
 8007550:	e73e      	b.n	80073d0 <_dtoa_r+0x4e0>
 8007552:	4b9b      	ldr	r3, [pc, #620]	@ (80077c0 <_dtoa_r+0x8d0>)
 8007554:	f7f9 f850 	bl	80005f8 <__aeabi_dmul>
 8007558:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800755c:	e7bc      	b.n	80074d8 <_dtoa_r+0x5e8>
 800755e:	d10c      	bne.n	800757a <_dtoa_r+0x68a>
 8007560:	4b98      	ldr	r3, [pc, #608]	@ (80077c4 <_dtoa_r+0x8d4>)
 8007562:	2200      	movs	r2, #0
 8007564:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007568:	f7f9 f846 	bl	80005f8 <__aeabi_dmul>
 800756c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007570:	f7f9 fac8 	bl	8000b04 <__aeabi_dcmpge>
 8007574:	2800      	cmp	r0, #0
 8007576:	f000 8157 	beq.w	8007828 <_dtoa_r+0x938>
 800757a:	2400      	movs	r4, #0
 800757c:	4625      	mov	r5, r4
 800757e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007580:	43db      	mvns	r3, r3
 8007582:	9304      	str	r3, [sp, #16]
 8007584:	4656      	mov	r6, sl
 8007586:	2700      	movs	r7, #0
 8007588:	4621      	mov	r1, r4
 800758a:	4658      	mov	r0, fp
 800758c:	f000 fbb4 	bl	8007cf8 <_Bfree>
 8007590:	2d00      	cmp	r5, #0
 8007592:	d0dc      	beq.n	800754e <_dtoa_r+0x65e>
 8007594:	b12f      	cbz	r7, 80075a2 <_dtoa_r+0x6b2>
 8007596:	42af      	cmp	r7, r5
 8007598:	d003      	beq.n	80075a2 <_dtoa_r+0x6b2>
 800759a:	4639      	mov	r1, r7
 800759c:	4658      	mov	r0, fp
 800759e:	f000 fbab 	bl	8007cf8 <_Bfree>
 80075a2:	4629      	mov	r1, r5
 80075a4:	4658      	mov	r0, fp
 80075a6:	f000 fba7 	bl	8007cf8 <_Bfree>
 80075aa:	e7d0      	b.n	800754e <_dtoa_r+0x65e>
 80075ac:	9704      	str	r7, [sp, #16]
 80075ae:	4633      	mov	r3, r6
 80075b0:	461e      	mov	r6, r3
 80075b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075b6:	2a39      	cmp	r2, #57	@ 0x39
 80075b8:	d107      	bne.n	80075ca <_dtoa_r+0x6da>
 80075ba:	459a      	cmp	sl, r3
 80075bc:	d1f8      	bne.n	80075b0 <_dtoa_r+0x6c0>
 80075be:	9a04      	ldr	r2, [sp, #16]
 80075c0:	3201      	adds	r2, #1
 80075c2:	9204      	str	r2, [sp, #16]
 80075c4:	2230      	movs	r2, #48	@ 0x30
 80075c6:	f88a 2000 	strb.w	r2, [sl]
 80075ca:	781a      	ldrb	r2, [r3, #0]
 80075cc:	3201      	adds	r2, #1
 80075ce:	701a      	strb	r2, [r3, #0]
 80075d0:	e7bd      	b.n	800754e <_dtoa_r+0x65e>
 80075d2:	4b7b      	ldr	r3, [pc, #492]	@ (80077c0 <_dtoa_r+0x8d0>)
 80075d4:	2200      	movs	r2, #0
 80075d6:	f7f9 f80f 	bl	80005f8 <__aeabi_dmul>
 80075da:	2200      	movs	r2, #0
 80075dc:	2300      	movs	r3, #0
 80075de:	4604      	mov	r4, r0
 80075e0:	460d      	mov	r5, r1
 80075e2:	f7f9 fa71 	bl	8000ac8 <__aeabi_dcmpeq>
 80075e6:	2800      	cmp	r0, #0
 80075e8:	f43f aebb 	beq.w	8007362 <_dtoa_r+0x472>
 80075ec:	e6f0      	b.n	80073d0 <_dtoa_r+0x4e0>
 80075ee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80075f0:	2a00      	cmp	r2, #0
 80075f2:	f000 80db 	beq.w	80077ac <_dtoa_r+0x8bc>
 80075f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075f8:	2a01      	cmp	r2, #1
 80075fa:	f300 80bf 	bgt.w	800777c <_dtoa_r+0x88c>
 80075fe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007600:	2a00      	cmp	r2, #0
 8007602:	f000 80b7 	beq.w	8007774 <_dtoa_r+0x884>
 8007606:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800760a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800760c:	4646      	mov	r6, r8
 800760e:	9a08      	ldr	r2, [sp, #32]
 8007610:	2101      	movs	r1, #1
 8007612:	441a      	add	r2, r3
 8007614:	4658      	mov	r0, fp
 8007616:	4498      	add	r8, r3
 8007618:	9208      	str	r2, [sp, #32]
 800761a:	f000 fc21 	bl	8007e60 <__i2b>
 800761e:	4605      	mov	r5, r0
 8007620:	b15e      	cbz	r6, 800763a <_dtoa_r+0x74a>
 8007622:	9b08      	ldr	r3, [sp, #32]
 8007624:	2b00      	cmp	r3, #0
 8007626:	dd08      	ble.n	800763a <_dtoa_r+0x74a>
 8007628:	42b3      	cmp	r3, r6
 800762a:	9a08      	ldr	r2, [sp, #32]
 800762c:	bfa8      	it	ge
 800762e:	4633      	movge	r3, r6
 8007630:	eba8 0803 	sub.w	r8, r8, r3
 8007634:	1af6      	subs	r6, r6, r3
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	9308      	str	r3, [sp, #32]
 800763a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800763c:	b1f3      	cbz	r3, 800767c <_dtoa_r+0x78c>
 800763e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007640:	2b00      	cmp	r3, #0
 8007642:	f000 80b7 	beq.w	80077b4 <_dtoa_r+0x8c4>
 8007646:	b18c      	cbz	r4, 800766c <_dtoa_r+0x77c>
 8007648:	4629      	mov	r1, r5
 800764a:	4622      	mov	r2, r4
 800764c:	4658      	mov	r0, fp
 800764e:	f000 fcc7 	bl	8007fe0 <__pow5mult>
 8007652:	464a      	mov	r2, r9
 8007654:	4601      	mov	r1, r0
 8007656:	4605      	mov	r5, r0
 8007658:	4658      	mov	r0, fp
 800765a:	f000 fc17 	bl	8007e8c <__multiply>
 800765e:	4649      	mov	r1, r9
 8007660:	9004      	str	r0, [sp, #16]
 8007662:	4658      	mov	r0, fp
 8007664:	f000 fb48 	bl	8007cf8 <_Bfree>
 8007668:	9b04      	ldr	r3, [sp, #16]
 800766a:	4699      	mov	r9, r3
 800766c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800766e:	1b1a      	subs	r2, r3, r4
 8007670:	d004      	beq.n	800767c <_dtoa_r+0x78c>
 8007672:	4649      	mov	r1, r9
 8007674:	4658      	mov	r0, fp
 8007676:	f000 fcb3 	bl	8007fe0 <__pow5mult>
 800767a:	4681      	mov	r9, r0
 800767c:	2101      	movs	r1, #1
 800767e:	4658      	mov	r0, fp
 8007680:	f000 fbee 	bl	8007e60 <__i2b>
 8007684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007686:	4604      	mov	r4, r0
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 81cf 	beq.w	8007a2c <_dtoa_r+0xb3c>
 800768e:	461a      	mov	r2, r3
 8007690:	4601      	mov	r1, r0
 8007692:	4658      	mov	r0, fp
 8007694:	f000 fca4 	bl	8007fe0 <__pow5mult>
 8007698:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800769a:	2b01      	cmp	r3, #1
 800769c:	4604      	mov	r4, r0
 800769e:	f300 8095 	bgt.w	80077cc <_dtoa_r+0x8dc>
 80076a2:	9b02      	ldr	r3, [sp, #8]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	f040 8087 	bne.w	80077b8 <_dtoa_r+0x8c8>
 80076aa:	9b03      	ldr	r3, [sp, #12]
 80076ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f040 8089 	bne.w	80077c8 <_dtoa_r+0x8d8>
 80076b6:	9b03      	ldr	r3, [sp, #12]
 80076b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80076bc:	0d1b      	lsrs	r3, r3, #20
 80076be:	051b      	lsls	r3, r3, #20
 80076c0:	b12b      	cbz	r3, 80076ce <_dtoa_r+0x7de>
 80076c2:	9b08      	ldr	r3, [sp, #32]
 80076c4:	3301      	adds	r3, #1
 80076c6:	9308      	str	r3, [sp, #32]
 80076c8:	f108 0801 	add.w	r8, r8, #1
 80076cc:	2301      	movs	r3, #1
 80076ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80076d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	f000 81b0 	beq.w	8007a38 <_dtoa_r+0xb48>
 80076d8:	6923      	ldr	r3, [r4, #16]
 80076da:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80076de:	6918      	ldr	r0, [r3, #16]
 80076e0:	f000 fb72 	bl	8007dc8 <__hi0bits>
 80076e4:	f1c0 0020 	rsb	r0, r0, #32
 80076e8:	9b08      	ldr	r3, [sp, #32]
 80076ea:	4418      	add	r0, r3
 80076ec:	f010 001f 	ands.w	r0, r0, #31
 80076f0:	d077      	beq.n	80077e2 <_dtoa_r+0x8f2>
 80076f2:	f1c0 0320 	rsb	r3, r0, #32
 80076f6:	2b04      	cmp	r3, #4
 80076f8:	dd6b      	ble.n	80077d2 <_dtoa_r+0x8e2>
 80076fa:	9b08      	ldr	r3, [sp, #32]
 80076fc:	f1c0 001c 	rsb	r0, r0, #28
 8007700:	4403      	add	r3, r0
 8007702:	4480      	add	r8, r0
 8007704:	4406      	add	r6, r0
 8007706:	9308      	str	r3, [sp, #32]
 8007708:	f1b8 0f00 	cmp.w	r8, #0
 800770c:	dd05      	ble.n	800771a <_dtoa_r+0x82a>
 800770e:	4649      	mov	r1, r9
 8007710:	4642      	mov	r2, r8
 8007712:	4658      	mov	r0, fp
 8007714:	f000 fcbe 	bl	8008094 <__lshift>
 8007718:	4681      	mov	r9, r0
 800771a:	9b08      	ldr	r3, [sp, #32]
 800771c:	2b00      	cmp	r3, #0
 800771e:	dd05      	ble.n	800772c <_dtoa_r+0x83c>
 8007720:	4621      	mov	r1, r4
 8007722:	461a      	mov	r2, r3
 8007724:	4658      	mov	r0, fp
 8007726:	f000 fcb5 	bl	8008094 <__lshift>
 800772a:	4604      	mov	r4, r0
 800772c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800772e:	2b00      	cmp	r3, #0
 8007730:	d059      	beq.n	80077e6 <_dtoa_r+0x8f6>
 8007732:	4621      	mov	r1, r4
 8007734:	4648      	mov	r0, r9
 8007736:	f000 fd19 	bl	800816c <__mcmp>
 800773a:	2800      	cmp	r0, #0
 800773c:	da53      	bge.n	80077e6 <_dtoa_r+0x8f6>
 800773e:	1e7b      	subs	r3, r7, #1
 8007740:	9304      	str	r3, [sp, #16]
 8007742:	4649      	mov	r1, r9
 8007744:	2300      	movs	r3, #0
 8007746:	220a      	movs	r2, #10
 8007748:	4658      	mov	r0, fp
 800774a:	f000 faf7 	bl	8007d3c <__multadd>
 800774e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007750:	4681      	mov	r9, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 8172 	beq.w	8007a3c <_dtoa_r+0xb4c>
 8007758:	2300      	movs	r3, #0
 800775a:	4629      	mov	r1, r5
 800775c:	220a      	movs	r2, #10
 800775e:	4658      	mov	r0, fp
 8007760:	f000 faec 	bl	8007d3c <__multadd>
 8007764:	9b00      	ldr	r3, [sp, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	4605      	mov	r5, r0
 800776a:	dc67      	bgt.n	800783c <_dtoa_r+0x94c>
 800776c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800776e:	2b02      	cmp	r3, #2
 8007770:	dc41      	bgt.n	80077f6 <_dtoa_r+0x906>
 8007772:	e063      	b.n	800783c <_dtoa_r+0x94c>
 8007774:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007776:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800777a:	e746      	b.n	800760a <_dtoa_r+0x71a>
 800777c:	9b07      	ldr	r3, [sp, #28]
 800777e:	1e5c      	subs	r4, r3, #1
 8007780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007782:	42a3      	cmp	r3, r4
 8007784:	bfbf      	itttt	lt
 8007786:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007788:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800778a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800778c:	1ae3      	sublt	r3, r4, r3
 800778e:	bfb4      	ite	lt
 8007790:	18d2      	addlt	r2, r2, r3
 8007792:	1b1c      	subge	r4, r3, r4
 8007794:	9b07      	ldr	r3, [sp, #28]
 8007796:	bfbc      	itt	lt
 8007798:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800779a:	2400      	movlt	r4, #0
 800779c:	2b00      	cmp	r3, #0
 800779e:	bfb5      	itete	lt
 80077a0:	eba8 0603 	sublt.w	r6, r8, r3
 80077a4:	9b07      	ldrge	r3, [sp, #28]
 80077a6:	2300      	movlt	r3, #0
 80077a8:	4646      	movge	r6, r8
 80077aa:	e730      	b.n	800760e <_dtoa_r+0x71e>
 80077ac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80077ae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80077b0:	4646      	mov	r6, r8
 80077b2:	e735      	b.n	8007620 <_dtoa_r+0x730>
 80077b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80077b6:	e75c      	b.n	8007672 <_dtoa_r+0x782>
 80077b8:	2300      	movs	r3, #0
 80077ba:	e788      	b.n	80076ce <_dtoa_r+0x7de>
 80077bc:	3fe00000 	.word	0x3fe00000
 80077c0:	40240000 	.word	0x40240000
 80077c4:	40140000 	.word	0x40140000
 80077c8:	9b02      	ldr	r3, [sp, #8]
 80077ca:	e780      	b.n	80076ce <_dtoa_r+0x7de>
 80077cc:	2300      	movs	r3, #0
 80077ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80077d0:	e782      	b.n	80076d8 <_dtoa_r+0x7e8>
 80077d2:	d099      	beq.n	8007708 <_dtoa_r+0x818>
 80077d4:	9a08      	ldr	r2, [sp, #32]
 80077d6:	331c      	adds	r3, #28
 80077d8:	441a      	add	r2, r3
 80077da:	4498      	add	r8, r3
 80077dc:	441e      	add	r6, r3
 80077de:	9208      	str	r2, [sp, #32]
 80077e0:	e792      	b.n	8007708 <_dtoa_r+0x818>
 80077e2:	4603      	mov	r3, r0
 80077e4:	e7f6      	b.n	80077d4 <_dtoa_r+0x8e4>
 80077e6:	9b07      	ldr	r3, [sp, #28]
 80077e8:	9704      	str	r7, [sp, #16]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	dc20      	bgt.n	8007830 <_dtoa_r+0x940>
 80077ee:	9300      	str	r3, [sp, #0]
 80077f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	dd1e      	ble.n	8007834 <_dtoa_r+0x944>
 80077f6:	9b00      	ldr	r3, [sp, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f47f aec0 	bne.w	800757e <_dtoa_r+0x68e>
 80077fe:	4621      	mov	r1, r4
 8007800:	2205      	movs	r2, #5
 8007802:	4658      	mov	r0, fp
 8007804:	f000 fa9a 	bl	8007d3c <__multadd>
 8007808:	4601      	mov	r1, r0
 800780a:	4604      	mov	r4, r0
 800780c:	4648      	mov	r0, r9
 800780e:	f000 fcad 	bl	800816c <__mcmp>
 8007812:	2800      	cmp	r0, #0
 8007814:	f77f aeb3 	ble.w	800757e <_dtoa_r+0x68e>
 8007818:	4656      	mov	r6, sl
 800781a:	2331      	movs	r3, #49	@ 0x31
 800781c:	f806 3b01 	strb.w	r3, [r6], #1
 8007820:	9b04      	ldr	r3, [sp, #16]
 8007822:	3301      	adds	r3, #1
 8007824:	9304      	str	r3, [sp, #16]
 8007826:	e6ae      	b.n	8007586 <_dtoa_r+0x696>
 8007828:	9c07      	ldr	r4, [sp, #28]
 800782a:	9704      	str	r7, [sp, #16]
 800782c:	4625      	mov	r5, r4
 800782e:	e7f3      	b.n	8007818 <_dtoa_r+0x928>
 8007830:	9b07      	ldr	r3, [sp, #28]
 8007832:	9300      	str	r3, [sp, #0]
 8007834:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007836:	2b00      	cmp	r3, #0
 8007838:	f000 8104 	beq.w	8007a44 <_dtoa_r+0xb54>
 800783c:	2e00      	cmp	r6, #0
 800783e:	dd05      	ble.n	800784c <_dtoa_r+0x95c>
 8007840:	4629      	mov	r1, r5
 8007842:	4632      	mov	r2, r6
 8007844:	4658      	mov	r0, fp
 8007846:	f000 fc25 	bl	8008094 <__lshift>
 800784a:	4605      	mov	r5, r0
 800784c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800784e:	2b00      	cmp	r3, #0
 8007850:	d05a      	beq.n	8007908 <_dtoa_r+0xa18>
 8007852:	6869      	ldr	r1, [r5, #4]
 8007854:	4658      	mov	r0, fp
 8007856:	f000 fa0f 	bl	8007c78 <_Balloc>
 800785a:	4606      	mov	r6, r0
 800785c:	b928      	cbnz	r0, 800786a <_dtoa_r+0x97a>
 800785e:	4b84      	ldr	r3, [pc, #528]	@ (8007a70 <_dtoa_r+0xb80>)
 8007860:	4602      	mov	r2, r0
 8007862:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007866:	f7ff bb5a 	b.w	8006f1e <_dtoa_r+0x2e>
 800786a:	692a      	ldr	r2, [r5, #16]
 800786c:	3202      	adds	r2, #2
 800786e:	0092      	lsls	r2, r2, #2
 8007870:	f105 010c 	add.w	r1, r5, #12
 8007874:	300c      	adds	r0, #12
 8007876:	f000 fe3d 	bl	80084f4 <memcpy>
 800787a:	2201      	movs	r2, #1
 800787c:	4631      	mov	r1, r6
 800787e:	4658      	mov	r0, fp
 8007880:	f000 fc08 	bl	8008094 <__lshift>
 8007884:	f10a 0301 	add.w	r3, sl, #1
 8007888:	9307      	str	r3, [sp, #28]
 800788a:	9b00      	ldr	r3, [sp, #0]
 800788c:	4453      	add	r3, sl
 800788e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007890:	9b02      	ldr	r3, [sp, #8]
 8007892:	f003 0301 	and.w	r3, r3, #1
 8007896:	462f      	mov	r7, r5
 8007898:	930a      	str	r3, [sp, #40]	@ 0x28
 800789a:	4605      	mov	r5, r0
 800789c:	9b07      	ldr	r3, [sp, #28]
 800789e:	4621      	mov	r1, r4
 80078a0:	3b01      	subs	r3, #1
 80078a2:	4648      	mov	r0, r9
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	f7ff fa9a 	bl	8006dde <quorem>
 80078aa:	4639      	mov	r1, r7
 80078ac:	9002      	str	r0, [sp, #8]
 80078ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80078b2:	4648      	mov	r0, r9
 80078b4:	f000 fc5a 	bl	800816c <__mcmp>
 80078b8:	462a      	mov	r2, r5
 80078ba:	9008      	str	r0, [sp, #32]
 80078bc:	4621      	mov	r1, r4
 80078be:	4658      	mov	r0, fp
 80078c0:	f000 fc70 	bl	80081a4 <__mdiff>
 80078c4:	68c2      	ldr	r2, [r0, #12]
 80078c6:	4606      	mov	r6, r0
 80078c8:	bb02      	cbnz	r2, 800790c <_dtoa_r+0xa1c>
 80078ca:	4601      	mov	r1, r0
 80078cc:	4648      	mov	r0, r9
 80078ce:	f000 fc4d 	bl	800816c <__mcmp>
 80078d2:	4602      	mov	r2, r0
 80078d4:	4631      	mov	r1, r6
 80078d6:	4658      	mov	r0, fp
 80078d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80078da:	f000 fa0d 	bl	8007cf8 <_Bfree>
 80078de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80078e2:	9e07      	ldr	r6, [sp, #28]
 80078e4:	ea43 0102 	orr.w	r1, r3, r2
 80078e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078ea:	4319      	orrs	r1, r3
 80078ec:	d110      	bne.n	8007910 <_dtoa_r+0xa20>
 80078ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80078f2:	d029      	beq.n	8007948 <_dtoa_r+0xa58>
 80078f4:	9b08      	ldr	r3, [sp, #32]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	dd02      	ble.n	8007900 <_dtoa_r+0xa10>
 80078fa:	9b02      	ldr	r3, [sp, #8]
 80078fc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007900:	9b00      	ldr	r3, [sp, #0]
 8007902:	f883 8000 	strb.w	r8, [r3]
 8007906:	e63f      	b.n	8007588 <_dtoa_r+0x698>
 8007908:	4628      	mov	r0, r5
 800790a:	e7bb      	b.n	8007884 <_dtoa_r+0x994>
 800790c:	2201      	movs	r2, #1
 800790e:	e7e1      	b.n	80078d4 <_dtoa_r+0x9e4>
 8007910:	9b08      	ldr	r3, [sp, #32]
 8007912:	2b00      	cmp	r3, #0
 8007914:	db04      	blt.n	8007920 <_dtoa_r+0xa30>
 8007916:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007918:	430b      	orrs	r3, r1
 800791a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800791c:	430b      	orrs	r3, r1
 800791e:	d120      	bne.n	8007962 <_dtoa_r+0xa72>
 8007920:	2a00      	cmp	r2, #0
 8007922:	dded      	ble.n	8007900 <_dtoa_r+0xa10>
 8007924:	4649      	mov	r1, r9
 8007926:	2201      	movs	r2, #1
 8007928:	4658      	mov	r0, fp
 800792a:	f000 fbb3 	bl	8008094 <__lshift>
 800792e:	4621      	mov	r1, r4
 8007930:	4681      	mov	r9, r0
 8007932:	f000 fc1b 	bl	800816c <__mcmp>
 8007936:	2800      	cmp	r0, #0
 8007938:	dc03      	bgt.n	8007942 <_dtoa_r+0xa52>
 800793a:	d1e1      	bne.n	8007900 <_dtoa_r+0xa10>
 800793c:	f018 0f01 	tst.w	r8, #1
 8007940:	d0de      	beq.n	8007900 <_dtoa_r+0xa10>
 8007942:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007946:	d1d8      	bne.n	80078fa <_dtoa_r+0xa0a>
 8007948:	9a00      	ldr	r2, [sp, #0]
 800794a:	2339      	movs	r3, #57	@ 0x39
 800794c:	7013      	strb	r3, [r2, #0]
 800794e:	4633      	mov	r3, r6
 8007950:	461e      	mov	r6, r3
 8007952:	3b01      	subs	r3, #1
 8007954:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007958:	2a39      	cmp	r2, #57	@ 0x39
 800795a:	d052      	beq.n	8007a02 <_dtoa_r+0xb12>
 800795c:	3201      	adds	r2, #1
 800795e:	701a      	strb	r2, [r3, #0]
 8007960:	e612      	b.n	8007588 <_dtoa_r+0x698>
 8007962:	2a00      	cmp	r2, #0
 8007964:	dd07      	ble.n	8007976 <_dtoa_r+0xa86>
 8007966:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800796a:	d0ed      	beq.n	8007948 <_dtoa_r+0xa58>
 800796c:	9a00      	ldr	r2, [sp, #0]
 800796e:	f108 0301 	add.w	r3, r8, #1
 8007972:	7013      	strb	r3, [r2, #0]
 8007974:	e608      	b.n	8007588 <_dtoa_r+0x698>
 8007976:	9b07      	ldr	r3, [sp, #28]
 8007978:	9a07      	ldr	r2, [sp, #28]
 800797a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800797e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007980:	4293      	cmp	r3, r2
 8007982:	d028      	beq.n	80079d6 <_dtoa_r+0xae6>
 8007984:	4649      	mov	r1, r9
 8007986:	2300      	movs	r3, #0
 8007988:	220a      	movs	r2, #10
 800798a:	4658      	mov	r0, fp
 800798c:	f000 f9d6 	bl	8007d3c <__multadd>
 8007990:	42af      	cmp	r7, r5
 8007992:	4681      	mov	r9, r0
 8007994:	f04f 0300 	mov.w	r3, #0
 8007998:	f04f 020a 	mov.w	r2, #10
 800799c:	4639      	mov	r1, r7
 800799e:	4658      	mov	r0, fp
 80079a0:	d107      	bne.n	80079b2 <_dtoa_r+0xac2>
 80079a2:	f000 f9cb 	bl	8007d3c <__multadd>
 80079a6:	4607      	mov	r7, r0
 80079a8:	4605      	mov	r5, r0
 80079aa:	9b07      	ldr	r3, [sp, #28]
 80079ac:	3301      	adds	r3, #1
 80079ae:	9307      	str	r3, [sp, #28]
 80079b0:	e774      	b.n	800789c <_dtoa_r+0x9ac>
 80079b2:	f000 f9c3 	bl	8007d3c <__multadd>
 80079b6:	4629      	mov	r1, r5
 80079b8:	4607      	mov	r7, r0
 80079ba:	2300      	movs	r3, #0
 80079bc:	220a      	movs	r2, #10
 80079be:	4658      	mov	r0, fp
 80079c0:	f000 f9bc 	bl	8007d3c <__multadd>
 80079c4:	4605      	mov	r5, r0
 80079c6:	e7f0      	b.n	80079aa <_dtoa_r+0xaba>
 80079c8:	9b00      	ldr	r3, [sp, #0]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	bfcc      	ite	gt
 80079ce:	461e      	movgt	r6, r3
 80079d0:	2601      	movle	r6, #1
 80079d2:	4456      	add	r6, sl
 80079d4:	2700      	movs	r7, #0
 80079d6:	4649      	mov	r1, r9
 80079d8:	2201      	movs	r2, #1
 80079da:	4658      	mov	r0, fp
 80079dc:	f000 fb5a 	bl	8008094 <__lshift>
 80079e0:	4621      	mov	r1, r4
 80079e2:	4681      	mov	r9, r0
 80079e4:	f000 fbc2 	bl	800816c <__mcmp>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	dcb0      	bgt.n	800794e <_dtoa_r+0xa5e>
 80079ec:	d102      	bne.n	80079f4 <_dtoa_r+0xb04>
 80079ee:	f018 0f01 	tst.w	r8, #1
 80079f2:	d1ac      	bne.n	800794e <_dtoa_r+0xa5e>
 80079f4:	4633      	mov	r3, r6
 80079f6:	461e      	mov	r6, r3
 80079f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079fc:	2a30      	cmp	r2, #48	@ 0x30
 80079fe:	d0fa      	beq.n	80079f6 <_dtoa_r+0xb06>
 8007a00:	e5c2      	b.n	8007588 <_dtoa_r+0x698>
 8007a02:	459a      	cmp	sl, r3
 8007a04:	d1a4      	bne.n	8007950 <_dtoa_r+0xa60>
 8007a06:	9b04      	ldr	r3, [sp, #16]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	9304      	str	r3, [sp, #16]
 8007a0c:	2331      	movs	r3, #49	@ 0x31
 8007a0e:	f88a 3000 	strb.w	r3, [sl]
 8007a12:	e5b9      	b.n	8007588 <_dtoa_r+0x698>
 8007a14:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007a16:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007a74 <_dtoa_r+0xb84>
 8007a1a:	b11b      	cbz	r3, 8007a24 <_dtoa_r+0xb34>
 8007a1c:	f10a 0308 	add.w	r3, sl, #8
 8007a20:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007a22:	6013      	str	r3, [r2, #0]
 8007a24:	4650      	mov	r0, sl
 8007a26:	b019      	add	sp, #100	@ 0x64
 8007a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	f77f ae37 	ble.w	80076a2 <_dtoa_r+0x7b2>
 8007a34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a36:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a38:	2001      	movs	r0, #1
 8007a3a:	e655      	b.n	80076e8 <_dtoa_r+0x7f8>
 8007a3c:	9b00      	ldr	r3, [sp, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f77f aed6 	ble.w	80077f0 <_dtoa_r+0x900>
 8007a44:	4656      	mov	r6, sl
 8007a46:	4621      	mov	r1, r4
 8007a48:	4648      	mov	r0, r9
 8007a4a:	f7ff f9c8 	bl	8006dde <quorem>
 8007a4e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007a52:	f806 8b01 	strb.w	r8, [r6], #1
 8007a56:	9b00      	ldr	r3, [sp, #0]
 8007a58:	eba6 020a 	sub.w	r2, r6, sl
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	ddb3      	ble.n	80079c8 <_dtoa_r+0xad8>
 8007a60:	4649      	mov	r1, r9
 8007a62:	2300      	movs	r3, #0
 8007a64:	220a      	movs	r2, #10
 8007a66:	4658      	mov	r0, fp
 8007a68:	f000 f968 	bl	8007d3c <__multadd>
 8007a6c:	4681      	mov	r9, r0
 8007a6e:	e7ea      	b.n	8007a46 <_dtoa_r+0xb56>
 8007a70:	08008c30 	.word	0x08008c30
 8007a74:	08008bb4 	.word	0x08008bb4

08007a78 <_free_r>:
 8007a78:	b538      	push	{r3, r4, r5, lr}
 8007a7a:	4605      	mov	r5, r0
 8007a7c:	2900      	cmp	r1, #0
 8007a7e:	d041      	beq.n	8007b04 <_free_r+0x8c>
 8007a80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a84:	1f0c      	subs	r4, r1, #4
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	bfb8      	it	lt
 8007a8a:	18e4      	addlt	r4, r4, r3
 8007a8c:	f000 f8e8 	bl	8007c60 <__malloc_lock>
 8007a90:	4a1d      	ldr	r2, [pc, #116]	@ (8007b08 <_free_r+0x90>)
 8007a92:	6813      	ldr	r3, [r2, #0]
 8007a94:	b933      	cbnz	r3, 8007aa4 <_free_r+0x2c>
 8007a96:	6063      	str	r3, [r4, #4]
 8007a98:	6014      	str	r4, [r2, #0]
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007aa0:	f000 b8e4 	b.w	8007c6c <__malloc_unlock>
 8007aa4:	42a3      	cmp	r3, r4
 8007aa6:	d908      	bls.n	8007aba <_free_r+0x42>
 8007aa8:	6820      	ldr	r0, [r4, #0]
 8007aaa:	1821      	adds	r1, r4, r0
 8007aac:	428b      	cmp	r3, r1
 8007aae:	bf01      	itttt	eq
 8007ab0:	6819      	ldreq	r1, [r3, #0]
 8007ab2:	685b      	ldreq	r3, [r3, #4]
 8007ab4:	1809      	addeq	r1, r1, r0
 8007ab6:	6021      	streq	r1, [r4, #0]
 8007ab8:	e7ed      	b.n	8007a96 <_free_r+0x1e>
 8007aba:	461a      	mov	r2, r3
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	b10b      	cbz	r3, 8007ac4 <_free_r+0x4c>
 8007ac0:	42a3      	cmp	r3, r4
 8007ac2:	d9fa      	bls.n	8007aba <_free_r+0x42>
 8007ac4:	6811      	ldr	r1, [r2, #0]
 8007ac6:	1850      	adds	r0, r2, r1
 8007ac8:	42a0      	cmp	r0, r4
 8007aca:	d10b      	bne.n	8007ae4 <_free_r+0x6c>
 8007acc:	6820      	ldr	r0, [r4, #0]
 8007ace:	4401      	add	r1, r0
 8007ad0:	1850      	adds	r0, r2, r1
 8007ad2:	4283      	cmp	r3, r0
 8007ad4:	6011      	str	r1, [r2, #0]
 8007ad6:	d1e0      	bne.n	8007a9a <_free_r+0x22>
 8007ad8:	6818      	ldr	r0, [r3, #0]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	6053      	str	r3, [r2, #4]
 8007ade:	4408      	add	r0, r1
 8007ae0:	6010      	str	r0, [r2, #0]
 8007ae2:	e7da      	b.n	8007a9a <_free_r+0x22>
 8007ae4:	d902      	bls.n	8007aec <_free_r+0x74>
 8007ae6:	230c      	movs	r3, #12
 8007ae8:	602b      	str	r3, [r5, #0]
 8007aea:	e7d6      	b.n	8007a9a <_free_r+0x22>
 8007aec:	6820      	ldr	r0, [r4, #0]
 8007aee:	1821      	adds	r1, r4, r0
 8007af0:	428b      	cmp	r3, r1
 8007af2:	bf04      	itt	eq
 8007af4:	6819      	ldreq	r1, [r3, #0]
 8007af6:	685b      	ldreq	r3, [r3, #4]
 8007af8:	6063      	str	r3, [r4, #4]
 8007afa:	bf04      	itt	eq
 8007afc:	1809      	addeq	r1, r1, r0
 8007afe:	6021      	streq	r1, [r4, #0]
 8007b00:	6054      	str	r4, [r2, #4]
 8007b02:	e7ca      	b.n	8007a9a <_free_r+0x22>
 8007b04:	bd38      	pop	{r3, r4, r5, pc}
 8007b06:	bf00      	nop
 8007b08:	200004b4 	.word	0x200004b4

08007b0c <malloc>:
 8007b0c:	4b02      	ldr	r3, [pc, #8]	@ (8007b18 <malloc+0xc>)
 8007b0e:	4601      	mov	r1, r0
 8007b10:	6818      	ldr	r0, [r3, #0]
 8007b12:	f000 b825 	b.w	8007b60 <_malloc_r>
 8007b16:	bf00      	nop
 8007b18:	20000018 	.word	0x20000018

08007b1c <sbrk_aligned>:
 8007b1c:	b570      	push	{r4, r5, r6, lr}
 8007b1e:	4e0f      	ldr	r6, [pc, #60]	@ (8007b5c <sbrk_aligned+0x40>)
 8007b20:	460c      	mov	r4, r1
 8007b22:	6831      	ldr	r1, [r6, #0]
 8007b24:	4605      	mov	r5, r0
 8007b26:	b911      	cbnz	r1, 8007b2e <sbrk_aligned+0x12>
 8007b28:	f000 fcd4 	bl	80084d4 <_sbrk_r>
 8007b2c:	6030      	str	r0, [r6, #0]
 8007b2e:	4621      	mov	r1, r4
 8007b30:	4628      	mov	r0, r5
 8007b32:	f000 fccf 	bl	80084d4 <_sbrk_r>
 8007b36:	1c43      	adds	r3, r0, #1
 8007b38:	d103      	bne.n	8007b42 <sbrk_aligned+0x26>
 8007b3a:	f04f 34ff 	mov.w	r4, #4294967295
 8007b3e:	4620      	mov	r0, r4
 8007b40:	bd70      	pop	{r4, r5, r6, pc}
 8007b42:	1cc4      	adds	r4, r0, #3
 8007b44:	f024 0403 	bic.w	r4, r4, #3
 8007b48:	42a0      	cmp	r0, r4
 8007b4a:	d0f8      	beq.n	8007b3e <sbrk_aligned+0x22>
 8007b4c:	1a21      	subs	r1, r4, r0
 8007b4e:	4628      	mov	r0, r5
 8007b50:	f000 fcc0 	bl	80084d4 <_sbrk_r>
 8007b54:	3001      	adds	r0, #1
 8007b56:	d1f2      	bne.n	8007b3e <sbrk_aligned+0x22>
 8007b58:	e7ef      	b.n	8007b3a <sbrk_aligned+0x1e>
 8007b5a:	bf00      	nop
 8007b5c:	200004b0 	.word	0x200004b0

08007b60 <_malloc_r>:
 8007b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b64:	1ccd      	adds	r5, r1, #3
 8007b66:	f025 0503 	bic.w	r5, r5, #3
 8007b6a:	3508      	adds	r5, #8
 8007b6c:	2d0c      	cmp	r5, #12
 8007b6e:	bf38      	it	cc
 8007b70:	250c      	movcc	r5, #12
 8007b72:	2d00      	cmp	r5, #0
 8007b74:	4606      	mov	r6, r0
 8007b76:	db01      	blt.n	8007b7c <_malloc_r+0x1c>
 8007b78:	42a9      	cmp	r1, r5
 8007b7a:	d904      	bls.n	8007b86 <_malloc_r+0x26>
 8007b7c:	230c      	movs	r3, #12
 8007b7e:	6033      	str	r3, [r6, #0]
 8007b80:	2000      	movs	r0, #0
 8007b82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c5c <_malloc_r+0xfc>
 8007b8a:	f000 f869 	bl	8007c60 <__malloc_lock>
 8007b8e:	f8d8 3000 	ldr.w	r3, [r8]
 8007b92:	461c      	mov	r4, r3
 8007b94:	bb44      	cbnz	r4, 8007be8 <_malloc_r+0x88>
 8007b96:	4629      	mov	r1, r5
 8007b98:	4630      	mov	r0, r6
 8007b9a:	f7ff ffbf 	bl	8007b1c <sbrk_aligned>
 8007b9e:	1c43      	adds	r3, r0, #1
 8007ba0:	4604      	mov	r4, r0
 8007ba2:	d158      	bne.n	8007c56 <_malloc_r+0xf6>
 8007ba4:	f8d8 4000 	ldr.w	r4, [r8]
 8007ba8:	4627      	mov	r7, r4
 8007baa:	2f00      	cmp	r7, #0
 8007bac:	d143      	bne.n	8007c36 <_malloc_r+0xd6>
 8007bae:	2c00      	cmp	r4, #0
 8007bb0:	d04b      	beq.n	8007c4a <_malloc_r+0xea>
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	4639      	mov	r1, r7
 8007bb6:	4630      	mov	r0, r6
 8007bb8:	eb04 0903 	add.w	r9, r4, r3
 8007bbc:	f000 fc8a 	bl	80084d4 <_sbrk_r>
 8007bc0:	4581      	cmp	r9, r0
 8007bc2:	d142      	bne.n	8007c4a <_malloc_r+0xea>
 8007bc4:	6821      	ldr	r1, [r4, #0]
 8007bc6:	1a6d      	subs	r5, r5, r1
 8007bc8:	4629      	mov	r1, r5
 8007bca:	4630      	mov	r0, r6
 8007bcc:	f7ff ffa6 	bl	8007b1c <sbrk_aligned>
 8007bd0:	3001      	adds	r0, #1
 8007bd2:	d03a      	beq.n	8007c4a <_malloc_r+0xea>
 8007bd4:	6823      	ldr	r3, [r4, #0]
 8007bd6:	442b      	add	r3, r5
 8007bd8:	6023      	str	r3, [r4, #0]
 8007bda:	f8d8 3000 	ldr.w	r3, [r8]
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	bb62      	cbnz	r2, 8007c3c <_malloc_r+0xdc>
 8007be2:	f8c8 7000 	str.w	r7, [r8]
 8007be6:	e00f      	b.n	8007c08 <_malloc_r+0xa8>
 8007be8:	6822      	ldr	r2, [r4, #0]
 8007bea:	1b52      	subs	r2, r2, r5
 8007bec:	d420      	bmi.n	8007c30 <_malloc_r+0xd0>
 8007bee:	2a0b      	cmp	r2, #11
 8007bf0:	d917      	bls.n	8007c22 <_malloc_r+0xc2>
 8007bf2:	1961      	adds	r1, r4, r5
 8007bf4:	42a3      	cmp	r3, r4
 8007bf6:	6025      	str	r5, [r4, #0]
 8007bf8:	bf18      	it	ne
 8007bfa:	6059      	strne	r1, [r3, #4]
 8007bfc:	6863      	ldr	r3, [r4, #4]
 8007bfe:	bf08      	it	eq
 8007c00:	f8c8 1000 	streq.w	r1, [r8]
 8007c04:	5162      	str	r2, [r4, r5]
 8007c06:	604b      	str	r3, [r1, #4]
 8007c08:	4630      	mov	r0, r6
 8007c0a:	f000 f82f 	bl	8007c6c <__malloc_unlock>
 8007c0e:	f104 000b 	add.w	r0, r4, #11
 8007c12:	1d23      	adds	r3, r4, #4
 8007c14:	f020 0007 	bic.w	r0, r0, #7
 8007c18:	1ac2      	subs	r2, r0, r3
 8007c1a:	bf1c      	itt	ne
 8007c1c:	1a1b      	subne	r3, r3, r0
 8007c1e:	50a3      	strne	r3, [r4, r2]
 8007c20:	e7af      	b.n	8007b82 <_malloc_r+0x22>
 8007c22:	6862      	ldr	r2, [r4, #4]
 8007c24:	42a3      	cmp	r3, r4
 8007c26:	bf0c      	ite	eq
 8007c28:	f8c8 2000 	streq.w	r2, [r8]
 8007c2c:	605a      	strne	r2, [r3, #4]
 8007c2e:	e7eb      	b.n	8007c08 <_malloc_r+0xa8>
 8007c30:	4623      	mov	r3, r4
 8007c32:	6864      	ldr	r4, [r4, #4]
 8007c34:	e7ae      	b.n	8007b94 <_malloc_r+0x34>
 8007c36:	463c      	mov	r4, r7
 8007c38:	687f      	ldr	r7, [r7, #4]
 8007c3a:	e7b6      	b.n	8007baa <_malloc_r+0x4a>
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	42a3      	cmp	r3, r4
 8007c42:	d1fb      	bne.n	8007c3c <_malloc_r+0xdc>
 8007c44:	2300      	movs	r3, #0
 8007c46:	6053      	str	r3, [r2, #4]
 8007c48:	e7de      	b.n	8007c08 <_malloc_r+0xa8>
 8007c4a:	230c      	movs	r3, #12
 8007c4c:	6033      	str	r3, [r6, #0]
 8007c4e:	4630      	mov	r0, r6
 8007c50:	f000 f80c 	bl	8007c6c <__malloc_unlock>
 8007c54:	e794      	b.n	8007b80 <_malloc_r+0x20>
 8007c56:	6005      	str	r5, [r0, #0]
 8007c58:	e7d6      	b.n	8007c08 <_malloc_r+0xa8>
 8007c5a:	bf00      	nop
 8007c5c:	200004b4 	.word	0x200004b4

08007c60 <__malloc_lock>:
 8007c60:	4801      	ldr	r0, [pc, #4]	@ (8007c68 <__malloc_lock+0x8>)
 8007c62:	f7ff b8ba 	b.w	8006dda <__retarget_lock_acquire_recursive>
 8007c66:	bf00      	nop
 8007c68:	200004ac 	.word	0x200004ac

08007c6c <__malloc_unlock>:
 8007c6c:	4801      	ldr	r0, [pc, #4]	@ (8007c74 <__malloc_unlock+0x8>)
 8007c6e:	f7ff b8b5 	b.w	8006ddc <__retarget_lock_release_recursive>
 8007c72:	bf00      	nop
 8007c74:	200004ac 	.word	0x200004ac

08007c78 <_Balloc>:
 8007c78:	b570      	push	{r4, r5, r6, lr}
 8007c7a:	69c6      	ldr	r6, [r0, #28]
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	460d      	mov	r5, r1
 8007c80:	b976      	cbnz	r6, 8007ca0 <_Balloc+0x28>
 8007c82:	2010      	movs	r0, #16
 8007c84:	f7ff ff42 	bl	8007b0c <malloc>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	61e0      	str	r0, [r4, #28]
 8007c8c:	b920      	cbnz	r0, 8007c98 <_Balloc+0x20>
 8007c8e:	4b18      	ldr	r3, [pc, #96]	@ (8007cf0 <_Balloc+0x78>)
 8007c90:	4818      	ldr	r0, [pc, #96]	@ (8007cf4 <_Balloc+0x7c>)
 8007c92:	216b      	movs	r1, #107	@ 0x6b
 8007c94:	f000 fc3c 	bl	8008510 <__assert_func>
 8007c98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c9c:	6006      	str	r6, [r0, #0]
 8007c9e:	60c6      	str	r6, [r0, #12]
 8007ca0:	69e6      	ldr	r6, [r4, #28]
 8007ca2:	68f3      	ldr	r3, [r6, #12]
 8007ca4:	b183      	cbz	r3, 8007cc8 <_Balloc+0x50>
 8007ca6:	69e3      	ldr	r3, [r4, #28]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007cae:	b9b8      	cbnz	r0, 8007ce0 <_Balloc+0x68>
 8007cb0:	2101      	movs	r1, #1
 8007cb2:	fa01 f605 	lsl.w	r6, r1, r5
 8007cb6:	1d72      	adds	r2, r6, #5
 8007cb8:	0092      	lsls	r2, r2, #2
 8007cba:	4620      	mov	r0, r4
 8007cbc:	f000 fc46 	bl	800854c <_calloc_r>
 8007cc0:	b160      	cbz	r0, 8007cdc <_Balloc+0x64>
 8007cc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007cc6:	e00e      	b.n	8007ce6 <_Balloc+0x6e>
 8007cc8:	2221      	movs	r2, #33	@ 0x21
 8007cca:	2104      	movs	r1, #4
 8007ccc:	4620      	mov	r0, r4
 8007cce:	f000 fc3d 	bl	800854c <_calloc_r>
 8007cd2:	69e3      	ldr	r3, [r4, #28]
 8007cd4:	60f0      	str	r0, [r6, #12]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d1e4      	bne.n	8007ca6 <_Balloc+0x2e>
 8007cdc:	2000      	movs	r0, #0
 8007cde:	bd70      	pop	{r4, r5, r6, pc}
 8007ce0:	6802      	ldr	r2, [r0, #0]
 8007ce2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007cec:	e7f7      	b.n	8007cde <_Balloc+0x66>
 8007cee:	bf00      	nop
 8007cf0:	08008bc1 	.word	0x08008bc1
 8007cf4:	08008c41 	.word	0x08008c41

08007cf8 <_Bfree>:
 8007cf8:	b570      	push	{r4, r5, r6, lr}
 8007cfa:	69c6      	ldr	r6, [r0, #28]
 8007cfc:	4605      	mov	r5, r0
 8007cfe:	460c      	mov	r4, r1
 8007d00:	b976      	cbnz	r6, 8007d20 <_Bfree+0x28>
 8007d02:	2010      	movs	r0, #16
 8007d04:	f7ff ff02 	bl	8007b0c <malloc>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	61e8      	str	r0, [r5, #28]
 8007d0c:	b920      	cbnz	r0, 8007d18 <_Bfree+0x20>
 8007d0e:	4b09      	ldr	r3, [pc, #36]	@ (8007d34 <_Bfree+0x3c>)
 8007d10:	4809      	ldr	r0, [pc, #36]	@ (8007d38 <_Bfree+0x40>)
 8007d12:	218f      	movs	r1, #143	@ 0x8f
 8007d14:	f000 fbfc 	bl	8008510 <__assert_func>
 8007d18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d1c:	6006      	str	r6, [r0, #0]
 8007d1e:	60c6      	str	r6, [r0, #12]
 8007d20:	b13c      	cbz	r4, 8007d32 <_Bfree+0x3a>
 8007d22:	69eb      	ldr	r3, [r5, #28]
 8007d24:	6862      	ldr	r2, [r4, #4]
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d2c:	6021      	str	r1, [r4, #0]
 8007d2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d32:	bd70      	pop	{r4, r5, r6, pc}
 8007d34:	08008bc1 	.word	0x08008bc1
 8007d38:	08008c41 	.word	0x08008c41

08007d3c <__multadd>:
 8007d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d40:	690d      	ldr	r5, [r1, #16]
 8007d42:	4607      	mov	r7, r0
 8007d44:	460c      	mov	r4, r1
 8007d46:	461e      	mov	r6, r3
 8007d48:	f101 0c14 	add.w	ip, r1, #20
 8007d4c:	2000      	movs	r0, #0
 8007d4e:	f8dc 3000 	ldr.w	r3, [ip]
 8007d52:	b299      	uxth	r1, r3
 8007d54:	fb02 6101 	mla	r1, r2, r1, r6
 8007d58:	0c1e      	lsrs	r6, r3, #16
 8007d5a:	0c0b      	lsrs	r3, r1, #16
 8007d5c:	fb02 3306 	mla	r3, r2, r6, r3
 8007d60:	b289      	uxth	r1, r1
 8007d62:	3001      	adds	r0, #1
 8007d64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d68:	4285      	cmp	r5, r0
 8007d6a:	f84c 1b04 	str.w	r1, [ip], #4
 8007d6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d72:	dcec      	bgt.n	8007d4e <__multadd+0x12>
 8007d74:	b30e      	cbz	r6, 8007dba <__multadd+0x7e>
 8007d76:	68a3      	ldr	r3, [r4, #8]
 8007d78:	42ab      	cmp	r3, r5
 8007d7a:	dc19      	bgt.n	8007db0 <__multadd+0x74>
 8007d7c:	6861      	ldr	r1, [r4, #4]
 8007d7e:	4638      	mov	r0, r7
 8007d80:	3101      	adds	r1, #1
 8007d82:	f7ff ff79 	bl	8007c78 <_Balloc>
 8007d86:	4680      	mov	r8, r0
 8007d88:	b928      	cbnz	r0, 8007d96 <__multadd+0x5a>
 8007d8a:	4602      	mov	r2, r0
 8007d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8007dc0 <__multadd+0x84>)
 8007d8e:	480d      	ldr	r0, [pc, #52]	@ (8007dc4 <__multadd+0x88>)
 8007d90:	21ba      	movs	r1, #186	@ 0xba
 8007d92:	f000 fbbd 	bl	8008510 <__assert_func>
 8007d96:	6922      	ldr	r2, [r4, #16]
 8007d98:	3202      	adds	r2, #2
 8007d9a:	f104 010c 	add.w	r1, r4, #12
 8007d9e:	0092      	lsls	r2, r2, #2
 8007da0:	300c      	adds	r0, #12
 8007da2:	f000 fba7 	bl	80084f4 <memcpy>
 8007da6:	4621      	mov	r1, r4
 8007da8:	4638      	mov	r0, r7
 8007daa:	f7ff ffa5 	bl	8007cf8 <_Bfree>
 8007dae:	4644      	mov	r4, r8
 8007db0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007db4:	3501      	adds	r5, #1
 8007db6:	615e      	str	r6, [r3, #20]
 8007db8:	6125      	str	r5, [r4, #16]
 8007dba:	4620      	mov	r0, r4
 8007dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dc0:	08008c30 	.word	0x08008c30
 8007dc4:	08008c41 	.word	0x08008c41

08007dc8 <__hi0bits>:
 8007dc8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007dcc:	4603      	mov	r3, r0
 8007dce:	bf36      	itet	cc
 8007dd0:	0403      	lslcc	r3, r0, #16
 8007dd2:	2000      	movcs	r0, #0
 8007dd4:	2010      	movcc	r0, #16
 8007dd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007dda:	bf3c      	itt	cc
 8007ddc:	021b      	lslcc	r3, r3, #8
 8007dde:	3008      	addcc	r0, #8
 8007de0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007de4:	bf3c      	itt	cc
 8007de6:	011b      	lslcc	r3, r3, #4
 8007de8:	3004      	addcc	r0, #4
 8007dea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dee:	bf3c      	itt	cc
 8007df0:	009b      	lslcc	r3, r3, #2
 8007df2:	3002      	addcc	r0, #2
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	db05      	blt.n	8007e04 <__hi0bits+0x3c>
 8007df8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007dfc:	f100 0001 	add.w	r0, r0, #1
 8007e00:	bf08      	it	eq
 8007e02:	2020      	moveq	r0, #32
 8007e04:	4770      	bx	lr

08007e06 <__lo0bits>:
 8007e06:	6803      	ldr	r3, [r0, #0]
 8007e08:	4602      	mov	r2, r0
 8007e0a:	f013 0007 	ands.w	r0, r3, #7
 8007e0e:	d00b      	beq.n	8007e28 <__lo0bits+0x22>
 8007e10:	07d9      	lsls	r1, r3, #31
 8007e12:	d421      	bmi.n	8007e58 <__lo0bits+0x52>
 8007e14:	0798      	lsls	r0, r3, #30
 8007e16:	bf49      	itett	mi
 8007e18:	085b      	lsrmi	r3, r3, #1
 8007e1a:	089b      	lsrpl	r3, r3, #2
 8007e1c:	2001      	movmi	r0, #1
 8007e1e:	6013      	strmi	r3, [r2, #0]
 8007e20:	bf5c      	itt	pl
 8007e22:	6013      	strpl	r3, [r2, #0]
 8007e24:	2002      	movpl	r0, #2
 8007e26:	4770      	bx	lr
 8007e28:	b299      	uxth	r1, r3
 8007e2a:	b909      	cbnz	r1, 8007e30 <__lo0bits+0x2a>
 8007e2c:	0c1b      	lsrs	r3, r3, #16
 8007e2e:	2010      	movs	r0, #16
 8007e30:	b2d9      	uxtb	r1, r3
 8007e32:	b909      	cbnz	r1, 8007e38 <__lo0bits+0x32>
 8007e34:	3008      	adds	r0, #8
 8007e36:	0a1b      	lsrs	r3, r3, #8
 8007e38:	0719      	lsls	r1, r3, #28
 8007e3a:	bf04      	itt	eq
 8007e3c:	091b      	lsreq	r3, r3, #4
 8007e3e:	3004      	addeq	r0, #4
 8007e40:	0799      	lsls	r1, r3, #30
 8007e42:	bf04      	itt	eq
 8007e44:	089b      	lsreq	r3, r3, #2
 8007e46:	3002      	addeq	r0, #2
 8007e48:	07d9      	lsls	r1, r3, #31
 8007e4a:	d403      	bmi.n	8007e54 <__lo0bits+0x4e>
 8007e4c:	085b      	lsrs	r3, r3, #1
 8007e4e:	f100 0001 	add.w	r0, r0, #1
 8007e52:	d003      	beq.n	8007e5c <__lo0bits+0x56>
 8007e54:	6013      	str	r3, [r2, #0]
 8007e56:	4770      	bx	lr
 8007e58:	2000      	movs	r0, #0
 8007e5a:	4770      	bx	lr
 8007e5c:	2020      	movs	r0, #32
 8007e5e:	4770      	bx	lr

08007e60 <__i2b>:
 8007e60:	b510      	push	{r4, lr}
 8007e62:	460c      	mov	r4, r1
 8007e64:	2101      	movs	r1, #1
 8007e66:	f7ff ff07 	bl	8007c78 <_Balloc>
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	b928      	cbnz	r0, 8007e7a <__i2b+0x1a>
 8007e6e:	4b05      	ldr	r3, [pc, #20]	@ (8007e84 <__i2b+0x24>)
 8007e70:	4805      	ldr	r0, [pc, #20]	@ (8007e88 <__i2b+0x28>)
 8007e72:	f240 1145 	movw	r1, #325	@ 0x145
 8007e76:	f000 fb4b 	bl	8008510 <__assert_func>
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	6144      	str	r4, [r0, #20]
 8007e7e:	6103      	str	r3, [r0, #16]
 8007e80:	bd10      	pop	{r4, pc}
 8007e82:	bf00      	nop
 8007e84:	08008c30 	.word	0x08008c30
 8007e88:	08008c41 	.word	0x08008c41

08007e8c <__multiply>:
 8007e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e90:	4614      	mov	r4, r2
 8007e92:	690a      	ldr	r2, [r1, #16]
 8007e94:	6923      	ldr	r3, [r4, #16]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	bfa8      	it	ge
 8007e9a:	4623      	movge	r3, r4
 8007e9c:	460f      	mov	r7, r1
 8007e9e:	bfa4      	itt	ge
 8007ea0:	460c      	movge	r4, r1
 8007ea2:	461f      	movge	r7, r3
 8007ea4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007ea8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007eac:	68a3      	ldr	r3, [r4, #8]
 8007eae:	6861      	ldr	r1, [r4, #4]
 8007eb0:	eb0a 0609 	add.w	r6, sl, r9
 8007eb4:	42b3      	cmp	r3, r6
 8007eb6:	b085      	sub	sp, #20
 8007eb8:	bfb8      	it	lt
 8007eba:	3101      	addlt	r1, #1
 8007ebc:	f7ff fedc 	bl	8007c78 <_Balloc>
 8007ec0:	b930      	cbnz	r0, 8007ed0 <__multiply+0x44>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	4b44      	ldr	r3, [pc, #272]	@ (8007fd8 <__multiply+0x14c>)
 8007ec6:	4845      	ldr	r0, [pc, #276]	@ (8007fdc <__multiply+0x150>)
 8007ec8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007ecc:	f000 fb20 	bl	8008510 <__assert_func>
 8007ed0:	f100 0514 	add.w	r5, r0, #20
 8007ed4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007ed8:	462b      	mov	r3, r5
 8007eda:	2200      	movs	r2, #0
 8007edc:	4543      	cmp	r3, r8
 8007ede:	d321      	bcc.n	8007f24 <__multiply+0x98>
 8007ee0:	f107 0114 	add.w	r1, r7, #20
 8007ee4:	f104 0214 	add.w	r2, r4, #20
 8007ee8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007eec:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007ef0:	9302      	str	r3, [sp, #8]
 8007ef2:	1b13      	subs	r3, r2, r4
 8007ef4:	3b15      	subs	r3, #21
 8007ef6:	f023 0303 	bic.w	r3, r3, #3
 8007efa:	3304      	adds	r3, #4
 8007efc:	f104 0715 	add.w	r7, r4, #21
 8007f00:	42ba      	cmp	r2, r7
 8007f02:	bf38      	it	cc
 8007f04:	2304      	movcc	r3, #4
 8007f06:	9301      	str	r3, [sp, #4]
 8007f08:	9b02      	ldr	r3, [sp, #8]
 8007f0a:	9103      	str	r1, [sp, #12]
 8007f0c:	428b      	cmp	r3, r1
 8007f0e:	d80c      	bhi.n	8007f2a <__multiply+0x9e>
 8007f10:	2e00      	cmp	r6, #0
 8007f12:	dd03      	ble.n	8007f1c <__multiply+0x90>
 8007f14:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d05b      	beq.n	8007fd4 <__multiply+0x148>
 8007f1c:	6106      	str	r6, [r0, #16]
 8007f1e:	b005      	add	sp, #20
 8007f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f24:	f843 2b04 	str.w	r2, [r3], #4
 8007f28:	e7d8      	b.n	8007edc <__multiply+0x50>
 8007f2a:	f8b1 a000 	ldrh.w	sl, [r1]
 8007f2e:	f1ba 0f00 	cmp.w	sl, #0
 8007f32:	d024      	beq.n	8007f7e <__multiply+0xf2>
 8007f34:	f104 0e14 	add.w	lr, r4, #20
 8007f38:	46a9      	mov	r9, r5
 8007f3a:	f04f 0c00 	mov.w	ip, #0
 8007f3e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007f42:	f8d9 3000 	ldr.w	r3, [r9]
 8007f46:	fa1f fb87 	uxth.w	fp, r7
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007f50:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007f54:	f8d9 7000 	ldr.w	r7, [r9]
 8007f58:	4463      	add	r3, ip
 8007f5a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007f5e:	fb0a c70b 	mla	r7, sl, fp, ip
 8007f62:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007f6c:	4572      	cmp	r2, lr
 8007f6e:	f849 3b04 	str.w	r3, [r9], #4
 8007f72:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007f76:	d8e2      	bhi.n	8007f3e <__multiply+0xb2>
 8007f78:	9b01      	ldr	r3, [sp, #4]
 8007f7a:	f845 c003 	str.w	ip, [r5, r3]
 8007f7e:	9b03      	ldr	r3, [sp, #12]
 8007f80:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007f84:	3104      	adds	r1, #4
 8007f86:	f1b9 0f00 	cmp.w	r9, #0
 8007f8a:	d021      	beq.n	8007fd0 <__multiply+0x144>
 8007f8c:	682b      	ldr	r3, [r5, #0]
 8007f8e:	f104 0c14 	add.w	ip, r4, #20
 8007f92:	46ae      	mov	lr, r5
 8007f94:	f04f 0a00 	mov.w	sl, #0
 8007f98:	f8bc b000 	ldrh.w	fp, [ip]
 8007f9c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007fa0:	fb09 770b 	mla	r7, r9, fp, r7
 8007fa4:	4457      	add	r7, sl
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007fac:	f84e 3b04 	str.w	r3, [lr], #4
 8007fb0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007fb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007fb8:	f8be 3000 	ldrh.w	r3, [lr]
 8007fbc:	fb09 330a 	mla	r3, r9, sl, r3
 8007fc0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007fc4:	4562      	cmp	r2, ip
 8007fc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007fca:	d8e5      	bhi.n	8007f98 <__multiply+0x10c>
 8007fcc:	9f01      	ldr	r7, [sp, #4]
 8007fce:	51eb      	str	r3, [r5, r7]
 8007fd0:	3504      	adds	r5, #4
 8007fd2:	e799      	b.n	8007f08 <__multiply+0x7c>
 8007fd4:	3e01      	subs	r6, #1
 8007fd6:	e79b      	b.n	8007f10 <__multiply+0x84>
 8007fd8:	08008c30 	.word	0x08008c30
 8007fdc:	08008c41 	.word	0x08008c41

08007fe0 <__pow5mult>:
 8007fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fe4:	4615      	mov	r5, r2
 8007fe6:	f012 0203 	ands.w	r2, r2, #3
 8007fea:	4607      	mov	r7, r0
 8007fec:	460e      	mov	r6, r1
 8007fee:	d007      	beq.n	8008000 <__pow5mult+0x20>
 8007ff0:	4c25      	ldr	r4, [pc, #148]	@ (8008088 <__pow5mult+0xa8>)
 8007ff2:	3a01      	subs	r2, #1
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ffa:	f7ff fe9f 	bl	8007d3c <__multadd>
 8007ffe:	4606      	mov	r6, r0
 8008000:	10ad      	asrs	r5, r5, #2
 8008002:	d03d      	beq.n	8008080 <__pow5mult+0xa0>
 8008004:	69fc      	ldr	r4, [r7, #28]
 8008006:	b97c      	cbnz	r4, 8008028 <__pow5mult+0x48>
 8008008:	2010      	movs	r0, #16
 800800a:	f7ff fd7f 	bl	8007b0c <malloc>
 800800e:	4602      	mov	r2, r0
 8008010:	61f8      	str	r0, [r7, #28]
 8008012:	b928      	cbnz	r0, 8008020 <__pow5mult+0x40>
 8008014:	4b1d      	ldr	r3, [pc, #116]	@ (800808c <__pow5mult+0xac>)
 8008016:	481e      	ldr	r0, [pc, #120]	@ (8008090 <__pow5mult+0xb0>)
 8008018:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800801c:	f000 fa78 	bl	8008510 <__assert_func>
 8008020:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008024:	6004      	str	r4, [r0, #0]
 8008026:	60c4      	str	r4, [r0, #12]
 8008028:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800802c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008030:	b94c      	cbnz	r4, 8008046 <__pow5mult+0x66>
 8008032:	f240 2171 	movw	r1, #625	@ 0x271
 8008036:	4638      	mov	r0, r7
 8008038:	f7ff ff12 	bl	8007e60 <__i2b>
 800803c:	2300      	movs	r3, #0
 800803e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008042:	4604      	mov	r4, r0
 8008044:	6003      	str	r3, [r0, #0]
 8008046:	f04f 0900 	mov.w	r9, #0
 800804a:	07eb      	lsls	r3, r5, #31
 800804c:	d50a      	bpl.n	8008064 <__pow5mult+0x84>
 800804e:	4631      	mov	r1, r6
 8008050:	4622      	mov	r2, r4
 8008052:	4638      	mov	r0, r7
 8008054:	f7ff ff1a 	bl	8007e8c <__multiply>
 8008058:	4631      	mov	r1, r6
 800805a:	4680      	mov	r8, r0
 800805c:	4638      	mov	r0, r7
 800805e:	f7ff fe4b 	bl	8007cf8 <_Bfree>
 8008062:	4646      	mov	r6, r8
 8008064:	106d      	asrs	r5, r5, #1
 8008066:	d00b      	beq.n	8008080 <__pow5mult+0xa0>
 8008068:	6820      	ldr	r0, [r4, #0]
 800806a:	b938      	cbnz	r0, 800807c <__pow5mult+0x9c>
 800806c:	4622      	mov	r2, r4
 800806e:	4621      	mov	r1, r4
 8008070:	4638      	mov	r0, r7
 8008072:	f7ff ff0b 	bl	8007e8c <__multiply>
 8008076:	6020      	str	r0, [r4, #0]
 8008078:	f8c0 9000 	str.w	r9, [r0]
 800807c:	4604      	mov	r4, r0
 800807e:	e7e4      	b.n	800804a <__pow5mult+0x6a>
 8008080:	4630      	mov	r0, r6
 8008082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008086:	bf00      	nop
 8008088:	08008c9c 	.word	0x08008c9c
 800808c:	08008bc1 	.word	0x08008bc1
 8008090:	08008c41 	.word	0x08008c41

08008094 <__lshift>:
 8008094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008098:	460c      	mov	r4, r1
 800809a:	6849      	ldr	r1, [r1, #4]
 800809c:	6923      	ldr	r3, [r4, #16]
 800809e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080a2:	68a3      	ldr	r3, [r4, #8]
 80080a4:	4607      	mov	r7, r0
 80080a6:	4691      	mov	r9, r2
 80080a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080ac:	f108 0601 	add.w	r6, r8, #1
 80080b0:	42b3      	cmp	r3, r6
 80080b2:	db0b      	blt.n	80080cc <__lshift+0x38>
 80080b4:	4638      	mov	r0, r7
 80080b6:	f7ff fddf 	bl	8007c78 <_Balloc>
 80080ba:	4605      	mov	r5, r0
 80080bc:	b948      	cbnz	r0, 80080d2 <__lshift+0x3e>
 80080be:	4602      	mov	r2, r0
 80080c0:	4b28      	ldr	r3, [pc, #160]	@ (8008164 <__lshift+0xd0>)
 80080c2:	4829      	ldr	r0, [pc, #164]	@ (8008168 <__lshift+0xd4>)
 80080c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80080c8:	f000 fa22 	bl	8008510 <__assert_func>
 80080cc:	3101      	adds	r1, #1
 80080ce:	005b      	lsls	r3, r3, #1
 80080d0:	e7ee      	b.n	80080b0 <__lshift+0x1c>
 80080d2:	2300      	movs	r3, #0
 80080d4:	f100 0114 	add.w	r1, r0, #20
 80080d8:	f100 0210 	add.w	r2, r0, #16
 80080dc:	4618      	mov	r0, r3
 80080de:	4553      	cmp	r3, sl
 80080e0:	db33      	blt.n	800814a <__lshift+0xb6>
 80080e2:	6920      	ldr	r0, [r4, #16]
 80080e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80080e8:	f104 0314 	add.w	r3, r4, #20
 80080ec:	f019 091f 	ands.w	r9, r9, #31
 80080f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80080f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80080f8:	d02b      	beq.n	8008152 <__lshift+0xbe>
 80080fa:	f1c9 0e20 	rsb	lr, r9, #32
 80080fe:	468a      	mov	sl, r1
 8008100:	2200      	movs	r2, #0
 8008102:	6818      	ldr	r0, [r3, #0]
 8008104:	fa00 f009 	lsl.w	r0, r0, r9
 8008108:	4310      	orrs	r0, r2
 800810a:	f84a 0b04 	str.w	r0, [sl], #4
 800810e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008112:	459c      	cmp	ip, r3
 8008114:	fa22 f20e 	lsr.w	r2, r2, lr
 8008118:	d8f3      	bhi.n	8008102 <__lshift+0x6e>
 800811a:	ebac 0304 	sub.w	r3, ip, r4
 800811e:	3b15      	subs	r3, #21
 8008120:	f023 0303 	bic.w	r3, r3, #3
 8008124:	3304      	adds	r3, #4
 8008126:	f104 0015 	add.w	r0, r4, #21
 800812a:	4584      	cmp	ip, r0
 800812c:	bf38      	it	cc
 800812e:	2304      	movcc	r3, #4
 8008130:	50ca      	str	r2, [r1, r3]
 8008132:	b10a      	cbz	r2, 8008138 <__lshift+0xa4>
 8008134:	f108 0602 	add.w	r6, r8, #2
 8008138:	3e01      	subs	r6, #1
 800813a:	4638      	mov	r0, r7
 800813c:	612e      	str	r6, [r5, #16]
 800813e:	4621      	mov	r1, r4
 8008140:	f7ff fdda 	bl	8007cf8 <_Bfree>
 8008144:	4628      	mov	r0, r5
 8008146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800814a:	f842 0f04 	str.w	r0, [r2, #4]!
 800814e:	3301      	adds	r3, #1
 8008150:	e7c5      	b.n	80080de <__lshift+0x4a>
 8008152:	3904      	subs	r1, #4
 8008154:	f853 2b04 	ldr.w	r2, [r3], #4
 8008158:	f841 2f04 	str.w	r2, [r1, #4]!
 800815c:	459c      	cmp	ip, r3
 800815e:	d8f9      	bhi.n	8008154 <__lshift+0xc0>
 8008160:	e7ea      	b.n	8008138 <__lshift+0xa4>
 8008162:	bf00      	nop
 8008164:	08008c30 	.word	0x08008c30
 8008168:	08008c41 	.word	0x08008c41

0800816c <__mcmp>:
 800816c:	690a      	ldr	r2, [r1, #16]
 800816e:	4603      	mov	r3, r0
 8008170:	6900      	ldr	r0, [r0, #16]
 8008172:	1a80      	subs	r0, r0, r2
 8008174:	b530      	push	{r4, r5, lr}
 8008176:	d10e      	bne.n	8008196 <__mcmp+0x2a>
 8008178:	3314      	adds	r3, #20
 800817a:	3114      	adds	r1, #20
 800817c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008180:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008184:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008188:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800818c:	4295      	cmp	r5, r2
 800818e:	d003      	beq.n	8008198 <__mcmp+0x2c>
 8008190:	d205      	bcs.n	800819e <__mcmp+0x32>
 8008192:	f04f 30ff 	mov.w	r0, #4294967295
 8008196:	bd30      	pop	{r4, r5, pc}
 8008198:	42a3      	cmp	r3, r4
 800819a:	d3f3      	bcc.n	8008184 <__mcmp+0x18>
 800819c:	e7fb      	b.n	8008196 <__mcmp+0x2a>
 800819e:	2001      	movs	r0, #1
 80081a0:	e7f9      	b.n	8008196 <__mcmp+0x2a>
	...

080081a4 <__mdiff>:
 80081a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a8:	4689      	mov	r9, r1
 80081aa:	4606      	mov	r6, r0
 80081ac:	4611      	mov	r1, r2
 80081ae:	4648      	mov	r0, r9
 80081b0:	4614      	mov	r4, r2
 80081b2:	f7ff ffdb 	bl	800816c <__mcmp>
 80081b6:	1e05      	subs	r5, r0, #0
 80081b8:	d112      	bne.n	80081e0 <__mdiff+0x3c>
 80081ba:	4629      	mov	r1, r5
 80081bc:	4630      	mov	r0, r6
 80081be:	f7ff fd5b 	bl	8007c78 <_Balloc>
 80081c2:	4602      	mov	r2, r0
 80081c4:	b928      	cbnz	r0, 80081d2 <__mdiff+0x2e>
 80081c6:	4b3f      	ldr	r3, [pc, #252]	@ (80082c4 <__mdiff+0x120>)
 80081c8:	f240 2137 	movw	r1, #567	@ 0x237
 80081cc:	483e      	ldr	r0, [pc, #248]	@ (80082c8 <__mdiff+0x124>)
 80081ce:	f000 f99f 	bl	8008510 <__assert_func>
 80081d2:	2301      	movs	r3, #1
 80081d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80081d8:	4610      	mov	r0, r2
 80081da:	b003      	add	sp, #12
 80081dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081e0:	bfbc      	itt	lt
 80081e2:	464b      	movlt	r3, r9
 80081e4:	46a1      	movlt	r9, r4
 80081e6:	4630      	mov	r0, r6
 80081e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80081ec:	bfba      	itte	lt
 80081ee:	461c      	movlt	r4, r3
 80081f0:	2501      	movlt	r5, #1
 80081f2:	2500      	movge	r5, #0
 80081f4:	f7ff fd40 	bl	8007c78 <_Balloc>
 80081f8:	4602      	mov	r2, r0
 80081fa:	b918      	cbnz	r0, 8008204 <__mdiff+0x60>
 80081fc:	4b31      	ldr	r3, [pc, #196]	@ (80082c4 <__mdiff+0x120>)
 80081fe:	f240 2145 	movw	r1, #581	@ 0x245
 8008202:	e7e3      	b.n	80081cc <__mdiff+0x28>
 8008204:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008208:	6926      	ldr	r6, [r4, #16]
 800820a:	60c5      	str	r5, [r0, #12]
 800820c:	f109 0310 	add.w	r3, r9, #16
 8008210:	f109 0514 	add.w	r5, r9, #20
 8008214:	f104 0e14 	add.w	lr, r4, #20
 8008218:	f100 0b14 	add.w	fp, r0, #20
 800821c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008220:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008224:	9301      	str	r3, [sp, #4]
 8008226:	46d9      	mov	r9, fp
 8008228:	f04f 0c00 	mov.w	ip, #0
 800822c:	9b01      	ldr	r3, [sp, #4]
 800822e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008232:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008236:	9301      	str	r3, [sp, #4]
 8008238:	fa1f f38a 	uxth.w	r3, sl
 800823c:	4619      	mov	r1, r3
 800823e:	b283      	uxth	r3, r0
 8008240:	1acb      	subs	r3, r1, r3
 8008242:	0c00      	lsrs	r0, r0, #16
 8008244:	4463      	add	r3, ip
 8008246:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800824a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800824e:	b29b      	uxth	r3, r3
 8008250:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008254:	4576      	cmp	r6, lr
 8008256:	f849 3b04 	str.w	r3, [r9], #4
 800825a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800825e:	d8e5      	bhi.n	800822c <__mdiff+0x88>
 8008260:	1b33      	subs	r3, r6, r4
 8008262:	3b15      	subs	r3, #21
 8008264:	f023 0303 	bic.w	r3, r3, #3
 8008268:	3415      	adds	r4, #21
 800826a:	3304      	adds	r3, #4
 800826c:	42a6      	cmp	r6, r4
 800826e:	bf38      	it	cc
 8008270:	2304      	movcc	r3, #4
 8008272:	441d      	add	r5, r3
 8008274:	445b      	add	r3, fp
 8008276:	461e      	mov	r6, r3
 8008278:	462c      	mov	r4, r5
 800827a:	4544      	cmp	r4, r8
 800827c:	d30e      	bcc.n	800829c <__mdiff+0xf8>
 800827e:	f108 0103 	add.w	r1, r8, #3
 8008282:	1b49      	subs	r1, r1, r5
 8008284:	f021 0103 	bic.w	r1, r1, #3
 8008288:	3d03      	subs	r5, #3
 800828a:	45a8      	cmp	r8, r5
 800828c:	bf38      	it	cc
 800828e:	2100      	movcc	r1, #0
 8008290:	440b      	add	r3, r1
 8008292:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008296:	b191      	cbz	r1, 80082be <__mdiff+0x11a>
 8008298:	6117      	str	r7, [r2, #16]
 800829a:	e79d      	b.n	80081d8 <__mdiff+0x34>
 800829c:	f854 1b04 	ldr.w	r1, [r4], #4
 80082a0:	46e6      	mov	lr, ip
 80082a2:	0c08      	lsrs	r0, r1, #16
 80082a4:	fa1c fc81 	uxtah	ip, ip, r1
 80082a8:	4471      	add	r1, lr
 80082aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80082ae:	b289      	uxth	r1, r1
 80082b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80082b4:	f846 1b04 	str.w	r1, [r6], #4
 80082b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082bc:	e7dd      	b.n	800827a <__mdiff+0xd6>
 80082be:	3f01      	subs	r7, #1
 80082c0:	e7e7      	b.n	8008292 <__mdiff+0xee>
 80082c2:	bf00      	nop
 80082c4:	08008c30 	.word	0x08008c30
 80082c8:	08008c41 	.word	0x08008c41

080082cc <__d2b>:
 80082cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80082d0:	460f      	mov	r7, r1
 80082d2:	2101      	movs	r1, #1
 80082d4:	ec59 8b10 	vmov	r8, r9, d0
 80082d8:	4616      	mov	r6, r2
 80082da:	f7ff fccd 	bl	8007c78 <_Balloc>
 80082de:	4604      	mov	r4, r0
 80082e0:	b930      	cbnz	r0, 80082f0 <__d2b+0x24>
 80082e2:	4602      	mov	r2, r0
 80082e4:	4b23      	ldr	r3, [pc, #140]	@ (8008374 <__d2b+0xa8>)
 80082e6:	4824      	ldr	r0, [pc, #144]	@ (8008378 <__d2b+0xac>)
 80082e8:	f240 310f 	movw	r1, #783	@ 0x30f
 80082ec:	f000 f910 	bl	8008510 <__assert_func>
 80082f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80082f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80082f8:	b10d      	cbz	r5, 80082fe <__d2b+0x32>
 80082fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80082fe:	9301      	str	r3, [sp, #4]
 8008300:	f1b8 0300 	subs.w	r3, r8, #0
 8008304:	d023      	beq.n	800834e <__d2b+0x82>
 8008306:	4668      	mov	r0, sp
 8008308:	9300      	str	r3, [sp, #0]
 800830a:	f7ff fd7c 	bl	8007e06 <__lo0bits>
 800830e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008312:	b1d0      	cbz	r0, 800834a <__d2b+0x7e>
 8008314:	f1c0 0320 	rsb	r3, r0, #32
 8008318:	fa02 f303 	lsl.w	r3, r2, r3
 800831c:	430b      	orrs	r3, r1
 800831e:	40c2      	lsrs	r2, r0
 8008320:	6163      	str	r3, [r4, #20]
 8008322:	9201      	str	r2, [sp, #4]
 8008324:	9b01      	ldr	r3, [sp, #4]
 8008326:	61a3      	str	r3, [r4, #24]
 8008328:	2b00      	cmp	r3, #0
 800832a:	bf0c      	ite	eq
 800832c:	2201      	moveq	r2, #1
 800832e:	2202      	movne	r2, #2
 8008330:	6122      	str	r2, [r4, #16]
 8008332:	b1a5      	cbz	r5, 800835e <__d2b+0x92>
 8008334:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008338:	4405      	add	r5, r0
 800833a:	603d      	str	r5, [r7, #0]
 800833c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008340:	6030      	str	r0, [r6, #0]
 8008342:	4620      	mov	r0, r4
 8008344:	b003      	add	sp, #12
 8008346:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800834a:	6161      	str	r1, [r4, #20]
 800834c:	e7ea      	b.n	8008324 <__d2b+0x58>
 800834e:	a801      	add	r0, sp, #4
 8008350:	f7ff fd59 	bl	8007e06 <__lo0bits>
 8008354:	9b01      	ldr	r3, [sp, #4]
 8008356:	6163      	str	r3, [r4, #20]
 8008358:	3020      	adds	r0, #32
 800835a:	2201      	movs	r2, #1
 800835c:	e7e8      	b.n	8008330 <__d2b+0x64>
 800835e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008362:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008366:	6038      	str	r0, [r7, #0]
 8008368:	6918      	ldr	r0, [r3, #16]
 800836a:	f7ff fd2d 	bl	8007dc8 <__hi0bits>
 800836e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008372:	e7e5      	b.n	8008340 <__d2b+0x74>
 8008374:	08008c30 	.word	0x08008c30
 8008378:	08008c41 	.word	0x08008c41

0800837c <__sflush_r>:
 800837c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008384:	0716      	lsls	r6, r2, #28
 8008386:	4605      	mov	r5, r0
 8008388:	460c      	mov	r4, r1
 800838a:	d454      	bmi.n	8008436 <__sflush_r+0xba>
 800838c:	684b      	ldr	r3, [r1, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	dc02      	bgt.n	8008398 <__sflush_r+0x1c>
 8008392:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008394:	2b00      	cmp	r3, #0
 8008396:	dd48      	ble.n	800842a <__sflush_r+0xae>
 8008398:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800839a:	2e00      	cmp	r6, #0
 800839c:	d045      	beq.n	800842a <__sflush_r+0xae>
 800839e:	2300      	movs	r3, #0
 80083a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80083a4:	682f      	ldr	r7, [r5, #0]
 80083a6:	6a21      	ldr	r1, [r4, #32]
 80083a8:	602b      	str	r3, [r5, #0]
 80083aa:	d030      	beq.n	800840e <__sflush_r+0x92>
 80083ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80083ae:	89a3      	ldrh	r3, [r4, #12]
 80083b0:	0759      	lsls	r1, r3, #29
 80083b2:	d505      	bpl.n	80083c0 <__sflush_r+0x44>
 80083b4:	6863      	ldr	r3, [r4, #4]
 80083b6:	1ad2      	subs	r2, r2, r3
 80083b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80083ba:	b10b      	cbz	r3, 80083c0 <__sflush_r+0x44>
 80083bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80083be:	1ad2      	subs	r2, r2, r3
 80083c0:	2300      	movs	r3, #0
 80083c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80083c4:	6a21      	ldr	r1, [r4, #32]
 80083c6:	4628      	mov	r0, r5
 80083c8:	47b0      	blx	r6
 80083ca:	1c43      	adds	r3, r0, #1
 80083cc:	89a3      	ldrh	r3, [r4, #12]
 80083ce:	d106      	bne.n	80083de <__sflush_r+0x62>
 80083d0:	6829      	ldr	r1, [r5, #0]
 80083d2:	291d      	cmp	r1, #29
 80083d4:	d82b      	bhi.n	800842e <__sflush_r+0xb2>
 80083d6:	4a2a      	ldr	r2, [pc, #168]	@ (8008480 <__sflush_r+0x104>)
 80083d8:	410a      	asrs	r2, r1
 80083da:	07d6      	lsls	r6, r2, #31
 80083dc:	d427      	bmi.n	800842e <__sflush_r+0xb2>
 80083de:	2200      	movs	r2, #0
 80083e0:	6062      	str	r2, [r4, #4]
 80083e2:	04d9      	lsls	r1, r3, #19
 80083e4:	6922      	ldr	r2, [r4, #16]
 80083e6:	6022      	str	r2, [r4, #0]
 80083e8:	d504      	bpl.n	80083f4 <__sflush_r+0x78>
 80083ea:	1c42      	adds	r2, r0, #1
 80083ec:	d101      	bne.n	80083f2 <__sflush_r+0x76>
 80083ee:	682b      	ldr	r3, [r5, #0]
 80083f0:	b903      	cbnz	r3, 80083f4 <__sflush_r+0x78>
 80083f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80083f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083f6:	602f      	str	r7, [r5, #0]
 80083f8:	b1b9      	cbz	r1, 800842a <__sflush_r+0xae>
 80083fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083fe:	4299      	cmp	r1, r3
 8008400:	d002      	beq.n	8008408 <__sflush_r+0x8c>
 8008402:	4628      	mov	r0, r5
 8008404:	f7ff fb38 	bl	8007a78 <_free_r>
 8008408:	2300      	movs	r3, #0
 800840a:	6363      	str	r3, [r4, #52]	@ 0x34
 800840c:	e00d      	b.n	800842a <__sflush_r+0xae>
 800840e:	2301      	movs	r3, #1
 8008410:	4628      	mov	r0, r5
 8008412:	47b0      	blx	r6
 8008414:	4602      	mov	r2, r0
 8008416:	1c50      	adds	r0, r2, #1
 8008418:	d1c9      	bne.n	80083ae <__sflush_r+0x32>
 800841a:	682b      	ldr	r3, [r5, #0]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d0c6      	beq.n	80083ae <__sflush_r+0x32>
 8008420:	2b1d      	cmp	r3, #29
 8008422:	d001      	beq.n	8008428 <__sflush_r+0xac>
 8008424:	2b16      	cmp	r3, #22
 8008426:	d11e      	bne.n	8008466 <__sflush_r+0xea>
 8008428:	602f      	str	r7, [r5, #0]
 800842a:	2000      	movs	r0, #0
 800842c:	e022      	b.n	8008474 <__sflush_r+0xf8>
 800842e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008432:	b21b      	sxth	r3, r3
 8008434:	e01b      	b.n	800846e <__sflush_r+0xf2>
 8008436:	690f      	ldr	r7, [r1, #16]
 8008438:	2f00      	cmp	r7, #0
 800843a:	d0f6      	beq.n	800842a <__sflush_r+0xae>
 800843c:	0793      	lsls	r3, r2, #30
 800843e:	680e      	ldr	r6, [r1, #0]
 8008440:	bf08      	it	eq
 8008442:	694b      	ldreq	r3, [r1, #20]
 8008444:	600f      	str	r7, [r1, #0]
 8008446:	bf18      	it	ne
 8008448:	2300      	movne	r3, #0
 800844a:	eba6 0807 	sub.w	r8, r6, r7
 800844e:	608b      	str	r3, [r1, #8]
 8008450:	f1b8 0f00 	cmp.w	r8, #0
 8008454:	dde9      	ble.n	800842a <__sflush_r+0xae>
 8008456:	6a21      	ldr	r1, [r4, #32]
 8008458:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800845a:	4643      	mov	r3, r8
 800845c:	463a      	mov	r2, r7
 800845e:	4628      	mov	r0, r5
 8008460:	47b0      	blx	r6
 8008462:	2800      	cmp	r0, #0
 8008464:	dc08      	bgt.n	8008478 <__sflush_r+0xfc>
 8008466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800846a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800846e:	81a3      	strh	r3, [r4, #12]
 8008470:	f04f 30ff 	mov.w	r0, #4294967295
 8008474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008478:	4407      	add	r7, r0
 800847a:	eba8 0800 	sub.w	r8, r8, r0
 800847e:	e7e7      	b.n	8008450 <__sflush_r+0xd4>
 8008480:	dfbffffe 	.word	0xdfbffffe

08008484 <_fflush_r>:
 8008484:	b538      	push	{r3, r4, r5, lr}
 8008486:	690b      	ldr	r3, [r1, #16]
 8008488:	4605      	mov	r5, r0
 800848a:	460c      	mov	r4, r1
 800848c:	b913      	cbnz	r3, 8008494 <_fflush_r+0x10>
 800848e:	2500      	movs	r5, #0
 8008490:	4628      	mov	r0, r5
 8008492:	bd38      	pop	{r3, r4, r5, pc}
 8008494:	b118      	cbz	r0, 800849e <_fflush_r+0x1a>
 8008496:	6a03      	ldr	r3, [r0, #32]
 8008498:	b90b      	cbnz	r3, 800849e <_fflush_r+0x1a>
 800849a:	f7fe fba7 	bl	8006bec <__sinit>
 800849e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d0f3      	beq.n	800848e <_fflush_r+0xa>
 80084a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80084a8:	07d0      	lsls	r0, r2, #31
 80084aa:	d404      	bmi.n	80084b6 <_fflush_r+0x32>
 80084ac:	0599      	lsls	r1, r3, #22
 80084ae:	d402      	bmi.n	80084b6 <_fflush_r+0x32>
 80084b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084b2:	f7fe fc92 	bl	8006dda <__retarget_lock_acquire_recursive>
 80084b6:	4628      	mov	r0, r5
 80084b8:	4621      	mov	r1, r4
 80084ba:	f7ff ff5f 	bl	800837c <__sflush_r>
 80084be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80084c0:	07da      	lsls	r2, r3, #31
 80084c2:	4605      	mov	r5, r0
 80084c4:	d4e4      	bmi.n	8008490 <_fflush_r+0xc>
 80084c6:	89a3      	ldrh	r3, [r4, #12]
 80084c8:	059b      	lsls	r3, r3, #22
 80084ca:	d4e1      	bmi.n	8008490 <_fflush_r+0xc>
 80084cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084ce:	f7fe fc85 	bl	8006ddc <__retarget_lock_release_recursive>
 80084d2:	e7dd      	b.n	8008490 <_fflush_r+0xc>

080084d4 <_sbrk_r>:
 80084d4:	b538      	push	{r3, r4, r5, lr}
 80084d6:	4d06      	ldr	r5, [pc, #24]	@ (80084f0 <_sbrk_r+0x1c>)
 80084d8:	2300      	movs	r3, #0
 80084da:	4604      	mov	r4, r0
 80084dc:	4608      	mov	r0, r1
 80084de:	602b      	str	r3, [r5, #0]
 80084e0:	f7f9 f960 	bl	80017a4 <_sbrk>
 80084e4:	1c43      	adds	r3, r0, #1
 80084e6:	d102      	bne.n	80084ee <_sbrk_r+0x1a>
 80084e8:	682b      	ldr	r3, [r5, #0]
 80084ea:	b103      	cbz	r3, 80084ee <_sbrk_r+0x1a>
 80084ec:	6023      	str	r3, [r4, #0]
 80084ee:	bd38      	pop	{r3, r4, r5, pc}
 80084f0:	200004a8 	.word	0x200004a8

080084f4 <memcpy>:
 80084f4:	440a      	add	r2, r1
 80084f6:	4291      	cmp	r1, r2
 80084f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80084fc:	d100      	bne.n	8008500 <memcpy+0xc>
 80084fe:	4770      	bx	lr
 8008500:	b510      	push	{r4, lr}
 8008502:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008506:	f803 4f01 	strb.w	r4, [r3, #1]!
 800850a:	4291      	cmp	r1, r2
 800850c:	d1f9      	bne.n	8008502 <memcpy+0xe>
 800850e:	bd10      	pop	{r4, pc}

08008510 <__assert_func>:
 8008510:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008512:	4614      	mov	r4, r2
 8008514:	461a      	mov	r2, r3
 8008516:	4b09      	ldr	r3, [pc, #36]	@ (800853c <__assert_func+0x2c>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4605      	mov	r5, r0
 800851c:	68d8      	ldr	r0, [r3, #12]
 800851e:	b954      	cbnz	r4, 8008536 <__assert_func+0x26>
 8008520:	4b07      	ldr	r3, [pc, #28]	@ (8008540 <__assert_func+0x30>)
 8008522:	461c      	mov	r4, r3
 8008524:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008528:	9100      	str	r1, [sp, #0]
 800852a:	462b      	mov	r3, r5
 800852c:	4905      	ldr	r1, [pc, #20]	@ (8008544 <__assert_func+0x34>)
 800852e:	f000 f841 	bl	80085b4 <fiprintf>
 8008532:	f000 f851 	bl	80085d8 <abort>
 8008536:	4b04      	ldr	r3, [pc, #16]	@ (8008548 <__assert_func+0x38>)
 8008538:	e7f4      	b.n	8008524 <__assert_func+0x14>
 800853a:	bf00      	nop
 800853c:	20000018 	.word	0x20000018
 8008540:	08008ddd 	.word	0x08008ddd
 8008544:	08008daf 	.word	0x08008daf
 8008548:	08008da2 	.word	0x08008da2

0800854c <_calloc_r>:
 800854c:	b570      	push	{r4, r5, r6, lr}
 800854e:	fba1 5402 	umull	r5, r4, r1, r2
 8008552:	b93c      	cbnz	r4, 8008564 <_calloc_r+0x18>
 8008554:	4629      	mov	r1, r5
 8008556:	f7ff fb03 	bl	8007b60 <_malloc_r>
 800855a:	4606      	mov	r6, r0
 800855c:	b928      	cbnz	r0, 800856a <_calloc_r+0x1e>
 800855e:	2600      	movs	r6, #0
 8008560:	4630      	mov	r0, r6
 8008562:	bd70      	pop	{r4, r5, r6, pc}
 8008564:	220c      	movs	r2, #12
 8008566:	6002      	str	r2, [r0, #0]
 8008568:	e7f9      	b.n	800855e <_calloc_r+0x12>
 800856a:	462a      	mov	r2, r5
 800856c:	4621      	mov	r1, r4
 800856e:	f7fe fbb6 	bl	8006cde <memset>
 8008572:	e7f5      	b.n	8008560 <_calloc_r+0x14>

08008574 <__ascii_mbtowc>:
 8008574:	b082      	sub	sp, #8
 8008576:	b901      	cbnz	r1, 800857a <__ascii_mbtowc+0x6>
 8008578:	a901      	add	r1, sp, #4
 800857a:	b142      	cbz	r2, 800858e <__ascii_mbtowc+0x1a>
 800857c:	b14b      	cbz	r3, 8008592 <__ascii_mbtowc+0x1e>
 800857e:	7813      	ldrb	r3, [r2, #0]
 8008580:	600b      	str	r3, [r1, #0]
 8008582:	7812      	ldrb	r2, [r2, #0]
 8008584:	1e10      	subs	r0, r2, #0
 8008586:	bf18      	it	ne
 8008588:	2001      	movne	r0, #1
 800858a:	b002      	add	sp, #8
 800858c:	4770      	bx	lr
 800858e:	4610      	mov	r0, r2
 8008590:	e7fb      	b.n	800858a <__ascii_mbtowc+0x16>
 8008592:	f06f 0001 	mvn.w	r0, #1
 8008596:	e7f8      	b.n	800858a <__ascii_mbtowc+0x16>

08008598 <__ascii_wctomb>:
 8008598:	4603      	mov	r3, r0
 800859a:	4608      	mov	r0, r1
 800859c:	b141      	cbz	r1, 80085b0 <__ascii_wctomb+0x18>
 800859e:	2aff      	cmp	r2, #255	@ 0xff
 80085a0:	d904      	bls.n	80085ac <__ascii_wctomb+0x14>
 80085a2:	228a      	movs	r2, #138	@ 0x8a
 80085a4:	601a      	str	r2, [r3, #0]
 80085a6:	f04f 30ff 	mov.w	r0, #4294967295
 80085aa:	4770      	bx	lr
 80085ac:	700a      	strb	r2, [r1, #0]
 80085ae:	2001      	movs	r0, #1
 80085b0:	4770      	bx	lr
	...

080085b4 <fiprintf>:
 80085b4:	b40e      	push	{r1, r2, r3}
 80085b6:	b503      	push	{r0, r1, lr}
 80085b8:	4601      	mov	r1, r0
 80085ba:	ab03      	add	r3, sp, #12
 80085bc:	4805      	ldr	r0, [pc, #20]	@ (80085d4 <fiprintf+0x20>)
 80085be:	f853 2b04 	ldr.w	r2, [r3], #4
 80085c2:	6800      	ldr	r0, [r0, #0]
 80085c4:	9301      	str	r3, [sp, #4]
 80085c6:	f000 f837 	bl	8008638 <_vfiprintf_r>
 80085ca:	b002      	add	sp, #8
 80085cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80085d0:	b003      	add	sp, #12
 80085d2:	4770      	bx	lr
 80085d4:	20000018 	.word	0x20000018

080085d8 <abort>:
 80085d8:	b508      	push	{r3, lr}
 80085da:	2006      	movs	r0, #6
 80085dc:	f000 fa00 	bl	80089e0 <raise>
 80085e0:	2001      	movs	r0, #1
 80085e2:	f7f9 f867 	bl	80016b4 <_exit>

080085e6 <__sfputc_r>:
 80085e6:	6893      	ldr	r3, [r2, #8]
 80085e8:	3b01      	subs	r3, #1
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	b410      	push	{r4}
 80085ee:	6093      	str	r3, [r2, #8]
 80085f0:	da08      	bge.n	8008604 <__sfputc_r+0x1e>
 80085f2:	6994      	ldr	r4, [r2, #24]
 80085f4:	42a3      	cmp	r3, r4
 80085f6:	db01      	blt.n	80085fc <__sfputc_r+0x16>
 80085f8:	290a      	cmp	r1, #10
 80085fa:	d103      	bne.n	8008604 <__sfputc_r+0x1e>
 80085fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008600:	f000 b932 	b.w	8008868 <__swbuf_r>
 8008604:	6813      	ldr	r3, [r2, #0]
 8008606:	1c58      	adds	r0, r3, #1
 8008608:	6010      	str	r0, [r2, #0]
 800860a:	7019      	strb	r1, [r3, #0]
 800860c:	4608      	mov	r0, r1
 800860e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008612:	4770      	bx	lr

08008614 <__sfputs_r>:
 8008614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008616:	4606      	mov	r6, r0
 8008618:	460f      	mov	r7, r1
 800861a:	4614      	mov	r4, r2
 800861c:	18d5      	adds	r5, r2, r3
 800861e:	42ac      	cmp	r4, r5
 8008620:	d101      	bne.n	8008626 <__sfputs_r+0x12>
 8008622:	2000      	movs	r0, #0
 8008624:	e007      	b.n	8008636 <__sfputs_r+0x22>
 8008626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800862a:	463a      	mov	r2, r7
 800862c:	4630      	mov	r0, r6
 800862e:	f7ff ffda 	bl	80085e6 <__sfputc_r>
 8008632:	1c43      	adds	r3, r0, #1
 8008634:	d1f3      	bne.n	800861e <__sfputs_r+0xa>
 8008636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008638 <_vfiprintf_r>:
 8008638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800863c:	460d      	mov	r5, r1
 800863e:	b09d      	sub	sp, #116	@ 0x74
 8008640:	4614      	mov	r4, r2
 8008642:	4698      	mov	r8, r3
 8008644:	4606      	mov	r6, r0
 8008646:	b118      	cbz	r0, 8008650 <_vfiprintf_r+0x18>
 8008648:	6a03      	ldr	r3, [r0, #32]
 800864a:	b90b      	cbnz	r3, 8008650 <_vfiprintf_r+0x18>
 800864c:	f7fe face 	bl	8006bec <__sinit>
 8008650:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008652:	07d9      	lsls	r1, r3, #31
 8008654:	d405      	bmi.n	8008662 <_vfiprintf_r+0x2a>
 8008656:	89ab      	ldrh	r3, [r5, #12]
 8008658:	059a      	lsls	r2, r3, #22
 800865a:	d402      	bmi.n	8008662 <_vfiprintf_r+0x2a>
 800865c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800865e:	f7fe fbbc 	bl	8006dda <__retarget_lock_acquire_recursive>
 8008662:	89ab      	ldrh	r3, [r5, #12]
 8008664:	071b      	lsls	r3, r3, #28
 8008666:	d501      	bpl.n	800866c <_vfiprintf_r+0x34>
 8008668:	692b      	ldr	r3, [r5, #16]
 800866a:	b99b      	cbnz	r3, 8008694 <_vfiprintf_r+0x5c>
 800866c:	4629      	mov	r1, r5
 800866e:	4630      	mov	r0, r6
 8008670:	f000 f938 	bl	80088e4 <__swsetup_r>
 8008674:	b170      	cbz	r0, 8008694 <_vfiprintf_r+0x5c>
 8008676:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008678:	07dc      	lsls	r4, r3, #31
 800867a:	d504      	bpl.n	8008686 <_vfiprintf_r+0x4e>
 800867c:	f04f 30ff 	mov.w	r0, #4294967295
 8008680:	b01d      	add	sp, #116	@ 0x74
 8008682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008686:	89ab      	ldrh	r3, [r5, #12]
 8008688:	0598      	lsls	r0, r3, #22
 800868a:	d4f7      	bmi.n	800867c <_vfiprintf_r+0x44>
 800868c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800868e:	f7fe fba5 	bl	8006ddc <__retarget_lock_release_recursive>
 8008692:	e7f3      	b.n	800867c <_vfiprintf_r+0x44>
 8008694:	2300      	movs	r3, #0
 8008696:	9309      	str	r3, [sp, #36]	@ 0x24
 8008698:	2320      	movs	r3, #32
 800869a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800869e:	f8cd 800c 	str.w	r8, [sp, #12]
 80086a2:	2330      	movs	r3, #48	@ 0x30
 80086a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008854 <_vfiprintf_r+0x21c>
 80086a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80086ac:	f04f 0901 	mov.w	r9, #1
 80086b0:	4623      	mov	r3, r4
 80086b2:	469a      	mov	sl, r3
 80086b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086b8:	b10a      	cbz	r2, 80086be <_vfiprintf_r+0x86>
 80086ba:	2a25      	cmp	r2, #37	@ 0x25
 80086bc:	d1f9      	bne.n	80086b2 <_vfiprintf_r+0x7a>
 80086be:	ebba 0b04 	subs.w	fp, sl, r4
 80086c2:	d00b      	beq.n	80086dc <_vfiprintf_r+0xa4>
 80086c4:	465b      	mov	r3, fp
 80086c6:	4622      	mov	r2, r4
 80086c8:	4629      	mov	r1, r5
 80086ca:	4630      	mov	r0, r6
 80086cc:	f7ff ffa2 	bl	8008614 <__sfputs_r>
 80086d0:	3001      	adds	r0, #1
 80086d2:	f000 80a7 	beq.w	8008824 <_vfiprintf_r+0x1ec>
 80086d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086d8:	445a      	add	r2, fp
 80086da:	9209      	str	r2, [sp, #36]	@ 0x24
 80086dc:	f89a 3000 	ldrb.w	r3, [sl]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	f000 809f 	beq.w	8008824 <_vfiprintf_r+0x1ec>
 80086e6:	2300      	movs	r3, #0
 80086e8:	f04f 32ff 	mov.w	r2, #4294967295
 80086ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086f0:	f10a 0a01 	add.w	sl, sl, #1
 80086f4:	9304      	str	r3, [sp, #16]
 80086f6:	9307      	str	r3, [sp, #28]
 80086f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80086fe:	4654      	mov	r4, sl
 8008700:	2205      	movs	r2, #5
 8008702:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008706:	4853      	ldr	r0, [pc, #332]	@ (8008854 <_vfiprintf_r+0x21c>)
 8008708:	f7f7 fd62 	bl	80001d0 <memchr>
 800870c:	9a04      	ldr	r2, [sp, #16]
 800870e:	b9d8      	cbnz	r0, 8008748 <_vfiprintf_r+0x110>
 8008710:	06d1      	lsls	r1, r2, #27
 8008712:	bf44      	itt	mi
 8008714:	2320      	movmi	r3, #32
 8008716:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800871a:	0713      	lsls	r3, r2, #28
 800871c:	bf44      	itt	mi
 800871e:	232b      	movmi	r3, #43	@ 0x2b
 8008720:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008724:	f89a 3000 	ldrb.w	r3, [sl]
 8008728:	2b2a      	cmp	r3, #42	@ 0x2a
 800872a:	d015      	beq.n	8008758 <_vfiprintf_r+0x120>
 800872c:	9a07      	ldr	r2, [sp, #28]
 800872e:	4654      	mov	r4, sl
 8008730:	2000      	movs	r0, #0
 8008732:	f04f 0c0a 	mov.w	ip, #10
 8008736:	4621      	mov	r1, r4
 8008738:	f811 3b01 	ldrb.w	r3, [r1], #1
 800873c:	3b30      	subs	r3, #48	@ 0x30
 800873e:	2b09      	cmp	r3, #9
 8008740:	d94b      	bls.n	80087da <_vfiprintf_r+0x1a2>
 8008742:	b1b0      	cbz	r0, 8008772 <_vfiprintf_r+0x13a>
 8008744:	9207      	str	r2, [sp, #28]
 8008746:	e014      	b.n	8008772 <_vfiprintf_r+0x13a>
 8008748:	eba0 0308 	sub.w	r3, r0, r8
 800874c:	fa09 f303 	lsl.w	r3, r9, r3
 8008750:	4313      	orrs	r3, r2
 8008752:	9304      	str	r3, [sp, #16]
 8008754:	46a2      	mov	sl, r4
 8008756:	e7d2      	b.n	80086fe <_vfiprintf_r+0xc6>
 8008758:	9b03      	ldr	r3, [sp, #12]
 800875a:	1d19      	adds	r1, r3, #4
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	9103      	str	r1, [sp, #12]
 8008760:	2b00      	cmp	r3, #0
 8008762:	bfbb      	ittet	lt
 8008764:	425b      	neglt	r3, r3
 8008766:	f042 0202 	orrlt.w	r2, r2, #2
 800876a:	9307      	strge	r3, [sp, #28]
 800876c:	9307      	strlt	r3, [sp, #28]
 800876e:	bfb8      	it	lt
 8008770:	9204      	strlt	r2, [sp, #16]
 8008772:	7823      	ldrb	r3, [r4, #0]
 8008774:	2b2e      	cmp	r3, #46	@ 0x2e
 8008776:	d10a      	bne.n	800878e <_vfiprintf_r+0x156>
 8008778:	7863      	ldrb	r3, [r4, #1]
 800877a:	2b2a      	cmp	r3, #42	@ 0x2a
 800877c:	d132      	bne.n	80087e4 <_vfiprintf_r+0x1ac>
 800877e:	9b03      	ldr	r3, [sp, #12]
 8008780:	1d1a      	adds	r2, r3, #4
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	9203      	str	r2, [sp, #12]
 8008786:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800878a:	3402      	adds	r4, #2
 800878c:	9305      	str	r3, [sp, #20]
 800878e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008864 <_vfiprintf_r+0x22c>
 8008792:	7821      	ldrb	r1, [r4, #0]
 8008794:	2203      	movs	r2, #3
 8008796:	4650      	mov	r0, sl
 8008798:	f7f7 fd1a 	bl	80001d0 <memchr>
 800879c:	b138      	cbz	r0, 80087ae <_vfiprintf_r+0x176>
 800879e:	9b04      	ldr	r3, [sp, #16]
 80087a0:	eba0 000a 	sub.w	r0, r0, sl
 80087a4:	2240      	movs	r2, #64	@ 0x40
 80087a6:	4082      	lsls	r2, r0
 80087a8:	4313      	orrs	r3, r2
 80087aa:	3401      	adds	r4, #1
 80087ac:	9304      	str	r3, [sp, #16]
 80087ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087b2:	4829      	ldr	r0, [pc, #164]	@ (8008858 <_vfiprintf_r+0x220>)
 80087b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80087b8:	2206      	movs	r2, #6
 80087ba:	f7f7 fd09 	bl	80001d0 <memchr>
 80087be:	2800      	cmp	r0, #0
 80087c0:	d03f      	beq.n	8008842 <_vfiprintf_r+0x20a>
 80087c2:	4b26      	ldr	r3, [pc, #152]	@ (800885c <_vfiprintf_r+0x224>)
 80087c4:	bb1b      	cbnz	r3, 800880e <_vfiprintf_r+0x1d6>
 80087c6:	9b03      	ldr	r3, [sp, #12]
 80087c8:	3307      	adds	r3, #7
 80087ca:	f023 0307 	bic.w	r3, r3, #7
 80087ce:	3308      	adds	r3, #8
 80087d0:	9303      	str	r3, [sp, #12]
 80087d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087d4:	443b      	add	r3, r7
 80087d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80087d8:	e76a      	b.n	80086b0 <_vfiprintf_r+0x78>
 80087da:	fb0c 3202 	mla	r2, ip, r2, r3
 80087de:	460c      	mov	r4, r1
 80087e0:	2001      	movs	r0, #1
 80087e2:	e7a8      	b.n	8008736 <_vfiprintf_r+0xfe>
 80087e4:	2300      	movs	r3, #0
 80087e6:	3401      	adds	r4, #1
 80087e8:	9305      	str	r3, [sp, #20]
 80087ea:	4619      	mov	r1, r3
 80087ec:	f04f 0c0a 	mov.w	ip, #10
 80087f0:	4620      	mov	r0, r4
 80087f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087f6:	3a30      	subs	r2, #48	@ 0x30
 80087f8:	2a09      	cmp	r2, #9
 80087fa:	d903      	bls.n	8008804 <_vfiprintf_r+0x1cc>
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d0c6      	beq.n	800878e <_vfiprintf_r+0x156>
 8008800:	9105      	str	r1, [sp, #20]
 8008802:	e7c4      	b.n	800878e <_vfiprintf_r+0x156>
 8008804:	fb0c 2101 	mla	r1, ip, r1, r2
 8008808:	4604      	mov	r4, r0
 800880a:	2301      	movs	r3, #1
 800880c:	e7f0      	b.n	80087f0 <_vfiprintf_r+0x1b8>
 800880e:	ab03      	add	r3, sp, #12
 8008810:	9300      	str	r3, [sp, #0]
 8008812:	462a      	mov	r2, r5
 8008814:	4b12      	ldr	r3, [pc, #72]	@ (8008860 <_vfiprintf_r+0x228>)
 8008816:	a904      	add	r1, sp, #16
 8008818:	4630      	mov	r0, r6
 800881a:	f7fd fda3 	bl	8006364 <_printf_float>
 800881e:	4607      	mov	r7, r0
 8008820:	1c78      	adds	r0, r7, #1
 8008822:	d1d6      	bne.n	80087d2 <_vfiprintf_r+0x19a>
 8008824:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008826:	07d9      	lsls	r1, r3, #31
 8008828:	d405      	bmi.n	8008836 <_vfiprintf_r+0x1fe>
 800882a:	89ab      	ldrh	r3, [r5, #12]
 800882c:	059a      	lsls	r2, r3, #22
 800882e:	d402      	bmi.n	8008836 <_vfiprintf_r+0x1fe>
 8008830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008832:	f7fe fad3 	bl	8006ddc <__retarget_lock_release_recursive>
 8008836:	89ab      	ldrh	r3, [r5, #12]
 8008838:	065b      	lsls	r3, r3, #25
 800883a:	f53f af1f 	bmi.w	800867c <_vfiprintf_r+0x44>
 800883e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008840:	e71e      	b.n	8008680 <_vfiprintf_r+0x48>
 8008842:	ab03      	add	r3, sp, #12
 8008844:	9300      	str	r3, [sp, #0]
 8008846:	462a      	mov	r2, r5
 8008848:	4b05      	ldr	r3, [pc, #20]	@ (8008860 <_vfiprintf_r+0x228>)
 800884a:	a904      	add	r1, sp, #16
 800884c:	4630      	mov	r0, r6
 800884e:	f7fe f821 	bl	8006894 <_printf_i>
 8008852:	e7e4      	b.n	800881e <_vfiprintf_r+0x1e6>
 8008854:	08008edf 	.word	0x08008edf
 8008858:	08008ee9 	.word	0x08008ee9
 800885c:	08006365 	.word	0x08006365
 8008860:	08008615 	.word	0x08008615
 8008864:	08008ee5 	.word	0x08008ee5

08008868 <__swbuf_r>:
 8008868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886a:	460e      	mov	r6, r1
 800886c:	4614      	mov	r4, r2
 800886e:	4605      	mov	r5, r0
 8008870:	b118      	cbz	r0, 800887a <__swbuf_r+0x12>
 8008872:	6a03      	ldr	r3, [r0, #32]
 8008874:	b90b      	cbnz	r3, 800887a <__swbuf_r+0x12>
 8008876:	f7fe f9b9 	bl	8006bec <__sinit>
 800887a:	69a3      	ldr	r3, [r4, #24]
 800887c:	60a3      	str	r3, [r4, #8]
 800887e:	89a3      	ldrh	r3, [r4, #12]
 8008880:	071a      	lsls	r2, r3, #28
 8008882:	d501      	bpl.n	8008888 <__swbuf_r+0x20>
 8008884:	6923      	ldr	r3, [r4, #16]
 8008886:	b943      	cbnz	r3, 800889a <__swbuf_r+0x32>
 8008888:	4621      	mov	r1, r4
 800888a:	4628      	mov	r0, r5
 800888c:	f000 f82a 	bl	80088e4 <__swsetup_r>
 8008890:	b118      	cbz	r0, 800889a <__swbuf_r+0x32>
 8008892:	f04f 37ff 	mov.w	r7, #4294967295
 8008896:	4638      	mov	r0, r7
 8008898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800889a:	6823      	ldr	r3, [r4, #0]
 800889c:	6922      	ldr	r2, [r4, #16]
 800889e:	1a98      	subs	r0, r3, r2
 80088a0:	6963      	ldr	r3, [r4, #20]
 80088a2:	b2f6      	uxtb	r6, r6
 80088a4:	4283      	cmp	r3, r0
 80088a6:	4637      	mov	r7, r6
 80088a8:	dc05      	bgt.n	80088b6 <__swbuf_r+0x4e>
 80088aa:	4621      	mov	r1, r4
 80088ac:	4628      	mov	r0, r5
 80088ae:	f7ff fde9 	bl	8008484 <_fflush_r>
 80088b2:	2800      	cmp	r0, #0
 80088b4:	d1ed      	bne.n	8008892 <__swbuf_r+0x2a>
 80088b6:	68a3      	ldr	r3, [r4, #8]
 80088b8:	3b01      	subs	r3, #1
 80088ba:	60a3      	str	r3, [r4, #8]
 80088bc:	6823      	ldr	r3, [r4, #0]
 80088be:	1c5a      	adds	r2, r3, #1
 80088c0:	6022      	str	r2, [r4, #0]
 80088c2:	701e      	strb	r6, [r3, #0]
 80088c4:	6962      	ldr	r2, [r4, #20]
 80088c6:	1c43      	adds	r3, r0, #1
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d004      	beq.n	80088d6 <__swbuf_r+0x6e>
 80088cc:	89a3      	ldrh	r3, [r4, #12]
 80088ce:	07db      	lsls	r3, r3, #31
 80088d0:	d5e1      	bpl.n	8008896 <__swbuf_r+0x2e>
 80088d2:	2e0a      	cmp	r6, #10
 80088d4:	d1df      	bne.n	8008896 <__swbuf_r+0x2e>
 80088d6:	4621      	mov	r1, r4
 80088d8:	4628      	mov	r0, r5
 80088da:	f7ff fdd3 	bl	8008484 <_fflush_r>
 80088de:	2800      	cmp	r0, #0
 80088e0:	d0d9      	beq.n	8008896 <__swbuf_r+0x2e>
 80088e2:	e7d6      	b.n	8008892 <__swbuf_r+0x2a>

080088e4 <__swsetup_r>:
 80088e4:	b538      	push	{r3, r4, r5, lr}
 80088e6:	4b29      	ldr	r3, [pc, #164]	@ (800898c <__swsetup_r+0xa8>)
 80088e8:	4605      	mov	r5, r0
 80088ea:	6818      	ldr	r0, [r3, #0]
 80088ec:	460c      	mov	r4, r1
 80088ee:	b118      	cbz	r0, 80088f8 <__swsetup_r+0x14>
 80088f0:	6a03      	ldr	r3, [r0, #32]
 80088f2:	b90b      	cbnz	r3, 80088f8 <__swsetup_r+0x14>
 80088f4:	f7fe f97a 	bl	8006bec <__sinit>
 80088f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088fc:	0719      	lsls	r1, r3, #28
 80088fe:	d422      	bmi.n	8008946 <__swsetup_r+0x62>
 8008900:	06da      	lsls	r2, r3, #27
 8008902:	d407      	bmi.n	8008914 <__swsetup_r+0x30>
 8008904:	2209      	movs	r2, #9
 8008906:	602a      	str	r2, [r5, #0]
 8008908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800890c:	81a3      	strh	r3, [r4, #12]
 800890e:	f04f 30ff 	mov.w	r0, #4294967295
 8008912:	e033      	b.n	800897c <__swsetup_r+0x98>
 8008914:	0758      	lsls	r0, r3, #29
 8008916:	d512      	bpl.n	800893e <__swsetup_r+0x5a>
 8008918:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800891a:	b141      	cbz	r1, 800892e <__swsetup_r+0x4a>
 800891c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008920:	4299      	cmp	r1, r3
 8008922:	d002      	beq.n	800892a <__swsetup_r+0x46>
 8008924:	4628      	mov	r0, r5
 8008926:	f7ff f8a7 	bl	8007a78 <_free_r>
 800892a:	2300      	movs	r3, #0
 800892c:	6363      	str	r3, [r4, #52]	@ 0x34
 800892e:	89a3      	ldrh	r3, [r4, #12]
 8008930:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008934:	81a3      	strh	r3, [r4, #12]
 8008936:	2300      	movs	r3, #0
 8008938:	6063      	str	r3, [r4, #4]
 800893a:	6923      	ldr	r3, [r4, #16]
 800893c:	6023      	str	r3, [r4, #0]
 800893e:	89a3      	ldrh	r3, [r4, #12]
 8008940:	f043 0308 	orr.w	r3, r3, #8
 8008944:	81a3      	strh	r3, [r4, #12]
 8008946:	6923      	ldr	r3, [r4, #16]
 8008948:	b94b      	cbnz	r3, 800895e <__swsetup_r+0x7a>
 800894a:	89a3      	ldrh	r3, [r4, #12]
 800894c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008954:	d003      	beq.n	800895e <__swsetup_r+0x7a>
 8008956:	4621      	mov	r1, r4
 8008958:	4628      	mov	r0, r5
 800895a:	f000 f883 	bl	8008a64 <__smakebuf_r>
 800895e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008962:	f013 0201 	ands.w	r2, r3, #1
 8008966:	d00a      	beq.n	800897e <__swsetup_r+0x9a>
 8008968:	2200      	movs	r2, #0
 800896a:	60a2      	str	r2, [r4, #8]
 800896c:	6962      	ldr	r2, [r4, #20]
 800896e:	4252      	negs	r2, r2
 8008970:	61a2      	str	r2, [r4, #24]
 8008972:	6922      	ldr	r2, [r4, #16]
 8008974:	b942      	cbnz	r2, 8008988 <__swsetup_r+0xa4>
 8008976:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800897a:	d1c5      	bne.n	8008908 <__swsetup_r+0x24>
 800897c:	bd38      	pop	{r3, r4, r5, pc}
 800897e:	0799      	lsls	r1, r3, #30
 8008980:	bf58      	it	pl
 8008982:	6962      	ldrpl	r2, [r4, #20]
 8008984:	60a2      	str	r2, [r4, #8]
 8008986:	e7f4      	b.n	8008972 <__swsetup_r+0x8e>
 8008988:	2000      	movs	r0, #0
 800898a:	e7f7      	b.n	800897c <__swsetup_r+0x98>
 800898c:	20000018 	.word	0x20000018

08008990 <_raise_r>:
 8008990:	291f      	cmp	r1, #31
 8008992:	b538      	push	{r3, r4, r5, lr}
 8008994:	4605      	mov	r5, r0
 8008996:	460c      	mov	r4, r1
 8008998:	d904      	bls.n	80089a4 <_raise_r+0x14>
 800899a:	2316      	movs	r3, #22
 800899c:	6003      	str	r3, [r0, #0]
 800899e:	f04f 30ff 	mov.w	r0, #4294967295
 80089a2:	bd38      	pop	{r3, r4, r5, pc}
 80089a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80089a6:	b112      	cbz	r2, 80089ae <_raise_r+0x1e>
 80089a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80089ac:	b94b      	cbnz	r3, 80089c2 <_raise_r+0x32>
 80089ae:	4628      	mov	r0, r5
 80089b0:	f000 f830 	bl	8008a14 <_getpid_r>
 80089b4:	4622      	mov	r2, r4
 80089b6:	4601      	mov	r1, r0
 80089b8:	4628      	mov	r0, r5
 80089ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089be:	f000 b817 	b.w	80089f0 <_kill_r>
 80089c2:	2b01      	cmp	r3, #1
 80089c4:	d00a      	beq.n	80089dc <_raise_r+0x4c>
 80089c6:	1c59      	adds	r1, r3, #1
 80089c8:	d103      	bne.n	80089d2 <_raise_r+0x42>
 80089ca:	2316      	movs	r3, #22
 80089cc:	6003      	str	r3, [r0, #0]
 80089ce:	2001      	movs	r0, #1
 80089d0:	e7e7      	b.n	80089a2 <_raise_r+0x12>
 80089d2:	2100      	movs	r1, #0
 80089d4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80089d8:	4620      	mov	r0, r4
 80089da:	4798      	blx	r3
 80089dc:	2000      	movs	r0, #0
 80089de:	e7e0      	b.n	80089a2 <_raise_r+0x12>

080089e0 <raise>:
 80089e0:	4b02      	ldr	r3, [pc, #8]	@ (80089ec <raise+0xc>)
 80089e2:	4601      	mov	r1, r0
 80089e4:	6818      	ldr	r0, [r3, #0]
 80089e6:	f7ff bfd3 	b.w	8008990 <_raise_r>
 80089ea:	bf00      	nop
 80089ec:	20000018 	.word	0x20000018

080089f0 <_kill_r>:
 80089f0:	b538      	push	{r3, r4, r5, lr}
 80089f2:	4d07      	ldr	r5, [pc, #28]	@ (8008a10 <_kill_r+0x20>)
 80089f4:	2300      	movs	r3, #0
 80089f6:	4604      	mov	r4, r0
 80089f8:	4608      	mov	r0, r1
 80089fa:	4611      	mov	r1, r2
 80089fc:	602b      	str	r3, [r5, #0]
 80089fe:	f7f8 fe49 	bl	8001694 <_kill>
 8008a02:	1c43      	adds	r3, r0, #1
 8008a04:	d102      	bne.n	8008a0c <_kill_r+0x1c>
 8008a06:	682b      	ldr	r3, [r5, #0]
 8008a08:	b103      	cbz	r3, 8008a0c <_kill_r+0x1c>
 8008a0a:	6023      	str	r3, [r4, #0]
 8008a0c:	bd38      	pop	{r3, r4, r5, pc}
 8008a0e:	bf00      	nop
 8008a10:	200004a8 	.word	0x200004a8

08008a14 <_getpid_r>:
 8008a14:	f7f8 be36 	b.w	8001684 <_getpid>

08008a18 <__swhatbuf_r>:
 8008a18:	b570      	push	{r4, r5, r6, lr}
 8008a1a:	460c      	mov	r4, r1
 8008a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a20:	2900      	cmp	r1, #0
 8008a22:	b096      	sub	sp, #88	@ 0x58
 8008a24:	4615      	mov	r5, r2
 8008a26:	461e      	mov	r6, r3
 8008a28:	da0d      	bge.n	8008a46 <__swhatbuf_r+0x2e>
 8008a2a:	89a3      	ldrh	r3, [r4, #12]
 8008a2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a30:	f04f 0100 	mov.w	r1, #0
 8008a34:	bf14      	ite	ne
 8008a36:	2340      	movne	r3, #64	@ 0x40
 8008a38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a3c:	2000      	movs	r0, #0
 8008a3e:	6031      	str	r1, [r6, #0]
 8008a40:	602b      	str	r3, [r5, #0]
 8008a42:	b016      	add	sp, #88	@ 0x58
 8008a44:	bd70      	pop	{r4, r5, r6, pc}
 8008a46:	466a      	mov	r2, sp
 8008a48:	f000 f848 	bl	8008adc <_fstat_r>
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	dbec      	blt.n	8008a2a <__swhatbuf_r+0x12>
 8008a50:	9901      	ldr	r1, [sp, #4]
 8008a52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a5a:	4259      	negs	r1, r3
 8008a5c:	4159      	adcs	r1, r3
 8008a5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a62:	e7eb      	b.n	8008a3c <__swhatbuf_r+0x24>

08008a64 <__smakebuf_r>:
 8008a64:	898b      	ldrh	r3, [r1, #12]
 8008a66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a68:	079d      	lsls	r5, r3, #30
 8008a6a:	4606      	mov	r6, r0
 8008a6c:	460c      	mov	r4, r1
 8008a6e:	d507      	bpl.n	8008a80 <__smakebuf_r+0x1c>
 8008a70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a74:	6023      	str	r3, [r4, #0]
 8008a76:	6123      	str	r3, [r4, #16]
 8008a78:	2301      	movs	r3, #1
 8008a7a:	6163      	str	r3, [r4, #20]
 8008a7c:	b003      	add	sp, #12
 8008a7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a80:	ab01      	add	r3, sp, #4
 8008a82:	466a      	mov	r2, sp
 8008a84:	f7ff ffc8 	bl	8008a18 <__swhatbuf_r>
 8008a88:	9f00      	ldr	r7, [sp, #0]
 8008a8a:	4605      	mov	r5, r0
 8008a8c:	4639      	mov	r1, r7
 8008a8e:	4630      	mov	r0, r6
 8008a90:	f7ff f866 	bl	8007b60 <_malloc_r>
 8008a94:	b948      	cbnz	r0, 8008aaa <__smakebuf_r+0x46>
 8008a96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a9a:	059a      	lsls	r2, r3, #22
 8008a9c:	d4ee      	bmi.n	8008a7c <__smakebuf_r+0x18>
 8008a9e:	f023 0303 	bic.w	r3, r3, #3
 8008aa2:	f043 0302 	orr.w	r3, r3, #2
 8008aa6:	81a3      	strh	r3, [r4, #12]
 8008aa8:	e7e2      	b.n	8008a70 <__smakebuf_r+0xc>
 8008aaa:	89a3      	ldrh	r3, [r4, #12]
 8008aac:	6020      	str	r0, [r4, #0]
 8008aae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ab2:	81a3      	strh	r3, [r4, #12]
 8008ab4:	9b01      	ldr	r3, [sp, #4]
 8008ab6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008aba:	b15b      	cbz	r3, 8008ad4 <__smakebuf_r+0x70>
 8008abc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ac0:	4630      	mov	r0, r6
 8008ac2:	f000 f81d 	bl	8008b00 <_isatty_r>
 8008ac6:	b128      	cbz	r0, 8008ad4 <__smakebuf_r+0x70>
 8008ac8:	89a3      	ldrh	r3, [r4, #12]
 8008aca:	f023 0303 	bic.w	r3, r3, #3
 8008ace:	f043 0301 	orr.w	r3, r3, #1
 8008ad2:	81a3      	strh	r3, [r4, #12]
 8008ad4:	89a3      	ldrh	r3, [r4, #12]
 8008ad6:	431d      	orrs	r5, r3
 8008ad8:	81a5      	strh	r5, [r4, #12]
 8008ada:	e7cf      	b.n	8008a7c <__smakebuf_r+0x18>

08008adc <_fstat_r>:
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	4d07      	ldr	r5, [pc, #28]	@ (8008afc <_fstat_r+0x20>)
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	4604      	mov	r4, r0
 8008ae4:	4608      	mov	r0, r1
 8008ae6:	4611      	mov	r1, r2
 8008ae8:	602b      	str	r3, [r5, #0]
 8008aea:	f7f8 fe33 	bl	8001754 <_fstat>
 8008aee:	1c43      	adds	r3, r0, #1
 8008af0:	d102      	bne.n	8008af8 <_fstat_r+0x1c>
 8008af2:	682b      	ldr	r3, [r5, #0]
 8008af4:	b103      	cbz	r3, 8008af8 <_fstat_r+0x1c>
 8008af6:	6023      	str	r3, [r4, #0]
 8008af8:	bd38      	pop	{r3, r4, r5, pc}
 8008afa:	bf00      	nop
 8008afc:	200004a8 	.word	0x200004a8

08008b00 <_isatty_r>:
 8008b00:	b538      	push	{r3, r4, r5, lr}
 8008b02:	4d06      	ldr	r5, [pc, #24]	@ (8008b1c <_isatty_r+0x1c>)
 8008b04:	2300      	movs	r3, #0
 8008b06:	4604      	mov	r4, r0
 8008b08:	4608      	mov	r0, r1
 8008b0a:	602b      	str	r3, [r5, #0]
 8008b0c:	f7f8 fe32 	bl	8001774 <_isatty>
 8008b10:	1c43      	adds	r3, r0, #1
 8008b12:	d102      	bne.n	8008b1a <_isatty_r+0x1a>
 8008b14:	682b      	ldr	r3, [r5, #0]
 8008b16:	b103      	cbz	r3, 8008b1a <_isatty_r+0x1a>
 8008b18:	6023      	str	r3, [r4, #0]
 8008b1a:	bd38      	pop	{r3, r4, r5, pc}
 8008b1c:	200004a8 	.word	0x200004a8

08008b20 <_init>:
 8008b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b22:	bf00      	nop
 8008b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b26:	bc08      	pop	{r3}
 8008b28:	469e      	mov	lr, r3
 8008b2a:	4770      	bx	lr

08008b2c <_fini>:
 8008b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b2e:	bf00      	nop
 8008b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b32:	bc08      	pop	{r3}
 8008b34:	469e      	mov	lr, r3
 8008b36:	4770      	bx	lr
