// Seed: 1904341524
module module_0 (
    input uwire id_0
);
  assign id_2 = 1;
  assign id_2 = id_2;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    input supply1 id_8
);
  tri id_10, id_11;
  assign id_1 = ~id_8;
  final deassign id_5;
  module_0(
      id_2
  );
  wire id_12;
  wor id_13, id_14, id_15 = id_11;
  assign id_0  = 1;
  assign id_13 = 1'b0;
endmodule
