{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583165194583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583165194584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  2 10:06:34 2020 " "Processing started: Mon Mar  2 10:06:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583165194584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165194584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad06 -c actividad06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad06 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165194584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583165194836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583165194837 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../actividad05/ALU.v " "Can't analyze file -- file ../actividad05/ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1583165208990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165208995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165208995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165208996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165208996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_tb " "Found entity 1: memoria_tb" {  } { { "memoria_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165208997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165208997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actividad06.v 1 1 " "Found 1 design units, including 1 entities, in source file actividad06.v" { { "Info" "ISGN_ENTITY_NAME" "1 actividad06 " "Found entity 1: actividad06" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165208997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165208997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actividad06_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file actividad06_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 actividad06_v " "Found entity 1: actividad06_v" {  } { { "actividad06_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165208998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165208998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "actividad06 " "Elaborating entity \"actividad06\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583165209086 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165209095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583165209095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "actividad06.v" "alu" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583165209096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:mem " "Elaborating entity \"memoria\" for hierarchy \"memoria:mem\"" {  } { { "actividad06.v" "mem" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583165209099 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datoSalida memoria.v(12) " "Verilog HDL Always Construct warning at memoria.v(12): inferring latch(es) for variable \"datoSalida\", which holds its previous value in one or more paths through the always construct" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583165209101 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[0\] memoria.v(18) " "Inferred latch for \"datoSalida\[0\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209101 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[1\] memoria.v(18) " "Inferred latch for \"datoSalida\[1\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209101 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[2\] memoria.v(18) " "Inferred latch for \"datoSalida\[2\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209101 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[3\] memoria.v(18) " "Inferred latch for \"datoSalida\[3\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209101 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[4\] memoria.v(18) " "Inferred latch for \"datoSalida\[4\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209101 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[5\] memoria.v(18) " "Inferred latch for \"datoSalida\[5\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209101 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[6\] memoria.v(18) " "Inferred latch for \"datoSalida\[6\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209101 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[7\] memoria.v(18) " "Inferred latch for \"datoSalida\[7\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209101 "|memoria"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:alu\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165209403 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu\|Div0\"" {  } { { "ALU.v" "Div0" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165209403 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583165209403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583165209493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209494 ""}  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583165209494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lls " "Found entity 1: mult_lls" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165209569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583165209595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583165209595 ""}  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583165209595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2tl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2tl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2tl " "Found entity 1: lpm_divide_2tl" {  } { { "db/lpm_divide_2tl.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/lpm_divide_2tl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165209668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165209673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tfe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tfe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tfe " "Found entity 1: alt_u_div_tfe" {  } { { "db/alt_u_div_tfe.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/alt_u_div_tfe.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165209685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4c " "Found entity 1: add_sub_i4c" {  } { { "db/add_sub_i4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_i4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165209744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j4c " "Found entity 1: add_sub_j4c" {  } { { "db/add_sub_j4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_j4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165209797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4c " "Found entity 1: add_sub_k4c" {  } { { "db/add_sub_k4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_k4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165209860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4c " "Found entity 1: add_sub_l4c" {  } { { "db/add_sub_l4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_l4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165209916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m4c " "Found entity 1: add_sub_m4c" {  } { { "db/add_sub_m4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_m4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165209981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165209981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n4c " "Found entity 1: add_sub_n4c" {  } { { "db/add_sub_n4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_n4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165210038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165210038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o4c " "Found entity 1: add_sub_o4c" {  } { { "db/add_sub_o4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_o4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165210102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165210102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p4c " "Found entity 1: add_sub_p4c" {  } { { "db/add_sub_p4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_p4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583165210170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165210170 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[9\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le3a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[9\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[8\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[4\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[9\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[8\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[7\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[6\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[5\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[4\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[3\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[3\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[2\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[2\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le6a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[8\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[7\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[6\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[5\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[4\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[3\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[3\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[2\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[2\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[1\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[1\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210247 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le7a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1583165210247 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1583165210247 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[8\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210251 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le3a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[9\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210251 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[8\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210251 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[7\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210251 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le4a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[6\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210251 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le4a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[7\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210251 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[6\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210251 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[5\] " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU.v" 18 -1 0 } } { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165210251 "|actividad06|ALU:alu|lpm_mult:Mult0|mult_lls:auto_generated|le5a[5]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1583165210251 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1583165210251 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "54 " "Ignored 54 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "54 " "Ignored 54 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1583165210460 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1583165210460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~304 " "Latch memoria:mem\|dato~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210475 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~296 " "Latch memoria:mem\|dato~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210475 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~288 " "Latch memoria:mem\|dato~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210475 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~312 " "Latch memoria:mem\|dato~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210475 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~328 " "Latch memoria:mem\|dato~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210476 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~336 " "Latch memoria:mem\|dato~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210476 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~320 " "Latch memoria:mem\|dato~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210476 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~344 " "Latch memoria:mem\|dato~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210476 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~264 " "Latch memoria:mem\|dato~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210476 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~272 " "Latch memoria:mem\|dato~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210476 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~256 " "Latch memoria:mem\|dato~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210477 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~280 " "Latch memoria:mem\|dato~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210477 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~368 " "Latch memoria:mem\|dato~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210477 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~360 " "Latch memoria:mem\|dato~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210477 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~352 " "Latch memoria:mem\|dato~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210477 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~376 " "Latch memoria:mem\|dato~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210477 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~176 " "Latch memoria:mem\|dato~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210477 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~208 " "Latch memoria:mem\|dato~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210478 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~144 " "Latch memoria:mem\|dato~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210478 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~240 " "Latch memoria:mem\|dato~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210478 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~200 " "Latch memoria:mem\|dato~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210478 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~168 " "Latch memoria:mem\|dato~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210478 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~136 " "Latch memoria:mem\|dato~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210479 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~232 " "Latch memoria:mem\|dato~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210479 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~160 " "Latch memoria:mem\|dato~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210479 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~192 " "Latch memoria:mem\|dato~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210479 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~128 " "Latch memoria:mem\|dato~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210479 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~224 " "Latch memoria:mem\|dato~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210479 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~216 " "Latch memoria:mem\|dato~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210480 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~184 " "Latch memoria:mem\|dato~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210480 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~152 " "Latch memoria:mem\|dato~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210480 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~248 " "Latch memoria:mem\|dato~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210480 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~80 " "Latch memoria:mem\|dato~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210480 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~72 " "Latch memoria:mem\|dato~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210480 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~64 " "Latch memoria:mem\|dato~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210480 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~88 " "Latch memoria:mem\|dato~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210481 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~40 " "Latch memoria:mem\|dato~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210481 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~48 " "Latch memoria:mem\|dato~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210481 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~32 " "Latch memoria:mem\|dato~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210481 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~56 " "Latch memoria:mem\|dato~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210481 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~16 " "Latch memoria:mem\|dato~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210482 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~8 " "Latch memoria:mem\|dato~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210482 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~0 " "Latch memoria:mem\|dato~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210482 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~24 " "Latch memoria:mem\|dato~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210482 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~104 " "Latch memoria:mem\|dato~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210482 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~112 " "Latch memoria:mem\|dato~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210482 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~96 " "Latch memoria:mem\|dato~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210483 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~120 " "Latch memoria:mem\|dato~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210483 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~424 " "Latch memoria:mem\|dato~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210483 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~456 " "Latch memoria:mem\|dato~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210483 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~392 " "Latch memoria:mem\|dato~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210483 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~488 " "Latch memoria:mem\|dato~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210484 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~464 " "Latch memoria:mem\|dato~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210484 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~432 " "Latch memoria:mem\|dato~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210484 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~400 " "Latch memoria:mem\|dato~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210484 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~496 " "Latch memoria:mem\|dato~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210484 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~448 " "Latch memoria:mem\|dato~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210484 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~416 " "Latch memoria:mem\|dato~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210484 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~384 " "Latch memoria:mem\|dato~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210485 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~480 " "Latch memoria:mem\|dato~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210485 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~440 " "Latch memoria:mem\|dato~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210485 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~472 " "Latch memoria:mem\|dato~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210485 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~408 " "Latch memoria:mem\|dato~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210485 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~504 " "Latch memoria:mem\|dato~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210485 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~688 " "Latch memoria:mem\|dato~688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210485 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~720 " "Latch memoria:mem\|dato~720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210485 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~656 " "Latch memoria:mem\|dato~656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210485 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~752 " "Latch memoria:mem\|dato~752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210485 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~712 " "Latch memoria:mem\|dato~712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210486 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~680 " "Latch memoria:mem\|dato~680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210486 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~648 " "Latch memoria:mem\|dato~648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210486 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~744 " "Latch memoria:mem\|dato~744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210486 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~672 " "Latch memoria:mem\|dato~672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210486 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~704 " "Latch memoria:mem\|dato~704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210486 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~640 " "Latch memoria:mem\|dato~640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210486 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~736 " "Latch memoria:mem\|dato~736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210487 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~728 " "Latch memoria:mem\|dato~728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210487 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~696 " "Latch memoria:mem\|dato~696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210487 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~664 " "Latch memoria:mem\|dato~664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210487 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~760 " "Latch memoria:mem\|dato~760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210487 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~816 " "Latch memoria:mem\|dato~816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210487 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~808 " "Latch memoria:mem\|dato~808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210487 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~800 " "Latch memoria:mem\|dato~800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210487 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~824 " "Latch memoria:mem\|dato~824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210488 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~840 " "Latch memoria:mem\|dato~840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210488 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~848 " "Latch memoria:mem\|dato~848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210488 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~832 " "Latch memoria:mem\|dato~832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210488 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~856 " "Latch memoria:mem\|dato~856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210488 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~776 " "Latch memoria:mem\|dato~776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210488 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~784 " "Latch memoria:mem\|dato~784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210488 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~768 " "Latch memoria:mem\|dato~768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210489 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~792 " "Latch memoria:mem\|dato~792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210489 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~880 " "Latch memoria:mem\|dato~880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210489 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~872 " "Latch memoria:mem\|dato~872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210489 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~864 " "Latch memoria:mem\|dato~864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210489 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~888 " "Latch memoria:mem\|dato~888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210489 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~592 " "Latch memoria:mem\|dato~592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210490 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~584 " "Latch memoria:mem\|dato~584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210490 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~576 " "Latch memoria:mem\|dato~576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210490 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~600 " "Latch memoria:mem\|dato~600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210490 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~552 " "Latch memoria:mem\|dato~552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210490 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~560 " "Latch memoria:mem\|dato~560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210490 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~544 " "Latch memoria:mem\|dato~544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210491 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~568 " "Latch memoria:mem\|dato~568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210491 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~528 " "Latch memoria:mem\|dato~528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210491 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~520 " "Latch memoria:mem\|dato~520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210491 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~512 " "Latch memoria:mem\|dato~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210491 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~536 " "Latch memoria:mem\|dato~536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210491 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~616 " "Latch memoria:mem\|dato~616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210492 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~624 " "Latch memoria:mem\|dato~624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210492 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~608 " "Latch memoria:mem\|dato~608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210492 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~632 " "Latch memoria:mem\|dato~632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210492 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~936 " "Latch memoria:mem\|dato~936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210492 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~968 " "Latch memoria:mem\|dato~968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210492 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~904 " "Latch memoria:mem\|dato~904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210492 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1000 " "Latch memoria:mem\|dato~1000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210493 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~976 " "Latch memoria:mem\|dato~976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210493 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~944 " "Latch memoria:mem\|dato~944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210493 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~912 " "Latch memoria:mem\|dato~912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210493 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1008 " "Latch memoria:mem\|dato~1008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210493 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~960 " "Latch memoria:mem\|dato~960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210493 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~928 " "Latch memoria:mem\|dato~928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210493 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~896 " "Latch memoria:mem\|dato~896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210494 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~992 " "Latch memoria:mem\|dato~992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210494 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~952 " "Latch memoria:mem\|dato~952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210494 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~984 " "Latch memoria:mem\|dato~984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210494 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~920 " "Latch memoria:mem\|dato~920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210494 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1016 " "Latch memoria:mem\|dato~1016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210494 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~305 " "Latch memoria:mem\|dato~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210494 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~297 " "Latch memoria:mem\|dato~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210494 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~289 " "Latch memoria:mem\|dato~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210494 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~313 " "Latch memoria:mem\|dato~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210495 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~329 " "Latch memoria:mem\|dato~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210495 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~337 " "Latch memoria:mem\|dato~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210495 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~321 " "Latch memoria:mem\|dato~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210495 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~345 " "Latch memoria:mem\|dato~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210495 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~265 " "Latch memoria:mem\|dato~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210495 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~273 " "Latch memoria:mem\|dato~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210495 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~257 " "Latch memoria:mem\|dato~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210495 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~281 " "Latch memoria:mem\|dato~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210495 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~369 " "Latch memoria:mem\|dato~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210495 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~361 " "Latch memoria:mem\|dato~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210496 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~353 " "Latch memoria:mem\|dato~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210496 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~377 " "Latch memoria:mem\|dato~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210496 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~177 " "Latch memoria:mem\|dato~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210496 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~209 " "Latch memoria:mem\|dato~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210496 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~145 " "Latch memoria:mem\|dato~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210496 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~241 " "Latch memoria:mem\|dato~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210496 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~201 " "Latch memoria:mem\|dato~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210497 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~169 " "Latch memoria:mem\|dato~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210497 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~137 " "Latch memoria:mem\|dato~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210497 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~233 " "Latch memoria:mem\|dato~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210497 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~161 " "Latch memoria:mem\|dato~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210497 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~193 " "Latch memoria:mem\|dato~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210498 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~129 " "Latch memoria:mem\|dato~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210498 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~225 " "Latch memoria:mem\|dato~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210498 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~217 " "Latch memoria:mem\|dato~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210498 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~185 " "Latch memoria:mem\|dato~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210498 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~153 " "Latch memoria:mem\|dato~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210498 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~249 " "Latch memoria:mem\|dato~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210498 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~81 " "Latch memoria:mem\|dato~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210499 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~73 " "Latch memoria:mem\|dato~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210499 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~65 " "Latch memoria:mem\|dato~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210499 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~89 " "Latch memoria:mem\|dato~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210499 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~41 " "Latch memoria:mem\|dato~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210499 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~49 " "Latch memoria:mem\|dato~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210500 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~33 " "Latch memoria:mem\|dato~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210500 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~57 " "Latch memoria:mem\|dato~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210500 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~17 " "Latch memoria:mem\|dato~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210500 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~9 " "Latch memoria:mem\|dato~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210500 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1 " "Latch memoria:mem\|dato~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210500 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~25 " "Latch memoria:mem\|dato~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210501 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~105 " "Latch memoria:mem\|dato~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210501 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~113 " "Latch memoria:mem\|dato~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210501 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~97 " "Latch memoria:mem\|dato~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210501 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~121 " "Latch memoria:mem\|dato~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210501 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~425 " "Latch memoria:mem\|dato~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210501 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~457 " "Latch memoria:mem\|dato~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210502 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~393 " "Latch memoria:mem\|dato~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210502 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~489 " "Latch memoria:mem\|dato~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210502 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~465 " "Latch memoria:mem\|dato~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210502 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~433 " "Latch memoria:mem\|dato~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210502 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~401 " "Latch memoria:mem\|dato~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210503 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~497 " "Latch memoria:mem\|dato~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210503 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~449 " "Latch memoria:mem\|dato~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210503 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~417 " "Latch memoria:mem\|dato~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210503 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~385 " "Latch memoria:mem\|dato~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210503 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~481 " "Latch memoria:mem\|dato~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210504 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~441 " "Latch memoria:mem\|dato~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210504 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~473 " "Latch memoria:mem\|dato~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210504 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~409 " "Latch memoria:mem\|dato~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210504 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~505 " "Latch memoria:mem\|dato~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210504 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~689 " "Latch memoria:mem\|dato~689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210505 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~721 " "Latch memoria:mem\|dato~721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210505 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~657 " "Latch memoria:mem\|dato~657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210505 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~753 " "Latch memoria:mem\|dato~753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210505 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~713 " "Latch memoria:mem\|dato~713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210505 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~681 " "Latch memoria:mem\|dato~681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210505 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~649 " "Latch memoria:mem\|dato~649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210506 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~745 " "Latch memoria:mem\|dato~745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210506 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~673 " "Latch memoria:mem\|dato~673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210506 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~705 " "Latch memoria:mem\|dato~705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210506 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~641 " "Latch memoria:mem\|dato~641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210506 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~737 " "Latch memoria:mem\|dato~737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210507 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~729 " "Latch memoria:mem\|dato~729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210507 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~697 " "Latch memoria:mem\|dato~697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210507 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~665 " "Latch memoria:mem\|dato~665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210507 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~761 " "Latch memoria:mem\|dato~761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210507 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~817 " "Latch memoria:mem\|dato~817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210507 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~809 " "Latch memoria:mem\|dato~809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210508 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~801 " "Latch memoria:mem\|dato~801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210508 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~825 " "Latch memoria:mem\|dato~825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210508 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~841 " "Latch memoria:mem\|dato~841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210508 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~849 " "Latch memoria:mem\|dato~849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210508 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~833 " "Latch memoria:mem\|dato~833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210508 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~857 " "Latch memoria:mem\|dato~857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210509 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~777 " "Latch memoria:mem\|dato~777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210509 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~785 " "Latch memoria:mem\|dato~785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210509 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~769 " "Latch memoria:mem\|dato~769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210509 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~793 " "Latch memoria:mem\|dato~793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210509 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~881 " "Latch memoria:mem\|dato~881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210510 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~873 " "Latch memoria:mem\|dato~873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210510 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~865 " "Latch memoria:mem\|dato~865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210510 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~889 " "Latch memoria:mem\|dato~889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210511 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~593 " "Latch memoria:mem\|dato~593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210511 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~585 " "Latch memoria:mem\|dato~585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210511 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~577 " "Latch memoria:mem\|dato~577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210511 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~601 " "Latch memoria:mem\|dato~601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210511 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~553 " "Latch memoria:mem\|dato~553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210511 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~561 " "Latch memoria:mem\|dato~561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210512 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~545 " "Latch memoria:mem\|dato~545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210512 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~569 " "Latch memoria:mem\|dato~569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210512 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~529 " "Latch memoria:mem\|dato~529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210512 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~521 " "Latch memoria:mem\|dato~521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210512 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~513 " "Latch memoria:mem\|dato~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210513 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~537 " "Latch memoria:mem\|dato~537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210513 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~617 " "Latch memoria:mem\|dato~617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210513 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~625 " "Latch memoria:mem\|dato~625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210513 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~609 " "Latch memoria:mem\|dato~609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210513 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~633 " "Latch memoria:mem\|dato~633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210513 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~937 " "Latch memoria:mem\|dato~937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210513 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~969 " "Latch memoria:mem\|dato~969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210513 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~905 " "Latch memoria:mem\|dato~905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210513 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1001 " "Latch memoria:mem\|dato~1001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210514 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~977 " "Latch memoria:mem\|dato~977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210514 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~945 " "Latch memoria:mem\|dato~945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210514 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~913 " "Latch memoria:mem\|dato~913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210514 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1009 " "Latch memoria:mem\|dato~1009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210514 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~961 " "Latch memoria:mem\|dato~961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210514 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~929 " "Latch memoria:mem\|dato~929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210515 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~897 " "Latch memoria:mem\|dato~897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210515 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~993 " "Latch memoria:mem\|dato~993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210515 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~953 " "Latch memoria:mem\|dato~953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210515 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~985 " "Latch memoria:mem\|dato~985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210515 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~921 " "Latch memoria:mem\|dato~921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210516 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1017 " "Latch memoria:mem\|dato~1017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210516 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~306 " "Latch memoria:mem\|dato~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210516 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~298 " "Latch memoria:mem\|dato~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210516 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~290 " "Latch memoria:mem\|dato~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210516 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~314 " "Latch memoria:mem\|dato~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210516 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~330 " "Latch memoria:mem\|dato~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210516 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~338 " "Latch memoria:mem\|dato~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210516 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~322 " "Latch memoria:mem\|dato~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210517 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~346 " "Latch memoria:mem\|dato~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210517 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~266 " "Latch memoria:mem\|dato~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210517 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~274 " "Latch memoria:mem\|dato~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210517 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~258 " "Latch memoria:mem\|dato~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210517 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~282 " "Latch memoria:mem\|dato~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210517 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~370 " "Latch memoria:mem\|dato~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210517 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~362 " "Latch memoria:mem\|dato~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210517 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~354 " "Latch memoria:mem\|dato~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210517 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~378 " "Latch memoria:mem\|dato~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210517 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~178 " "Latch memoria:mem\|dato~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210518 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~210 " "Latch memoria:mem\|dato~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210518 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~146 " "Latch memoria:mem\|dato~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210518 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~242 " "Latch memoria:mem\|dato~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210518 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~202 " "Latch memoria:mem\|dato~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210518 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~170 " "Latch memoria:mem\|dato~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210518 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~138 " "Latch memoria:mem\|dato~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210518 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~234 " "Latch memoria:mem\|dato~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210518 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~162 " "Latch memoria:mem\|dato~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210519 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~194 " "Latch memoria:mem\|dato~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210519 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~130 " "Latch memoria:mem\|dato~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210519 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~226 " "Latch memoria:mem\|dato~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210519 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~218 " "Latch memoria:mem\|dato~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210519 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~186 " "Latch memoria:mem\|dato~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210520 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~154 " "Latch memoria:mem\|dato~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210520 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~250 " "Latch memoria:mem\|dato~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210520 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~82 " "Latch memoria:mem\|dato~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210520 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~74 " "Latch memoria:mem\|dato~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210520 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~66 " "Latch memoria:mem\|dato~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210520 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~90 " "Latch memoria:mem\|dato~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210520 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~42 " "Latch memoria:mem\|dato~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210521 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~50 " "Latch memoria:mem\|dato~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210521 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~34 " "Latch memoria:mem\|dato~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210521 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~58 " "Latch memoria:mem\|dato~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210521 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~18 " "Latch memoria:mem\|dato~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210521 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~10 " "Latch memoria:mem\|dato~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210521 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~2 " "Latch memoria:mem\|dato~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210521 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~26 " "Latch memoria:mem\|dato~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210521 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~106 " "Latch memoria:mem\|dato~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210522 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~114 " "Latch memoria:mem\|dato~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210522 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~98 " "Latch memoria:mem\|dato~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210522 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~122 " "Latch memoria:mem\|dato~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210522 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~426 " "Latch memoria:mem\|dato~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210522 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~458 " "Latch memoria:mem\|dato~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210522 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~394 " "Latch memoria:mem\|dato~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210522 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~490 " "Latch memoria:mem\|dato~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210523 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~466 " "Latch memoria:mem\|dato~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210523 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~434 " "Latch memoria:mem\|dato~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210523 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~402 " "Latch memoria:mem\|dato~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210523 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~498 " "Latch memoria:mem\|dato~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210523 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~450 " "Latch memoria:mem\|dato~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210523 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~418 " "Latch memoria:mem\|dato~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210523 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~386 " "Latch memoria:mem\|dato~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210524 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~482 " "Latch memoria:mem\|dato~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210524 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~442 " "Latch memoria:mem\|dato~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210524 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~474 " "Latch memoria:mem\|dato~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210524 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~410 " "Latch memoria:mem\|dato~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210524 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~506 " "Latch memoria:mem\|dato~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210524 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~690 " "Latch memoria:mem\|dato~690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210524 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~722 " "Latch memoria:mem\|dato~722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210525 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~658 " "Latch memoria:mem\|dato~658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210525 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~754 " "Latch memoria:mem\|dato~754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210525 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~714 " "Latch memoria:mem\|dato~714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210525 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~682 " "Latch memoria:mem\|dato~682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210525 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~650 " "Latch memoria:mem\|dato~650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210525 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~746 " "Latch memoria:mem\|dato~746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210526 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~674 " "Latch memoria:mem\|dato~674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210526 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~706 " "Latch memoria:mem\|dato~706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210526 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~642 " "Latch memoria:mem\|dato~642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210526 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~738 " "Latch memoria:mem\|dato~738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210527 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~730 " "Latch memoria:mem\|dato~730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210527 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~698 " "Latch memoria:mem\|dato~698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210527 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~666 " "Latch memoria:mem\|dato~666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210527 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~762 " "Latch memoria:mem\|dato~762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210527 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~818 " "Latch memoria:mem\|dato~818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210528 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~810 " "Latch memoria:mem\|dato~810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210528 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~802 " "Latch memoria:mem\|dato~802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210528 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~826 " "Latch memoria:mem\|dato~826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210528 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~842 " "Latch memoria:mem\|dato~842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210528 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~850 " "Latch memoria:mem\|dato~850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210528 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~834 " "Latch memoria:mem\|dato~834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210529 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~858 " "Latch memoria:mem\|dato~858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210529 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~778 " "Latch memoria:mem\|dato~778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210529 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~786 " "Latch memoria:mem\|dato~786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210529 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~770 " "Latch memoria:mem\|dato~770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210529 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~794 " "Latch memoria:mem\|dato~794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210529 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~882 " "Latch memoria:mem\|dato~882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210529 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~874 " "Latch memoria:mem\|dato~874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210530 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~866 " "Latch memoria:mem\|dato~866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210530 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~890 " "Latch memoria:mem\|dato~890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210530 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~594 " "Latch memoria:mem\|dato~594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210530 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~586 " "Latch memoria:mem\|dato~586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210530 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~578 " "Latch memoria:mem\|dato~578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210530 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~602 " "Latch memoria:mem\|dato~602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210531 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~554 " "Latch memoria:mem\|dato~554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210531 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~562 " "Latch memoria:mem\|dato~562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210531 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~546 " "Latch memoria:mem\|dato~546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210531 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~570 " "Latch memoria:mem\|dato~570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210531 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~530 " "Latch memoria:mem\|dato~530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210531 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~522 " "Latch memoria:mem\|dato~522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210531 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~514 " "Latch memoria:mem\|dato~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210532 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~538 " "Latch memoria:mem\|dato~538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210532 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~618 " "Latch memoria:mem\|dato~618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210532 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~626 " "Latch memoria:mem\|dato~626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210532 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~610 " "Latch memoria:mem\|dato~610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210532 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~634 " "Latch memoria:mem\|dato~634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210532 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~938 " "Latch memoria:mem\|dato~938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210533 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~970 " "Latch memoria:mem\|dato~970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210533 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~906 " "Latch memoria:mem\|dato~906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210533 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1002 " "Latch memoria:mem\|dato~1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210533 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~978 " "Latch memoria:mem\|dato~978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210533 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~946 " "Latch memoria:mem\|dato~946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210534 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~914 " "Latch memoria:mem\|dato~914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210534 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1010 " "Latch memoria:mem\|dato~1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210534 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~962 " "Latch memoria:mem\|dato~962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210534 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~930 " "Latch memoria:mem\|dato~930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210534 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~898 " "Latch memoria:mem\|dato~898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210535 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~994 " "Latch memoria:mem\|dato~994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210535 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~954 " "Latch memoria:mem\|dato~954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210535 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~986 " "Latch memoria:mem\|dato~986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210535 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~922 " "Latch memoria:mem\|dato~922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210536 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1018 " "Latch memoria:mem\|dato~1018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210536 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~307 " "Latch memoria:mem\|dato~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210536 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~299 " "Latch memoria:mem\|dato~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210536 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~291 " "Latch memoria:mem\|dato~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210536 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~315 " "Latch memoria:mem\|dato~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210537 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~331 " "Latch memoria:mem\|dato~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210537 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~339 " "Latch memoria:mem\|dato~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210537 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~323 " "Latch memoria:mem\|dato~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210537 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~347 " "Latch memoria:mem\|dato~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210537 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~267 " "Latch memoria:mem\|dato~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210538 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~275 " "Latch memoria:mem\|dato~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210538 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~259 " "Latch memoria:mem\|dato~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210538 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~283 " "Latch memoria:mem\|dato~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210538 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~371 " "Latch memoria:mem\|dato~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210539 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~363 " "Latch memoria:mem\|dato~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210539 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~355 " "Latch memoria:mem\|dato~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210539 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~379 " "Latch memoria:mem\|dato~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210539 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~179 " "Latch memoria:mem\|dato~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210539 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~211 " "Latch memoria:mem\|dato~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210540 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~147 " "Latch memoria:mem\|dato~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210540 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~243 " "Latch memoria:mem\|dato~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210540 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~203 " "Latch memoria:mem\|dato~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210540 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~171 " "Latch memoria:mem\|dato~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210541 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~139 " "Latch memoria:mem\|dato~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210541 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~235 " "Latch memoria:mem\|dato~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210541 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~163 " "Latch memoria:mem\|dato~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210541 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~195 " "Latch memoria:mem\|dato~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210541 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~131 " "Latch memoria:mem\|dato~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210542 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~227 " "Latch memoria:mem\|dato~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210542 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~219 " "Latch memoria:mem\|dato~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210542 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~187 " "Latch memoria:mem\|dato~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210542 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~155 " "Latch memoria:mem\|dato~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210542 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~251 " "Latch memoria:mem\|dato~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210543 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~83 " "Latch memoria:mem\|dato~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210543 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~75 " "Latch memoria:mem\|dato~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210543 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~67 " "Latch memoria:mem\|dato~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210543 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~91 " "Latch memoria:mem\|dato~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210544 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~43 " "Latch memoria:mem\|dato~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210544 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~51 " "Latch memoria:mem\|dato~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210544 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~35 " "Latch memoria:mem\|dato~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210544 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~59 " "Latch memoria:mem\|dato~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210545 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~19 " "Latch memoria:mem\|dato~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210545 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~11 " "Latch memoria:mem\|dato~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210545 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~3 " "Latch memoria:mem\|dato~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210546 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~27 " "Latch memoria:mem\|dato~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210546 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~107 " "Latch memoria:mem\|dato~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210546 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~115 " "Latch memoria:mem\|dato~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210546 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~99 " "Latch memoria:mem\|dato~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210546 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~123 " "Latch memoria:mem\|dato~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210547 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~427 " "Latch memoria:mem\|dato~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210547 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~459 " "Latch memoria:mem\|dato~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210547 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~395 " "Latch memoria:mem\|dato~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210547 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~491 " "Latch memoria:mem\|dato~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210547 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~467 " "Latch memoria:mem\|dato~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210548 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~435 " "Latch memoria:mem\|dato~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210548 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~403 " "Latch memoria:mem\|dato~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210548 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~499 " "Latch memoria:mem\|dato~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210548 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~451 " "Latch memoria:mem\|dato~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210548 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~419 " "Latch memoria:mem\|dato~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210549 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~387 " "Latch memoria:mem\|dato~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210549 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~483 " "Latch memoria:mem\|dato~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210549 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~443 " "Latch memoria:mem\|dato~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210549 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~475 " "Latch memoria:mem\|dato~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210550 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~411 " "Latch memoria:mem\|dato~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210550 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~507 " "Latch memoria:mem\|dato~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210550 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~691 " "Latch memoria:mem\|dato~691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210550 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~723 " "Latch memoria:mem\|dato~723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210550 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~659 " "Latch memoria:mem\|dato~659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210551 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~755 " "Latch memoria:mem\|dato~755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210551 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~715 " "Latch memoria:mem\|dato~715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210551 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~683 " "Latch memoria:mem\|dato~683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210551 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~651 " "Latch memoria:mem\|dato~651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210552 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~747 " "Latch memoria:mem\|dato~747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210552 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~675 " "Latch memoria:mem\|dato~675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210552 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~707 " "Latch memoria:mem\|dato~707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210552 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~643 " "Latch memoria:mem\|dato~643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210552 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~739 " "Latch memoria:mem\|dato~739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210553 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~731 " "Latch memoria:mem\|dato~731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210553 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~699 " "Latch memoria:mem\|dato~699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210553 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~667 " "Latch memoria:mem\|dato~667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210553 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~763 " "Latch memoria:mem\|dato~763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210553 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~819 " "Latch memoria:mem\|dato~819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210554 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~811 " "Latch memoria:mem\|dato~811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210554 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~803 " "Latch memoria:mem\|dato~803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210554 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~827 " "Latch memoria:mem\|dato~827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210554 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~843 " "Latch memoria:mem\|dato~843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210554 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~851 " "Latch memoria:mem\|dato~851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210555 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~835 " "Latch memoria:mem\|dato~835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210555 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~859 " "Latch memoria:mem\|dato~859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210555 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~779 " "Latch memoria:mem\|dato~779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210555 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~787 " "Latch memoria:mem\|dato~787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210555 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~771 " "Latch memoria:mem\|dato~771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210556 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~795 " "Latch memoria:mem\|dato~795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210556 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~883 " "Latch memoria:mem\|dato~883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210556 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~875 " "Latch memoria:mem\|dato~875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210556 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~867 " "Latch memoria:mem\|dato~867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210556 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~891 " "Latch memoria:mem\|dato~891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210557 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~595 " "Latch memoria:mem\|dato~595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210557 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~587 " "Latch memoria:mem\|dato~587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210557 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~579 " "Latch memoria:mem\|dato~579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210557 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~603 " "Latch memoria:mem\|dato~603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210557 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~555 " "Latch memoria:mem\|dato~555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210558 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~563 " "Latch memoria:mem\|dato~563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210558 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~547 " "Latch memoria:mem\|dato~547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210558 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~571 " "Latch memoria:mem\|dato~571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210558 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~531 " "Latch memoria:mem\|dato~531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210558 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~523 " "Latch memoria:mem\|dato~523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210559 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~515 " "Latch memoria:mem\|dato~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210559 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~539 " "Latch memoria:mem\|dato~539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210559 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~619 " "Latch memoria:mem\|dato~619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210559 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~627 " "Latch memoria:mem\|dato~627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210559 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~611 " "Latch memoria:mem\|dato~611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210560 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~635 " "Latch memoria:mem\|dato~635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210560 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~939 " "Latch memoria:mem\|dato~939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210560 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~971 " "Latch memoria:mem\|dato~971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210561 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~907 " "Latch memoria:mem\|dato~907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210561 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1003 " "Latch memoria:mem\|dato~1003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210561 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~979 " "Latch memoria:mem\|dato~979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210561 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~947 " "Latch memoria:mem\|dato~947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210561 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~915 " "Latch memoria:mem\|dato~915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210562 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1011 " "Latch memoria:mem\|dato~1011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210562 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~963 " "Latch memoria:mem\|dato~963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210562 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~931 " "Latch memoria:mem\|dato~931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210562 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~899 " "Latch memoria:mem\|dato~899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210563 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~995 " "Latch memoria:mem\|dato~995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210563 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~955 " "Latch memoria:mem\|dato~955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210563 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~987 " "Latch memoria:mem\|dato~987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210563 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~923 " "Latch memoria:mem\|dato~923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210563 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1019 " "Latch memoria:mem\|dato~1019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210563 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~308 " "Latch memoria:mem\|dato~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210563 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~300 " "Latch memoria:mem\|dato~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210563 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~292 " "Latch memoria:mem\|dato~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210564 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~316 " "Latch memoria:mem\|dato~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210564 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~332 " "Latch memoria:mem\|dato~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210564 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~340 " "Latch memoria:mem\|dato~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210564 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~324 " "Latch memoria:mem\|dato~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210564 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~348 " "Latch memoria:mem\|dato~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210564 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~268 " "Latch memoria:mem\|dato~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210564 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~276 " "Latch memoria:mem\|dato~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210564 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~260 " "Latch memoria:mem\|dato~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210565 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~284 " "Latch memoria:mem\|dato~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210565 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~372 " "Latch memoria:mem\|dato~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210565 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~364 " "Latch memoria:mem\|dato~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210565 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~356 " "Latch memoria:mem\|dato~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210565 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~380 " "Latch memoria:mem\|dato~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210565 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~180 " "Latch memoria:mem\|dato~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210565 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~212 " "Latch memoria:mem\|dato~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210565 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~148 " "Latch memoria:mem\|dato~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210566 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~244 " "Latch memoria:mem\|dato~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210566 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~204 " "Latch memoria:mem\|dato~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210566 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~172 " "Latch memoria:mem\|dato~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210566 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~140 " "Latch memoria:mem\|dato~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210566 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~236 " "Latch memoria:mem\|dato~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210567 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~164 " "Latch memoria:mem\|dato~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210567 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~196 " "Latch memoria:mem\|dato~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210567 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~132 " "Latch memoria:mem\|dato~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210567 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~228 " "Latch memoria:mem\|dato~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210567 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~220 " "Latch memoria:mem\|dato~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210568 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~188 " "Latch memoria:mem\|dato~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210568 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~156 " "Latch memoria:mem\|dato~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210568 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~252 " "Latch memoria:mem\|dato~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210568 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~84 " "Latch memoria:mem\|dato~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210568 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~76 " "Latch memoria:mem\|dato~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210568 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~68 " "Latch memoria:mem\|dato~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210569 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~92 " "Latch memoria:mem\|dato~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210569 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~44 " "Latch memoria:mem\|dato~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210569 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~52 " "Latch memoria:mem\|dato~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210569 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~36 " "Latch memoria:mem\|dato~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210569 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~60 " "Latch memoria:mem\|dato~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210569 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~20 " "Latch memoria:mem\|dato~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210569 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~12 " "Latch memoria:mem\|dato~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210570 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~4 " "Latch memoria:mem\|dato~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210570 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~28 " "Latch memoria:mem\|dato~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210570 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~108 " "Latch memoria:mem\|dato~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210570 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~116 " "Latch memoria:mem\|dato~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210571 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~100 " "Latch memoria:mem\|dato~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210571 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~124 " "Latch memoria:mem\|dato~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210571 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~428 " "Latch memoria:mem\|dato~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210572 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~460 " "Latch memoria:mem\|dato~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210572 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~396 " "Latch memoria:mem\|dato~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210572 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~492 " "Latch memoria:mem\|dato~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210572 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~468 " "Latch memoria:mem\|dato~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210572 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~436 " "Latch memoria:mem\|dato~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210572 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~404 " "Latch memoria:mem\|dato~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210572 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~500 " "Latch memoria:mem\|dato~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210572 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~452 " "Latch memoria:mem\|dato~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210573 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~420 " "Latch memoria:mem\|dato~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210573 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~388 " "Latch memoria:mem\|dato~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210573 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~484 " "Latch memoria:mem\|dato~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210573 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~444 " "Latch memoria:mem\|dato~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210573 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~476 " "Latch memoria:mem\|dato~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210573 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~412 " "Latch memoria:mem\|dato~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210573 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~508 " "Latch memoria:mem\|dato~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210574 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~692 " "Latch memoria:mem\|dato~692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210574 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~724 " "Latch memoria:mem\|dato~724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210574 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~660 " "Latch memoria:mem\|dato~660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210574 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~756 " "Latch memoria:mem\|dato~756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210575 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~716 " "Latch memoria:mem\|dato~716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210575 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~684 " "Latch memoria:mem\|dato~684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210575 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~652 " "Latch memoria:mem\|dato~652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210576 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~748 " "Latch memoria:mem\|dato~748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210576 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~676 " "Latch memoria:mem\|dato~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210576 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~708 " "Latch memoria:mem\|dato~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210576 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~644 " "Latch memoria:mem\|dato~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210577 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~740 " "Latch memoria:mem\|dato~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210577 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~732 " "Latch memoria:mem\|dato~732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210577 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~700 " "Latch memoria:mem\|dato~700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210577 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~668 " "Latch memoria:mem\|dato~668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210578 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~764 " "Latch memoria:mem\|dato~764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210578 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~820 " "Latch memoria:mem\|dato~820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210578 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~812 " "Latch memoria:mem\|dato~812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210579 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~804 " "Latch memoria:mem\|dato~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210579 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~828 " "Latch memoria:mem\|dato~828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210579 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~844 " "Latch memoria:mem\|dato~844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210580 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~852 " "Latch memoria:mem\|dato~852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210580 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~836 " "Latch memoria:mem\|dato~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210580 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~860 " "Latch memoria:mem\|dato~860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210580 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~780 " "Latch memoria:mem\|dato~780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210581 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~788 " "Latch memoria:mem\|dato~788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210581 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~772 " "Latch memoria:mem\|dato~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210581 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~796 " "Latch memoria:mem\|dato~796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210581 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~884 " "Latch memoria:mem\|dato~884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210581 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~876 " "Latch memoria:mem\|dato~876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210582 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~868 " "Latch memoria:mem\|dato~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210582 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~892 " "Latch memoria:mem\|dato~892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210582 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~596 " "Latch memoria:mem\|dato~596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210582 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~588 " "Latch memoria:mem\|dato~588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210583 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~580 " "Latch memoria:mem\|dato~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210583 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~604 " "Latch memoria:mem\|dato~604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210583 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~556 " "Latch memoria:mem\|dato~556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210583 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~564 " "Latch memoria:mem\|dato~564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210583 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~548 " "Latch memoria:mem\|dato~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210583 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~572 " "Latch memoria:mem\|dato~572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210584 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~532 " "Latch memoria:mem\|dato~532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210584 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~524 " "Latch memoria:mem\|dato~524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210584 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~516 " "Latch memoria:mem\|dato~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210584 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~540 " "Latch memoria:mem\|dato~540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210584 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~620 " "Latch memoria:mem\|dato~620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210584 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~628 " "Latch memoria:mem\|dato~628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210584 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~612 " "Latch memoria:mem\|dato~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210584 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~636 " "Latch memoria:mem\|dato~636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210585 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~940 " "Latch memoria:mem\|dato~940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210585 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~972 " "Latch memoria:mem\|dato~972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210585 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~908 " "Latch memoria:mem\|dato~908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210585 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1004 " "Latch memoria:mem\|dato~1004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210585 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~980 " "Latch memoria:mem\|dato~980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210585 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~948 " "Latch memoria:mem\|dato~948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210585 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~916 " "Latch memoria:mem\|dato~916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210585 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1012 " "Latch memoria:mem\|dato~1012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210585 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~964 " "Latch memoria:mem\|dato~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210586 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~932 " "Latch memoria:mem\|dato~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210586 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~900 " "Latch memoria:mem\|dato~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210586 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~996 " "Latch memoria:mem\|dato~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210586 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~956 " "Latch memoria:mem\|dato~956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210586 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~988 " "Latch memoria:mem\|dato~988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210586 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~924 " "Latch memoria:mem\|dato~924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210586 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1020 " "Latch memoria:mem\|dato~1020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210587 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~309 " "Latch memoria:mem\|dato~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210587 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~301 " "Latch memoria:mem\|dato~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210587 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~293 " "Latch memoria:mem\|dato~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210587 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~317 " "Latch memoria:mem\|dato~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210587 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~333 " "Latch memoria:mem\|dato~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210587 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~341 " "Latch memoria:mem\|dato~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210587 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~325 " "Latch memoria:mem\|dato~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210587 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~349 " "Latch memoria:mem\|dato~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210588 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~269 " "Latch memoria:mem\|dato~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210588 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~277 " "Latch memoria:mem\|dato~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210588 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~261 " "Latch memoria:mem\|dato~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210588 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~285 " "Latch memoria:mem\|dato~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210588 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~373 " "Latch memoria:mem\|dato~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210588 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~365 " "Latch memoria:mem\|dato~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210588 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~357 " "Latch memoria:mem\|dato~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210589 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~381 " "Latch memoria:mem\|dato~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210589 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~181 " "Latch memoria:mem\|dato~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210589 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~213 " "Latch memoria:mem\|dato~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210589 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~149 " "Latch memoria:mem\|dato~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210589 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~245 " "Latch memoria:mem\|dato~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210589 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~205 " "Latch memoria:mem\|dato~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210589 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~173 " "Latch memoria:mem\|dato~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210589 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~141 " "Latch memoria:mem\|dato~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210589 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~237 " "Latch memoria:mem\|dato~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210590 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~165 " "Latch memoria:mem\|dato~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210590 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~197 " "Latch memoria:mem\|dato~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210590 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~133 " "Latch memoria:mem\|dato~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210590 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~229 " "Latch memoria:mem\|dato~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210590 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~221 " "Latch memoria:mem\|dato~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210591 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~189 " "Latch memoria:mem\|dato~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210591 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~157 " "Latch memoria:mem\|dato~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210591 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~253 " "Latch memoria:mem\|dato~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210591 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~85 " "Latch memoria:mem\|dato~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210591 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~77 " "Latch memoria:mem\|dato~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210591 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~69 " "Latch memoria:mem\|dato~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210592 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~93 " "Latch memoria:mem\|dato~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210592 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~45 " "Latch memoria:mem\|dato~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210592 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~53 " "Latch memoria:mem\|dato~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210592 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~37 " "Latch memoria:mem\|dato~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210592 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~61 " "Latch memoria:mem\|dato~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210592 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~21 " "Latch memoria:mem\|dato~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210593 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~13 " "Latch memoria:mem\|dato~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210593 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~5 " "Latch memoria:mem\|dato~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210593 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~29 " "Latch memoria:mem\|dato~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210594 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~109 " "Latch memoria:mem\|dato~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210594 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~117 " "Latch memoria:mem\|dato~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210594 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~101 " "Latch memoria:mem\|dato~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210594 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~125 " "Latch memoria:mem\|dato~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210595 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~429 " "Latch memoria:mem\|dato~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210595 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~461 " "Latch memoria:mem\|dato~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210595 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~397 " "Latch memoria:mem\|dato~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210595 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~493 " "Latch memoria:mem\|dato~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210595 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~469 " "Latch memoria:mem\|dato~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210596 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~437 " "Latch memoria:mem\|dato~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210596 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~405 " "Latch memoria:mem\|dato~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210596 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~501 " "Latch memoria:mem\|dato~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210596 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~453 " "Latch memoria:mem\|dato~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210596 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~421 " "Latch memoria:mem\|dato~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210596 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~389 " "Latch memoria:mem\|dato~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210597 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~485 " "Latch memoria:mem\|dato~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210597 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~445 " "Latch memoria:mem\|dato~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210597 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~477 " "Latch memoria:mem\|dato~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210597 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~413 " "Latch memoria:mem\|dato~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210597 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~509 " "Latch memoria:mem\|dato~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210597 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~693 " "Latch memoria:mem\|dato~693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210598 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~725 " "Latch memoria:mem\|dato~725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210598 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~661 " "Latch memoria:mem\|dato~661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210598 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~757 " "Latch memoria:mem\|dato~757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210598 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~717 " "Latch memoria:mem\|dato~717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210598 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~685 " "Latch memoria:mem\|dato~685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210598 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~653 " "Latch memoria:mem\|dato~653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210599 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~749 " "Latch memoria:mem\|dato~749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210599 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~677 " "Latch memoria:mem\|dato~677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210599 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~709 " "Latch memoria:mem\|dato~709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210599 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~645 " "Latch memoria:mem\|dato~645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210599 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~741 " "Latch memoria:mem\|dato~741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210599 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~733 " "Latch memoria:mem\|dato~733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210599 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~701 " "Latch memoria:mem\|dato~701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210600 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~669 " "Latch memoria:mem\|dato~669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210600 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~765 " "Latch memoria:mem\|dato~765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210600 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~821 " "Latch memoria:mem\|dato~821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210600 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~813 " "Latch memoria:mem\|dato~813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210601 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~805 " "Latch memoria:mem\|dato~805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210601 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~829 " "Latch memoria:mem\|dato~829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210601 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~845 " "Latch memoria:mem\|dato~845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210601 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~853 " "Latch memoria:mem\|dato~853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210601 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~837 " "Latch memoria:mem\|dato~837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210601 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~861 " "Latch memoria:mem\|dato~861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210602 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~781 " "Latch memoria:mem\|dato~781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210602 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~789 " "Latch memoria:mem\|dato~789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210602 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~773 " "Latch memoria:mem\|dato~773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210602 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~797 " "Latch memoria:mem\|dato~797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210602 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~885 " "Latch memoria:mem\|dato~885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210602 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~877 " "Latch memoria:mem\|dato~877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210603 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~869 " "Latch memoria:mem\|dato~869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210603 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~893 " "Latch memoria:mem\|dato~893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210603 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~597 " "Latch memoria:mem\|dato~597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210603 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~589 " "Latch memoria:mem\|dato~589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210603 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~581 " "Latch memoria:mem\|dato~581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210603 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~605 " "Latch memoria:mem\|dato~605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210603 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~557 " "Latch memoria:mem\|dato~557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210603 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~565 " "Latch memoria:mem\|dato~565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210604 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~549 " "Latch memoria:mem\|dato~549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210604 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~573 " "Latch memoria:mem\|dato~573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210604 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~533 " "Latch memoria:mem\|dato~533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210604 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~525 " "Latch memoria:mem\|dato~525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210604 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~517 " "Latch memoria:mem\|dato~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210604 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~541 " "Latch memoria:mem\|dato~541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210604 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~621 " "Latch memoria:mem\|dato~621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210604 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~629 " "Latch memoria:mem\|dato~629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210604 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~613 " "Latch memoria:mem\|dato~613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210605 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~637 " "Latch memoria:mem\|dato~637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210605 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~941 " "Latch memoria:mem\|dato~941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210605 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~973 " "Latch memoria:mem\|dato~973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210605 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~909 " "Latch memoria:mem\|dato~909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210605 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1005 " "Latch memoria:mem\|dato~1005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210605 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~981 " "Latch memoria:mem\|dato~981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210605 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~949 " "Latch memoria:mem\|dato~949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210605 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~917 " "Latch memoria:mem\|dato~917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210605 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1013 " "Latch memoria:mem\|dato~1013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210605 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~965 " "Latch memoria:mem\|dato~965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210606 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~933 " "Latch memoria:mem\|dato~933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210606 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~901 " "Latch memoria:mem\|dato~901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210606 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~997 " "Latch memoria:mem\|dato~997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210606 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~957 " "Latch memoria:mem\|dato~957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210606 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~989 " "Latch memoria:mem\|dato~989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210606 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~925 " "Latch memoria:mem\|dato~925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210606 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1021 " "Latch memoria:mem\|dato~1021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[5\] " "Ports D and ENA on the latch are fed by the same signal b\[5\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210606 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~310 " "Latch memoria:mem\|dato~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210606 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~302 " "Latch memoria:mem\|dato~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210607 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~294 " "Latch memoria:mem\|dato~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210607 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~318 " "Latch memoria:mem\|dato~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210607 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~334 " "Latch memoria:mem\|dato~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210607 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~342 " "Latch memoria:mem\|dato~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210607 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~326 " "Latch memoria:mem\|dato~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210607 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~350 " "Latch memoria:mem\|dato~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210608 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~270 " "Latch memoria:mem\|dato~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210608 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~278 " "Latch memoria:mem\|dato~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210608 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~262 " "Latch memoria:mem\|dato~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210608 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~286 " "Latch memoria:mem\|dato~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210608 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~374 " "Latch memoria:mem\|dato~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210608 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~366 " "Latch memoria:mem\|dato~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210608 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~358 " "Latch memoria:mem\|dato~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210608 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~382 " "Latch memoria:mem\|dato~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210608 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~182 " "Latch memoria:mem\|dato~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210609 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~214 " "Latch memoria:mem\|dato~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210609 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~150 " "Latch memoria:mem\|dato~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210609 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~246 " "Latch memoria:mem\|dato~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210609 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~206 " "Latch memoria:mem\|dato~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210609 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~174 " "Latch memoria:mem\|dato~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210609 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~142 " "Latch memoria:mem\|dato~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210610 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~238 " "Latch memoria:mem\|dato~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210610 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~166 " "Latch memoria:mem\|dato~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210610 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~198 " "Latch memoria:mem\|dato~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210610 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~134 " "Latch memoria:mem\|dato~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210611 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~230 " "Latch memoria:mem\|dato~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210611 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~222 " "Latch memoria:mem\|dato~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210611 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~190 " "Latch memoria:mem\|dato~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210611 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~158 " "Latch memoria:mem\|dato~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210611 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~254 " "Latch memoria:mem\|dato~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210612 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~86 " "Latch memoria:mem\|dato~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210612 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~78 " "Latch memoria:mem\|dato~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210612 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~70 " "Latch memoria:mem\|dato~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210612 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~94 " "Latch memoria:mem\|dato~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210613 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~46 " "Latch memoria:mem\|dato~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210613 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~54 " "Latch memoria:mem\|dato~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210613 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~38 " "Latch memoria:mem\|dato~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210613 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~62 " "Latch memoria:mem\|dato~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210613 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~22 " "Latch memoria:mem\|dato~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210613 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~14 " "Latch memoria:mem\|dato~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210613 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~6 " "Latch memoria:mem\|dato~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210613 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~30 " "Latch memoria:mem\|dato~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210614 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~110 " "Latch memoria:mem\|dato~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210614 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~118 " "Latch memoria:mem\|dato~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210614 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~102 " "Latch memoria:mem\|dato~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210614 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~126 " "Latch memoria:mem\|dato~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210614 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~430 " "Latch memoria:mem\|dato~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210614 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~462 " "Latch memoria:mem\|dato~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210614 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~398 " "Latch memoria:mem\|dato~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210615 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~494 " "Latch memoria:mem\|dato~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210615 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~470 " "Latch memoria:mem\|dato~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210615 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~438 " "Latch memoria:mem\|dato~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210615 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~406 " "Latch memoria:mem\|dato~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210615 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~502 " "Latch memoria:mem\|dato~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210615 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~454 " "Latch memoria:mem\|dato~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210615 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~422 " "Latch memoria:mem\|dato~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210615 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~390 " "Latch memoria:mem\|dato~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210615 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~486 " "Latch memoria:mem\|dato~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210616 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~446 " "Latch memoria:mem\|dato~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210616 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~478 " "Latch memoria:mem\|dato~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210616 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~414 " "Latch memoria:mem\|dato~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210616 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~510 " "Latch memoria:mem\|dato~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210616 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~694 " "Latch memoria:mem\|dato~694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210616 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~726 " "Latch memoria:mem\|dato~726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210616 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~662 " "Latch memoria:mem\|dato~662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210616 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~758 " "Latch memoria:mem\|dato~758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210617 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~718 " "Latch memoria:mem\|dato~718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210617 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~686 " "Latch memoria:mem\|dato~686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210617 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~654 " "Latch memoria:mem\|dato~654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210617 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~750 " "Latch memoria:mem\|dato~750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210617 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~678 " "Latch memoria:mem\|dato~678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210617 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~710 " "Latch memoria:mem\|dato~710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210617 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~646 " "Latch memoria:mem\|dato~646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210617 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~742 " "Latch memoria:mem\|dato~742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210618 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~734 " "Latch memoria:mem\|dato~734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210618 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~702 " "Latch memoria:mem\|dato~702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210618 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~670 " "Latch memoria:mem\|dato~670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210618 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~766 " "Latch memoria:mem\|dato~766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210618 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~822 " "Latch memoria:mem\|dato~822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210619 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~814 " "Latch memoria:mem\|dato~814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210619 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~806 " "Latch memoria:mem\|dato~806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210619 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~830 " "Latch memoria:mem\|dato~830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210619 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~846 " "Latch memoria:mem\|dato~846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210619 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~854 " "Latch memoria:mem\|dato~854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210620 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~838 " "Latch memoria:mem\|dato~838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210620 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~862 " "Latch memoria:mem\|dato~862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210620 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~782 " "Latch memoria:mem\|dato~782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210620 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~790 " "Latch memoria:mem\|dato~790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210620 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~774 " "Latch memoria:mem\|dato~774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210620 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~798 " "Latch memoria:mem\|dato~798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210620 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~886 " "Latch memoria:mem\|dato~886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210621 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~878 " "Latch memoria:mem\|dato~878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210621 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~870 " "Latch memoria:mem\|dato~870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210621 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~894 " "Latch memoria:mem\|dato~894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210621 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~598 " "Latch memoria:mem\|dato~598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210621 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~590 " "Latch memoria:mem\|dato~590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210621 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~582 " "Latch memoria:mem\|dato~582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210621 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~606 " "Latch memoria:mem\|dato~606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210621 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~558 " "Latch memoria:mem\|dato~558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210622 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~566 " "Latch memoria:mem\|dato~566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210622 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~550 " "Latch memoria:mem\|dato~550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210622 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~574 " "Latch memoria:mem\|dato~574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210622 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~534 " "Latch memoria:mem\|dato~534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210622 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~526 " "Latch memoria:mem\|dato~526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210622 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~518 " "Latch memoria:mem\|dato~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210622 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~542 " "Latch memoria:mem\|dato~542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210622 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~622 " "Latch memoria:mem\|dato~622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210623 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~630 " "Latch memoria:mem\|dato~630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210623 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~614 " "Latch memoria:mem\|dato~614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210623 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~638 " "Latch memoria:mem\|dato~638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210623 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~942 " "Latch memoria:mem\|dato~942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210623 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~974 " "Latch memoria:mem\|dato~974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210623 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~910 " "Latch memoria:mem\|dato~910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210623 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1006 " "Latch memoria:mem\|dato~1006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210624 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~982 " "Latch memoria:mem\|dato~982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210624 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~950 " "Latch memoria:mem\|dato~950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210624 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~918 " "Latch memoria:mem\|dato~918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210624 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1014 " "Latch memoria:mem\|dato~1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210624 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~966 " "Latch memoria:mem\|dato~966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210624 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~934 " "Latch memoria:mem\|dato~934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210624 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~902 " "Latch memoria:mem\|dato~902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210625 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~998 " "Latch memoria:mem\|dato~998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210625 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~958 " "Latch memoria:mem\|dato~958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210625 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~990 " "Latch memoria:mem\|dato~990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210625 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~926 " "Latch memoria:mem\|dato~926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210625 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1022 " "Latch memoria:mem\|dato~1022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[6\] " "Ports D and ENA on the latch are fed by the same signal b\[6\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210625 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~311 " "Latch memoria:mem\|dato~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210626 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~303 " "Latch memoria:mem\|dato~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210626 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~295 " "Latch memoria:mem\|dato~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210627 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~319 " "Latch memoria:mem\|dato~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210627 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~335 " "Latch memoria:mem\|dato~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210628 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~343 " "Latch memoria:mem\|dato~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210628 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~327 " "Latch memoria:mem\|dato~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210628 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~351 " "Latch memoria:mem\|dato~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210628 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~271 " "Latch memoria:mem\|dato~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210628 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~279 " "Latch memoria:mem\|dato~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210628 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~263 " "Latch memoria:mem\|dato~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210629 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~287 " "Latch memoria:mem\|dato~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210629 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~375 " "Latch memoria:mem\|dato~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210629 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~367 " "Latch memoria:mem\|dato~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210629 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~359 " "Latch memoria:mem\|dato~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210629 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~383 " "Latch memoria:mem\|dato~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210629 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~183 " "Latch memoria:mem\|dato~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210630 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~215 " "Latch memoria:mem\|dato~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210630 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~151 " "Latch memoria:mem\|dato~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210630 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~247 " "Latch memoria:mem\|dato~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210630 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~207 " "Latch memoria:mem\|dato~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210630 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~175 " "Latch memoria:mem\|dato~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210630 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~143 " "Latch memoria:mem\|dato~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210630 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~239 " "Latch memoria:mem\|dato~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210630 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~167 " "Latch memoria:mem\|dato~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210631 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~199 " "Latch memoria:mem\|dato~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210631 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~135 " "Latch memoria:mem\|dato~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210631 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~231 " "Latch memoria:mem\|dato~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210631 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~223 " "Latch memoria:mem\|dato~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210631 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~191 " "Latch memoria:mem\|dato~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210631 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~159 " "Latch memoria:mem\|dato~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210631 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~255 " "Latch memoria:mem\|dato~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210631 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~87 " "Latch memoria:mem\|dato~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210631 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~79 " "Latch memoria:mem\|dato~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210632 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~71 " "Latch memoria:mem\|dato~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210632 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~95 " "Latch memoria:mem\|dato~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210632 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~47 " "Latch memoria:mem\|dato~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210632 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~55 " "Latch memoria:mem\|dato~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210632 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~39 " "Latch memoria:mem\|dato~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210632 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~63 " "Latch memoria:mem\|dato~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210632 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~23 " "Latch memoria:mem\|dato~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210632 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~15 " "Latch memoria:mem\|dato~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210633 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~7 " "Latch memoria:mem\|dato~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210633 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~31 " "Latch memoria:mem\|dato~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210633 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~111 " "Latch memoria:mem\|dato~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210633 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~119 " "Latch memoria:mem\|dato~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210633 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~103 " "Latch memoria:mem\|dato~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210633 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~127 " "Latch memoria:mem\|dato~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210634 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~431 " "Latch memoria:mem\|dato~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210634 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~463 " "Latch memoria:mem\|dato~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210634 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~399 " "Latch memoria:mem\|dato~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210634 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~495 " "Latch memoria:mem\|dato~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210634 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~471 " "Latch memoria:mem\|dato~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210634 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~439 " "Latch memoria:mem\|dato~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210634 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~407 " "Latch memoria:mem\|dato~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210635 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~503 " "Latch memoria:mem\|dato~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210635 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~455 " "Latch memoria:mem\|dato~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210635 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~423 " "Latch memoria:mem\|dato~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210635 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~391 " "Latch memoria:mem\|dato~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210635 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~487 " "Latch memoria:mem\|dato~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210635 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~447 " "Latch memoria:mem\|dato~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210635 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~479 " "Latch memoria:mem\|dato~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210635 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~415 " "Latch memoria:mem\|dato~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210635 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~511 " "Latch memoria:mem\|dato~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210636 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~695 " "Latch memoria:mem\|dato~695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210636 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~727 " "Latch memoria:mem\|dato~727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210636 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~663 " "Latch memoria:mem\|dato~663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210636 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~759 " "Latch memoria:mem\|dato~759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210636 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~719 " "Latch memoria:mem\|dato~719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210636 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~687 " "Latch memoria:mem\|dato~687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210636 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~655 " "Latch memoria:mem\|dato~655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210636 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~751 " "Latch memoria:mem\|dato~751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210637 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~679 " "Latch memoria:mem\|dato~679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210637 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~711 " "Latch memoria:mem\|dato~711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210637 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~647 " "Latch memoria:mem\|dato~647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210637 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~743 " "Latch memoria:mem\|dato~743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210637 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~735 " "Latch memoria:mem\|dato~735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210637 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~703 " "Latch memoria:mem\|dato~703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210637 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~671 " "Latch memoria:mem\|dato~671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210637 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~767 " "Latch memoria:mem\|dato~767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210637 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~823 " "Latch memoria:mem\|dato~823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210637 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~815 " "Latch memoria:mem\|dato~815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210638 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~807 " "Latch memoria:mem\|dato~807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210638 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~831 " "Latch memoria:mem\|dato~831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210638 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~847 " "Latch memoria:mem\|dato~847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210638 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~855 " "Latch memoria:mem\|dato~855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210638 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~839 " "Latch memoria:mem\|dato~839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210638 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~863 " "Latch memoria:mem\|dato~863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210638 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~783 " "Latch memoria:mem\|dato~783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210639 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~791 " "Latch memoria:mem\|dato~791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210639 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~775 " "Latch memoria:mem\|dato~775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210639 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~799 " "Latch memoria:mem\|dato~799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210639 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~887 " "Latch memoria:mem\|dato~887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210639 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~879 " "Latch memoria:mem\|dato~879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210639 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~871 " "Latch memoria:mem\|dato~871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210639 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~895 " "Latch memoria:mem\|dato~895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210640 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~599 " "Latch memoria:mem\|dato~599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210640 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~591 " "Latch memoria:mem\|dato~591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210640 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~583 " "Latch memoria:mem\|dato~583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210640 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~607 " "Latch memoria:mem\|dato~607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210640 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~559 " "Latch memoria:mem\|dato~559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210640 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~567 " "Latch memoria:mem\|dato~567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210640 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~551 " "Latch memoria:mem\|dato~551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210641 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~575 " "Latch memoria:mem\|dato~575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210641 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~535 " "Latch memoria:mem\|dato~535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210641 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~527 " "Latch memoria:mem\|dato~527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210641 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~519 " "Latch memoria:mem\|dato~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210641 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~543 " "Latch memoria:mem\|dato~543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210641 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~623 " "Latch memoria:mem\|dato~623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210641 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~631 " "Latch memoria:mem\|dato~631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210642 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~615 " "Latch memoria:mem\|dato~615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210642 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~639 " "Latch memoria:mem\|dato~639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210642 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~943 " "Latch memoria:mem\|dato~943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210642 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~975 " "Latch memoria:mem\|dato~975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210642 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~911 " "Latch memoria:mem\|dato~911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210643 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1007 " "Latch memoria:mem\|dato~1007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210643 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~983 " "Latch memoria:mem\|dato~983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210643 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~951 " "Latch memoria:mem\|dato~951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210643 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~919 " "Latch memoria:mem\|dato~919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210644 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1015 " "Latch memoria:mem\|dato~1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210644 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~967 " "Latch memoria:mem\|dato~967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210644 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~935 " "Latch memoria:mem\|dato~935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210644 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~903 " "Latch memoria:mem\|dato~903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210644 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~999 " "Latch memoria:mem\|dato~999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210644 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~959 " "Latch memoria:mem\|dato~959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210644 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~991 " "Latch memoria:mem\|dato~991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210645 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~927 " "Latch memoria:mem\|dato~927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210645 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:mem\|dato~1023 " "Latch memoria:mem\|dato~1023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583165210645 ""}  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583165210645 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "actividad06.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/actividad06.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583165211911 "|actividad06|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583165211911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2086 " "Implemented 2086 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583165211912 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583165211912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2056 " "Implemented 2056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583165211912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583165211912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2086 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2086 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "936 " "Peak virtual memory: 936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583165212179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  2 10:06:52 2020 " "Processing ended: Mon Mar  2 10:06:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583165212179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583165212179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583165212179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583165212179 ""}
