Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 16 21:42:43 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OLED_interface_synth_timing_summary_routed.rpt -pb OLED_interface_synth_timing_summary_routed.pb -rpx OLED_interface_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : OLED_interface_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    98          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (98)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (270)
5. checking no_input_delay (12)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (98)
-------------------------
 There are 98 register/latch pins with no clock driven by root clock pin: g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (270)
--------------------------------------------------
 There are 270 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.565        0.000                      0                   33        0.210        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.565        0.000                      0                   33        0.210        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 2.428ns (44.259%)  route 3.058ns (55.741%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/Q
                         net (fo=2, routed)           0.644     6.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.371 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.781     7.152    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.632     8.908    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.545 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.130    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.570 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.570    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.420ns (44.177%)  route 3.058ns (55.823%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/Q
                         net (fo=2, routed)           0.644     6.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.371 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.781     7.152    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.632     8.908    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.545 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.130    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.562 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.562    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.344ns (43.392%)  route 3.058ns (56.608%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/Q
                         net (fo=2, routed)           0.644     6.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.371 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.781     7.152    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.632     8.908    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.545 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.130    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.486 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.486    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.324ns (43.181%)  route 3.058ns (56.819%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/Q
                         net (fo=2, routed)           0.644     6.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.371 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.781     7.152    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.632     8.908    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.545 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.130    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.466 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.466    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.311ns (43.044%)  route 3.058ns (56.956%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/Q
                         net (fo=2, routed)           0.644     6.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.371 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.781     7.152    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.632     8.908    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.545 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.130    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.453 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.453    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.303ns (42.959%)  route 3.058ns (57.041%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/Q
                         net (fo=2, routed)           0.644     6.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.371 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.781     7.152    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.632     8.908    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.545 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.130    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.445 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.445    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.227ns (42.139%)  route 3.058ns (57.861%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/Q
                         net (fo=2, routed)           0.644     6.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.371 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.781     7.152    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.632     8.908    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.545 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.130    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.369 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.369    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.207ns (41.919%)  route 3.058ns (58.081%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/Q
                         net (fo=2, routed)           0.644     6.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.371 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.781     7.152    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.632     8.908    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.545 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.130    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.349 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.349    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.194ns (41.775%)  route 3.058ns (58.225%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/Q
                         net (fo=2, routed)           0.644     6.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.371 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.781     7.152    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.632     8.908    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.545 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.336 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.336    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_6
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.186ns (41.686%)  route 3.058ns (58.314%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/Q
                         net (fo=2, routed)           0.644     6.247    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.371 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.781     7.152    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.632     8.908    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_2_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.545 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.328 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.328    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  4.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.115     1.701    g_OLED_interface/SCLK_clock_divider/JC_OBUF[3]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.746 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_1/O
                         net (fo=1, routed)           0.000     1.746    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_1_n_0
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.091     1.536    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/Q
                         net (fo=2, routed)           0.148     1.757    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.802    g_OLED_interface/SCLK_clock_divider/s_ms_reg[12]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_4
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.148     1.757    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.802    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_4
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/Q
                         net (fo=2, routed)           0.148     1.758    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
    SLICE_X34Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     1.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.134     1.580    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.149     1.758    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg[8]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_4
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.149     1.759    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     1.804    g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDCE (Hold_fdce_C_D)         0.134     1.580    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.149     1.759    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.134     1.580    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.149     1.757    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.802    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_3_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_4
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.134     1.578    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.273ns (64.315%)  route 0.151ns (35.685%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.151     1.761    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.806    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.870 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_4
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/Q
                         net (fo=2, routed)           0.174     1.783    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[12]_i_5/O
                         net (fo=1, routed)           0.000     1.828    g_OLED_interface/SCLK_clock_divider/s_ms_reg[12]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_7
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           285 Endpoints
Min Delay           285 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.140ns  (logic 4.991ns (61.312%)  route 3.149ns (38.688%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.149     4.611    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.140 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.140    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_VCCEN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.556ns  (logic 3.964ns (52.465%)  route 3.592ns (47.535%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE                         0.000     0.000 r  g_OLED_interface/o_VCCEN_reg/C
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_OLED_interface/o_VCCEN_reg/Q
                         net (fo=1, routed)           3.592     4.048    JC_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.556 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.556    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 4.030ns (56.674%)  route 3.081ns (43.326%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/C
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/Q
                         net (fo=1, routed)           3.081     3.605    JC_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.111 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.111    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.958ns (69.740%)  route 2.151ns (30.260%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.151     3.604    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.109 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.109    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_RES_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.742ns  (logic 3.957ns (58.690%)  route 2.785ns (41.310%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDPE                         0.000     0.000 r  g_OLED_interface/o_RES_reg/C
    SLICE_X3Y35          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  g_OLED_interface/o_RES_reg/Q
                         net (fo=1, routed)           2.785     3.241    JC_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.742 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.742    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_VCCEN_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.679ns  (logic 3.960ns (59.292%)  route 2.719ns (40.708%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE                         0.000     0.000 r  g_OLED_interface/o_VCCEN_reg_lopt_replica_3/C
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_OLED_interface/o_VCCEN_reg_lopt_replica_3/Q
                         net (fo=1, routed)           2.719     3.175    lopt_10
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.679 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.679    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 4.033ns (63.798%)  route 2.289ns (36.202%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDPE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/C
    SLICE_X6Y35          FDPE (Prop_fdpe_C_Q)         0.524     0.524 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/Q
                         net (fo=1, routed)           2.289     2.813    JC_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509     6.322 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.322    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.269ns  (logic 3.968ns (63.286%)  route 2.302ns (36.714%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/C
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/Q
                         net (fo=1, routed)           2.302     2.761    JC_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         3.509     6.269 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.269    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            JC[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 4.055ns (66.207%)  route 2.070ns (33.793%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/C
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/Q
                         net (fo=1, routed)           2.070     2.594    lopt_4
    L17                  OBUF (Prop_obuf_I_O)         3.531     6.125 r  JC_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.125    JC[4]
    L17                                                               r  JC[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.121ns  (logic 4.061ns (66.344%)  route 2.060ns (33.656%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDPE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg_lopt_replica/C
    SLICE_X6Y35          FDPE (Prop_fdpe_C_Q)         0.524     0.524 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg_lopt_replica/Q
                         net (fo=1, routed)           2.060     2.584    lopt
    K17                  OBUF (Prop_obuf_I_O)         3.537     6.121 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.121    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.191ns (77.974%)  route 0.054ns (22.026%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[4]/C
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.054     0.200    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg_n_0_[4]
    SLICE_X5Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.245 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.245    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[5]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/Q
                         net (fo=2, routed)           0.110     0.274    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC
    SLICE_X6Y37          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_N_transmit_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.621%)  route 0.155ns (52.379%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE                         0.000     0.000 r  g_OLED_interface/s_N_transmit_reg[2]/C
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_N_transmit_reg[2]/Q
                         net (fo=7, routed)           0.155     0.296    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/Q[1]
    SLICE_X7Y37          FDRE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg_reg[1]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg_reg[1]/Q
                         net (fo=5, routed)           0.083     0.211    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg_reg_n_0_[1]
    SLICE_X7Y36          LUT6 (Prop_lut6_I4_O)        0.099     0.310 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     0.310    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg[2]_i_2_n_0
    SLICE_X7Y36          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_DC_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (40.032%)  route 0.192ns (59.968%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE                         0.000     0.000 r  g_OLED_interface/s_DC_reg[0]/C
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_OLED_interface/s_DC_reg[0]/Q
                         net (fo=2, routed)           0.192     0.320    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/D[0]
    SLICE_X7Y37          FDRE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.209ns (64.989%)  route 0.113ns (35.011%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[1]/C
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[1]/Q
                         net (fo=2, routed)           0.113     0.277    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/Q[1]
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.045     0.322 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[2]_i_1_n_0
    SLICE_X4Y39          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.125%)  route 0.117ns (35.875%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[0]/C
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[0]/Q
                         net (fo=3, routed)           0.117     0.281    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/Q[0]
    SLICE_X5Y39          LUT5 (Prop_lut5_I4_O)        0.045     0.326 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.326    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[1]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_bit_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_bit_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_bit_reg_reg[2]/C
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_bit_reg_reg[2]/Q
                         net (fo=5, routed)           0.087     0.235    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_bit_reg_reg_n_0_[2]
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.098     0.333 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_bit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_bit_reg[0]_i_1_n_0
    SLICE_X6Y36          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_bit_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.189ns (56.727%)  route 0.144ns (43.273%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE                         0.000     0.000 r  g_OLED_interface/s_DATA_reg[6]/C
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_DATA_reg[6]/Q
                         net (fo=1, routed)           0.144     0.285    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[7]_1[6]
    SLICE_X6Y39          LUT3 (Prop_lut3_I2_O)        0.048     0.333 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.333    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/p_0_in[6]
    SLICE_X6Y39          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/Q
                         net (fo=2, routed)           0.170     0.334    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC
    SLICE_X6Y37          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 4.066ns (52.712%)  route 3.648ns (47.288%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.707     6.248    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.344 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=100, routed)         2.941     9.285    JC_OBUF_BUFG[3]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.800 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.800    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.697ns  (logic 4.066ns (52.825%)  route 3.631ns (47.175%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.707     6.248    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.344 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=100, routed)         2.924     9.268    JC_OBUF_BUFG[3]
    P18                  OBUF (Prop_obuf_I_O)         3.514    12.782 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.782    JC[3]
    P18                                                               r  JC[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.382ns (57.843%)  route 1.007ns (42.157%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.268     1.854    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.880 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=100, routed)         0.739     2.619    JC_OBUF_BUFG[3]
    P18                  OBUF (Prop_obuf_I_O)         1.215     3.834 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.834    JC[3]
    P18                                                               r  JC[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.383ns (57.610%)  route 1.017ns (42.390%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.268     1.854    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.880 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=100, routed)         0.749     2.629    JC_OBUF_BUFG[3]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.845 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.845    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.032ns  (logic 2.635ns (32.809%)  route 5.397ns (67.191%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         5.397     6.838    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.962    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.592 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.709 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.032 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.032    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 2.627ns (32.742%)  route 5.397ns (67.258%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         5.397     6.838    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.962    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.592 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.709 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.024 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.024    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.948ns  (logic 2.551ns (32.099%)  route 5.397ns (67.901%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         5.397     6.838    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.962    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.592 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.709 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.948 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.948    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.928ns  (logic 2.531ns (31.927%)  route 5.397ns (68.073%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         5.397     6.838    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.962    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.592 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.709 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.928 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.928    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.915ns  (logic 2.518ns (31.816%)  route 5.397ns (68.184%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         5.397     6.838    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.962    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.592 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.915 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.915    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.907ns  (logic 2.510ns (31.747%)  route 5.397ns (68.253%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         5.397     6.838    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.962    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.592 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.907 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.907    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.831ns  (logic 2.434ns (31.084%)  route 5.397ns (68.916%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         5.397     6.838    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.962    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.592 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.831 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.831    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.811ns  (logic 2.414ns (30.908%)  route 5.397ns (69.092%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         5.397     6.838    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.962    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.592 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.811    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.798ns  (logic 2.401ns (30.793%)  route 5.397ns (69.207%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         5.397     6.838    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.962    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.798 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.798    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_6
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.790ns  (logic 2.393ns (30.721%)  route 5.397ns (69.279%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         5.397     6.838    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     6.962    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.475 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.790 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.790    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.225ns  (logic 0.210ns (9.419%)  route 2.015ns (90.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         2.015     2.225    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y44         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.225ns  (logic 0.210ns (9.419%)  route 2.015ns (90.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         2.015     2.225    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y44         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.225ns  (logic 0.210ns (9.419%)  route 2.015ns (90.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         2.015     2.225    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y44         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.225ns  (logic 0.210ns (9.419%)  route 2.015ns (90.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         2.015     2.225    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y44         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.321ns (14.355%)  route 1.912ns (85.645%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         1.912     2.122    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.167 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[8]_i_4/O
                         net (fo=1, routed)           0.000     2.167    g_OLED_interface/SCLK_clock_divider/s_ms_reg[8]_i_4_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.233 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.233    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_6
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.256ns  (logic 0.210ns (9.285%)  route 2.047ns (90.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         2.047     2.256    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.256ns  (logic 0.210ns (9.285%)  route 2.047ns (90.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         2.047     2.256    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.256ns  (logic 0.210ns (9.285%)  route 2.047ns (90.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         2.047     2.256    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.256ns  (logic 0.210ns (9.285%)  route 2.047ns (90.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         2.047     2.256    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.264ns  (logic 0.210ns (9.254%)  route 2.055ns (90.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         2.055     2.264    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y42         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C





