// Seed: 704941763
module module_0 (
    output tri id_0,
    input wor id_1,
    input tri1 id_2,
    input tri id_3,
    output wire id_4,
    input tri id_5,
    output wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri id_10,
    output wand id_11,
    input tri id_12,
    output tri0 id_13,
    output tri id_14,
    input wor id_15,
    input wand id_16,
    input supply1 id_17
    , id_21,
    output supply0 id_18,
    output wire id_19
);
  wire id_22, id_23 = id_23;
  wire id_24;
  wire id_25;
endmodule
module module_1 (
    input wor id_0,
    inout supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    input tri id_7,
    output supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    output wire id_11,
    input supply0 id_12,
    output wor id_13,
    input logic id_14,
    output tri0 id_15,
    input tri1 id_16,
    output wand id_17,
    output wire id_18,
    output logic id_19,
    output wor id_20,
    output tri0 id_21,
    input supply1 id_22,
    output tri1 id_23
);
  always @(negedge 1'b0) id_19 = #1 id_14;
  module_0(
      id_17,
      id_4,
      id_2,
      id_6,
      id_15,
      id_16,
      id_18,
      id_2,
      id_22,
      id_9,
      id_18,
      id_21,
      id_22,
      id_8,
      id_1,
      id_9,
      id_7,
      id_4,
      id_18,
      id_5
  );
  logic [7:0] id_25;
  assign id_25[1 : 1] = 1;
  always #1 $display(id_14);
endmodule
