// Seed: 3427071566
module module_0 ();
  final begin
    if (id_1) $display((1'b0));
    else id_1 <= 'b0;
  end
  wire id_3;
  module_2(
      id_3, id_3
  );
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output wand  id_4,
    output tri1  id_5,
    input  tri1  id_6
);
  wire id_8;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  integer id_3, id_4;
  assign id_1 = 1'd0 - (id_2);
  assign id_4 = ~id_4;
  id_5(
      id_4, 1
  );
endmodule
