module_name,signal_name,fan_in,operators_count,conditional_count,arithmetic_ops,logical_ops,comparison_ops,mux_count,actual_depth
counter,max_reached,10,5,1,0,4,1,1,4
counter,intermediate1,3,2,0,0,2,0,0,2
counter,intermediate2,3,2,0,0,2,0,0,2
counter,intermediate3,3,2,0,0,2,0,0,3
counter,count,3,1,1,1,0,0,0,1
alu,overflow_flag,15,10,5,0,5,5,5,6
alu,overflow_add,3,2,0,0,2,0,0,5
alu,overflow_sub,3,2,0,0,2,0,0,5
alu,overflow_mult,2,1,0,0,1,0,0,5
alu,carry_out,2,1,0,0,1,0,0,4
alu,borrow,2,1,0,0,1,0,0,4
alu,add_result,2,1,0,1,0,0,0,1
alu,sub_result,2,1,0,1,0,0,0,1
alu,and_result,2,1,0,0,1,0,0,1
alu,or_result,2,1,0,0,1,0,0,1
alu,xor_result,2,1,0,0,1,0,0,1
alu,shift_left,2,1,0,1,0,0,0,2
alu,shift_right,2,1,0,1,0,0,0,2
alu,mult_result,2,1,0,1,0,0,0,2
alu,result,20,8,8,5,3,0,8,3
fifo_controller,empty,1,1,0,0,0,1,0,1
fifo_controller,full,1,1,0,0,0,1,0,1
fifo_controller,half_full,1,1,0,0,0,1,0,2
fifo_controller,quarter_full,1,1,0,0,0,1,0,2
fifo_controller,three_quarters_full,1,1,0,0,0,1,0,2
fifo_controller,almost_empty,2,2,0,0,1,1,0,3
fifo_controller,almost_full,2,2,0,0,1,1,0,3
fifo_controller,overflow_warning,2,1,0,0,1,0,0,4
fifo_controller,underflow_warning,2,1,0,0,1,0,0,4
fifo_controller,error_condition,2,1,0,0,1,0,0,5
fifo_controller,debug_trigger,4,3,0,0,3,0,0,6
fifo_controller,data_out,3,1,1,0,1,0,0,2
fifo_controller,write_ptr,3,2,1,1,1,0,0,2
fifo_controller,read_ptr,3,2,1,1,1,0,0,2
fifo_controller,count,4,3,2,2,1,0,2,3
processor,alu_result,8,6,2,2,3,1,2,4
processor,pc_next,5,3,3,1,1,1,3,3
processor,branch_taken,6,4,0,0,3,1,0,3
processor,mem_addr,4,2,1,1,0,1,1,2
processor,instr_decode,3,5,0,0,2,3,0,2
processor,reg_write,7,4,2,0,2,2,2,3
processor,mem_read_data,2,1,0,0,0,1,0,1
processor,mem_write_data,3,2,1,0,1,1,1,2
processor,status_flags,12,8,0,0,5,3,0,5
processor,interrupt_pending,5,3,0,0,2,1,0,3
uart,tx_ready,3,2,1,0,1,1,1,2
uart,rx_valid,4,3,2,0,2,1,2,3
uart,baud_tick,2,2,0,1,0,1,0,2
uart,tx_shift_reg,5,3,1,0,2,1,1,3
uart,rx_shift_reg,6,4,2,0,3,1,2,4
uart,tx_bit_count,3,2,1,1,0,1,1,2
uart,rx_bit_count,4,3,2,1,1,1,2,3
uart,parity_error,5,3,0,0,2,1,0,3
uart,framing_error,3,2,0,0,1,1,0,2
uart,overrun_error,4,2,0,0,1,1,0,2
memory_controller,read_data_valid,5,3,2,0,2,1,2,3
memory_controller,write_data_ready,4,2,1,0,1,1,1,2
memory_controller,address_valid,3,2,0,0,1,1,0,2
memory_controller,burst_count,5,3,1,1,1,1,1,3
memory_controller,state_next,8,5,4,0,2,3,4,4
memory_controller,refresh_needed,6,4,0,0,2,2,0,3
memory_controller,bank_active,4,3,0,0,2,1,0,2
memory_controller,row_open,3,2,0,0,1,1,0,2
memory_controller,cas_latency_counter,4,3,1,1,1,1,1,3
memory_controller,refresh_counter,3,2,1,1,0,1,1,2
ethernet,rx_data_valid,5,3,2,0,2,1,2,3
ethernet,tx_data_ready,4,2,1,0,1,1,1,2
ethernet,crc_valid,7,5,0,0,4,1,0,4
ethernet,frame_start,3,2,0,0,1,1,0,2
ethernet,frame_end,4,3,0,0,2,1,0,3
ethernet,mac_match,6,4,0,0,3,1,0,3
ethernet,broadcast_frame,3,2,0,0,1,1,0,2
ethernet,multicast_frame,4,3,0,0,2,1,0,3
ethernet,rx_error,5,3,0,0,2,1,0,3
ethernet,tx_error,4,2,0,0,1,1,0,2
i2c_master,scl_out,5,3,2,0,2,1,2,3
i2c_master,sda_out,7,5,3,0,3,2,3,4
i2c_master,busy,4,2,0,0,1,1,0,2
i2c_master,ack_received,5,3,0,0,2,1,0,3
i2c_master,byte_counter,4,3,1,1,1,1,1,3
i2c_master,bit_counter,3,2,1,1,0,1,1,2
i2c_master,data_shift_reg,6,4,2,0,3,1,2,4
i2c_master,addr_shift_reg,5,3,1,0,2,1,1,3
i2c_master,state_next,8,6,5,0,3,3,5,5
i2c_master,clock_divider,3,2,1,1,0,1,1,2
spi_master,mosi_out,6,4,2,0,3,1,2,4
spi_master,sck_out,4,3,1,0,2,1,1,3
spi_master,cs_out,5,3,2,0,2,1,2,3
spi_master,busy,3,2,0,0,1,1,0,2
spi_master,byte_received,4,3,0,0,2,1,0,3
spi_master,tx_shift_reg,5,3,1,0,2,1,1,3
spi_master,rx_shift_reg,6,4,2,0,3,1,2,4
spi_master,bit_counter,3,2,1,1,0,1,1,2
spi_master,clock_divider,4,3,1,1,1,1,1,3
spi_master,state_next,7,5,4,0,3,2,4,4 