TimeQuest Timing Analyzer report for uart_top
Thu May 21 18:50:10 2015
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'key_debounce:key_debounce|led_out'
 13. Slow 1200mV 85C Model Setup: 'receive:receive|i[0]'
 14. Slow 1200mV 85C Model Hold: 'receive:receive|i[0]'
 15. Slow 1200mV 85C Model Hold: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'key_debounce:key_debounce|led_out'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'receive:receive|i[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'key_debounce:key_debounce|led_out'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'key_debounce:key_debounce|led_out'
 34. Slow 1200mV 0C Model Setup: 'receive:receive|i[0]'
 35. Slow 1200mV 0C Model Hold: 'receive:receive|i[0]'
 36. Slow 1200mV 0C Model Hold: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'key_debounce:key_debounce|led_out'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'receive:receive|i[0]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'key_debounce:key_debounce|led_out'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Slow 1200mV 0C Model Metastability Report
 47. Fast 1200mV 0C Model Setup Summary
 48. Fast 1200mV 0C Model Hold Summary
 49. Fast 1200mV 0C Model Recovery Summary
 50. Fast 1200mV 0C Model Removal Summary
 51. Fast 1200mV 0C Model Minimum Pulse Width Summary
 52. Fast 1200mV 0C Model Setup: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Setup: 'key_debounce:key_debounce|led_out'
 54. Fast 1200mV 0C Model Setup: 'receive:receive|i[0]'
 55. Fast 1200mV 0C Model Hold: 'receive:receive|i[0]'
 56. Fast 1200mV 0C Model Hold: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Hold: 'key_debounce:key_debounce|led_out'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'receive:receive|i[0]'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'key_debounce:key_debounce|led_out'
 60. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Fast 1200mV 0C Model Metastability Report
 67. Multicorner Timing Analysis Summary
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Board Trace Model Assignments
 73. Input Transition Times
 74. Signal Integrity Metrics (Slow 1200mv 0c Model)
 75. Signal Integrity Metrics (Slow 1200mv 85c Model)
 76. Signal Integrity Metrics (Fast 1200mv 0c Model)
 77. Setup Transfers
 78. Hold Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; uart_top                                          ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6E22C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  25.0%      ;
;     3-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------------------+-----------------------------------------------------------------------+
; Clock Name                                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                              ; Targets                                                               ;
+-------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------------------+-----------------------------------------------------------------------+
; key_debounce:key_debounce|led_out                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                     ; { key_debounce:key_debounce|led_out }                                 ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz  ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; sys_clk ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; receive:receive|i[0]                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                     ; { receive:receive|i[0] }                                              ;
; sys_clk                                                           ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                     ; { sys_clk }                                                           ;
+-------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                      ;
+------------+-----------------+-------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note ;
+------------+-----------------+-------------------------------------------------------------------+------+
; 147.71 MHz ; 147.71 MHz      ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                        ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; -8.275 ; -2329.654     ;
; key_debounce:key_debounce|led_out                                 ; -5.495 ; -428.476      ;
; receive:receive|i[0]                                              ; -0.477 ; -7.666        ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                         ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; receive:receive|i[0]                                              ; -1.485 ; -58.254       ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.229 ; -0.229        ;
; key_debounce:key_debounce|led_out                                 ; 1.627  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; receive:receive|i[0]                                              ; 0.338 ; 0.000         ;
; key_debounce:key_debounce|led_out                                 ; 0.429 ; 0.000         ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.200 ; 0.000         ;
; sys_clk                                                           ; 9.934 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                  ;
+--------+---------------------+-------------------+-----------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node           ; Launch Clock                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+-------------------+-----------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -8.275 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.594     ; 6.632      ;
; -8.275 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.594     ; 6.632      ;
; -8.275 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.594     ; 6.632      ;
; -8.275 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.594     ; 6.632      ;
; -8.218 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.611     ; 6.558      ;
; -8.218 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.611     ; 6.558      ;
; -8.218 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.611     ; 6.558      ;
; -8.218 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.611     ; 6.558      ;
; -8.161 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.572     ; 6.540      ;
; -8.161 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.572     ; 6.540      ;
; -8.161 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.572     ; 6.540      ;
; -8.161 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.572     ; 6.540      ;
; -8.105 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.551     ; 6.505      ;
; -8.105 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.551     ; 6.505      ;
; -8.105 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.551     ; 6.505      ;
; -8.105 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.551     ; 6.505      ;
; -8.053 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.614     ; 6.390      ;
; -8.053 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.614     ; 6.390      ;
; -8.053 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.614     ; 6.390      ;
; -8.053 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.614     ; 6.390      ;
; -8.043 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.583     ; 6.411      ;
; -8.043 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.583     ; 6.411      ;
; -8.043 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.583     ; 6.411      ;
; -8.043 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.583     ; 6.411      ;
; -8.029 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.613     ; 6.367      ;
; -8.029 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.613     ; 6.367      ;
; -8.029 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.613     ; 6.367      ;
; -8.029 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.613     ; 6.367      ;
; -8.025 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.578     ; 6.398      ;
; -8.025 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.578     ; 6.398      ;
; -8.025 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.578     ; 6.398      ;
; -8.025 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.578     ; 6.398      ;
; -8.007 ; xkz_a:xkz_a|d[1][0] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.582     ; 6.376      ;
; -8.007 ; xkz_a:xkz_a|d[1][0] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.582     ; 6.376      ;
; -8.007 ; xkz_a:xkz_a|d[1][0] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.582     ; 6.376      ;
; -8.007 ; xkz_a:xkz_a|d[1][0] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.582     ; 6.376      ;
; -7.998 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[2]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.572     ; 6.377      ;
; -7.941 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[2]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.589     ; 6.303      ;
; -7.922 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[2]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.550     ; 6.323      ;
; -7.909 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.265      ;
; -7.908 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[17] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.264      ;
; -7.907 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.263      ;
; -7.905 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[15] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.261      ;
; -7.904 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[21] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.260      ;
; -7.902 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[27] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.258      ;
; -7.901 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[29] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.257      ;
; -7.900 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[18] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.256      ;
; -7.899 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[20] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.255      ;
; -7.898 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[19] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.254      ;
; -7.898 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[22] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.254      ;
; -7.897 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.595     ; 6.253      ;
; -7.890 ; xkz_a:xkz_a|d[1][3] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.580     ; 6.261      ;
; -7.890 ; xkz_a:xkz_a|d[1][3] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.580     ; 6.261      ;
; -7.890 ; xkz_a:xkz_a|d[1][3] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.580     ; 6.261      ;
; -7.890 ; xkz_a:xkz_a|d[1][3] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.580     ; 6.261      ;
; -7.883 ; xkz_a:xkz_a|d[0][1] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.555     ; 6.279      ;
; -7.883 ; xkz_a:xkz_a|d[0][1] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.555     ; 6.279      ;
; -7.883 ; xkz_a:xkz_a|d[0][1] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.555     ; 6.279      ;
; -7.883 ; xkz_a:xkz_a|d[0][1] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.555     ; 6.279      ;
; -7.852 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.191      ;
; -7.851 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[17] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.190      ;
; -7.850 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.189      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[0]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[2]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[4]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[6]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[7]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[8]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[9]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[10] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[11] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[12] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[13] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[14] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.849 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[15] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.593     ; 6.207      ;
; -7.848 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[15] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.187      ;
; -7.847 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[21] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.186      ;
; -7.845 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[27] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.184      ;
; -7.844 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[29] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.183      ;
; -7.843 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[18] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.182      ;
; -7.842 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[20] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.181      ;
; -7.841 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[19] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.180      ;
; -7.841 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[22] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.180      ;
; -7.840 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.612     ; 6.179      ;
; -7.835 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.617     ; 6.169      ;
; -7.835 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.617     ; 6.169      ;
; -7.835 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.617     ; 6.169      ;
; -7.835 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.617     ; 6.169      ;
; -7.832 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.210      ;
; -7.831 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[17] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.209      ;
; -7.830 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.208      ;
; -7.828 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|b[2]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.529     ; 6.250      ;
; -7.828 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[15] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.206      ;
; -7.827 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[21] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.205      ;
; -7.825 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[27] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.203      ;
; -7.824 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[29] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.202      ;
; -7.823 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[18] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.201      ;
; -7.822 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[20] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.200      ;
; -7.821 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[19] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.199      ;
; -7.820 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[22] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 6.198      ;
+--------+---------------------+-------------------+-----------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'key_debounce:key_debounce|led_out'                                                                                          ;
+--------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node             ; Launch Clock         ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; -5.495 ; receive:receive|s31[2] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.803     ; 2.645      ;
; -5.382 ; receive:receive|s21[6] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.642     ; 2.775      ;
; -5.324 ; receive:receive|s21[5] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.643     ; 2.716      ;
; -5.320 ; receive:receive|s31[1] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.803     ; 2.470      ;
; -5.203 ; receive:receive|s21[7] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.642     ; 2.596      ;
; -5.175 ; receive:receive|s21[2] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.661     ; 2.549      ;
; -5.153 ; receive:receive|s21[3] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.661     ; 2.527      ;
; -5.125 ; receive:receive|s31[0] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.804     ; 2.274      ;
; -5.051 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.913     ; 2.510      ;
; -5.045 ; receive:receive|s21[4] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.642     ; 2.438      ;
; -5.026 ; receive:receive|s11[2] ; xkz_a:xkz_a|e[1][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.336     ; 2.686      ;
; -5.003 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.913     ; 2.462      ;
; -4.999 ; receive:receive|s21[0] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.819     ; 2.215      ;
; -4.979 ; receive:receive|s21[1] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.660     ; 2.354      ;
; -4.976 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.911     ; 2.438      ;
; -4.965 ; receive:receive|s31[3] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.730     ; 2.188      ;
; -4.938 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.073     ; 2.230      ;
; -4.928 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.911     ; 2.390      ;
; -4.922 ; receive:receive|s11[3] ; xkz_a:xkz_a|e[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.235     ; 2.395      ;
; -4.920 ; receive:receive|s11[1] ; xkz_a:xkz_a|e[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.239     ; 2.389      ;
; -4.891 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.073     ; 2.183      ;
; -4.887 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.847     ; 2.405      ;
; -4.860 ; receive:receive|s11[4] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.212     ; 2.013      ;
; -4.854 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.071     ; 2.148      ;
; -4.845 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.199     ; 2.648      ;
; -4.839 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.847     ; 2.357      ;
; -4.837 ; receive:receive|s31[6] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.804     ; 1.986      ;
; -4.836 ; receive:receive|s31[5] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.912     ; 2.296      ;
; -4.816 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.881     ; 2.432      ;
; -4.814 ; receive:receive|s31[6] ; xkz_a:xkz_a|e[3][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.696     ; 2.811      ;
; -4.812 ; receive:receive|s31[0] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.911     ; 2.274      ;
; -4.811 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.882     ; 2.426      ;
; -4.803 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.118     ; 2.050      ;
; -4.801 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.204     ; 2.601      ;
; -4.798 ; receive:receive|s11[5] ; xkz_a:xkz_a|e[1][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.199     ; 2.601      ;
; -4.791 ; receive:receive|s31[4] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.804     ; 1.940      ;
; -4.790 ; receive:receive|s11[0] ; xkz_a:xkz_a|e[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.238     ; 2.260      ;
; -4.784 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.874     ; 2.414      ;
; -4.768 ; receive:receive|s11[5] ; xkz_a:xkz_a|e[1][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.204     ; 2.568      ;
; -4.767 ; receive:receive|s11[2] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.257     ; 1.875      ;
; -4.767 ; receive:receive|s11[4] ; xkz_a:xkz_a|e[1][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.338     ; 2.431      ;
; -4.766 ; receive:receive|s31[4] ; xkz_a:xkz_a|e[3][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.696     ; 2.763      ;
; -4.761 ; receive:receive|s31[5] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.910     ; 2.224      ;
; -4.760 ; receive:receive|s11[4] ; xkz_a:xkz_a|e[1][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.343     ; 2.421      ;
; -4.754 ; receive:receive|s11[2] ; xkz_a:xkz_a|e[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.374     ; 2.088      ;
; -4.752 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.715     ; 2.396      ;
; -4.749 ; receive:receive|s11[1] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.122     ; 1.992      ;
; -4.747 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.716     ; 2.390      ;
; -4.745 ; receive:receive|s11[1] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.078     ; 2.040      ;
; -4.742 ; receive:receive|s11[1] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.076     ; 2.031      ;
; -4.741 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.072     ; 2.034      ;
; -4.730 ; receive:receive|s31[1] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.912     ; 2.190      ;
; -4.729 ; receive:receive|s11[2] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.210     ; 1.884      ;
; -4.729 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.074     ; 2.028      ;
; -4.718 ; receive:receive|s61[3] ; xkz_a:xkz_a|e[6][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.716     ; 2.357      ;
; -4.707 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.120     ; 1.952      ;
; -4.705 ; receive:receive|s31[7] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.913     ; 2.164      ;
; -4.700 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.699     ; 2.358      ;
; -4.687 ; receive:receive|s61[0] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.884     ; 2.300      ;
; -4.686 ; receive:receive|s31[1] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.846     ; 2.205      ;
; -4.685 ; receive:receive|s11[1] ; xkz_a:xkz_a|e[1][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.206     ; 2.483      ;
; -4.678 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.846     ; 2.197      ;
; -4.675 ; receive:receive|s31[2] ; xkz_a:xkz_a|e[3][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.695     ; 2.673      ;
; -4.673 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.845     ; 2.202      ;
; -4.672 ; receive:receive|s31[5] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.846     ; 2.191      ;
; -4.672 ; receive:receive|s11[1] ; xkz_a:xkz_a|e[1][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.201     ; 2.473      ;
; -4.660 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.120     ; 1.905      ;
; -4.659 ; receive:receive|s31[5] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.803     ; 1.809      ;
; -4.648 ; receive:receive|s31[3] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.837     ; 2.184      ;
; -4.648 ; receive:receive|s61[2] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.885     ; 2.260      ;
; -4.646 ; receive:receive|s31[3] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.839     ; 2.179      ;
; -4.641 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.076     ; 1.938      ;
; -4.641 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.912     ; 2.101      ;
; -4.638 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.204     ; 2.431      ;
; -4.637 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.718     ; 2.274      ;
; -4.632 ; receive:receive|s31[0] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.847     ; 2.150      ;
; -4.632 ; receive:receive|s11[1] ; xkz_a:xkz_a|e[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.205     ; 2.433      ;
; -4.631 ; receive:receive|s61[6] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.882     ; 2.246      ;
; -4.630 ; receive:receive|s31[7] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.911     ; 2.092      ;
; -4.629 ; receive:receive|s11[4] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.259     ; 1.735      ;
; -4.627 ; receive:receive|s11[0] ; xkz_a:xkz_a|e[1][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.200     ; 2.429      ;
; -4.625 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.845     ; 2.154      ;
; -4.613 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.009     ; 2.459      ;
; -4.611 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.844     ; 2.141      ;
; -4.605 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.009     ; 2.460      ;
; -4.604 ; receive:receive|s11[1] ; xkz_a:xkz_a|e[1][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.201     ; 2.399      ;
; -4.602 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.074     ; 1.893      ;
; -4.602 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.198     ; 2.410      ;
; -4.599 ; receive:receive|s31[5] ; xkz_a:xkz_a|e[3][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.695     ; 2.597      ;
; -4.595 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.205     ; 2.394      ;
; -4.594 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.076     ; 1.891      ;
; -4.591 ; receive:receive|s11[7] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.074     ; 1.882      ;
; -4.591 ; receive:receive|s11[5] ; xkz_a:xkz_a|e[1][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.204     ; 2.384      ;
; -4.586 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.910     ; 2.049      ;
; -4.582 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.667     ; 2.274      ;
; -4.576 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.666     ; 2.269      ;
; -4.573 ; receive:receive|s31[0] ; xkz_a:xkz_a|e[3][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.696     ; 2.570      ;
; -4.570 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.668     ; 2.253      ;
; -4.569 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -2.074     ; 1.860      ;
; -4.566 ; receive:receive|s11[5] ; xkz_a:xkz_a|e[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.009     ; 2.412      ;
+--------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'receive:receive|i[0]'                                                                                                                                                ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock                                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; -0.477 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s61[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.606      ; 3.923      ;
; -0.456 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s31[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.732      ; 3.613      ;
; -0.439 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s51[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.456      ; 2.327      ;
; -0.386 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s51[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.452      ; 2.270      ;
; -0.384 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s71[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.459      ; 2.265      ;
; -0.364 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s31[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.712      ; 3.511      ;
; -0.362 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s71[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.662      ; 2.299      ;
; -0.346 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s61[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.626      ; 3.893      ;
; -0.308 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s31[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.641      ; 3.306      ;
; -0.285 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s61[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.637      ; 3.854      ;
; -0.241 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s21[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.467      ; 2.621      ;
; -0.226 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s31[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.716      ; 3.560      ;
; -0.225 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s01[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.413      ; 2.569      ;
; -0.224 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s71[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.651      ; 2.157      ;
; -0.218 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s61[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.610      ; 3.948      ;
; -0.213 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s51[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.483      ; 2.315      ;
; -0.210 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s11[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.938      ; 3.571      ;
; -0.203 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s01[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.442      ; 2.763      ;
; -0.183 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s51[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.474      ; 2.078      ;
; -0.174 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s11[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.921      ; 3.524      ;
; -0.165 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s61[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.604      ; 3.460      ;
; -0.155 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s41[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.621      ; 2.709      ;
; -0.151 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s11[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.918      ; 3.504      ;
; -0.145 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s71[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.631      ; 2.402      ;
; -0.136 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s71[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.447      ; 1.897      ;
; -0.122 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s71[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.441      ; 1.912      ;
; -0.119 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s11[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 4.080      ; 3.481      ;
; -0.113 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s21[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.440      ; 2.445      ;
; -0.110 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s01[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.412      ; 2.457      ;
; -0.101 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s21[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.458      ; 2.656      ;
; -0.092 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s01[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.430      ; 2.444      ;
; -0.090 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s31[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.743      ; 3.448      ;
; -0.064 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s31[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.716      ; 3.142      ;
; -0.062 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s51[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.493      ; 1.893      ;
; -0.048 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s71[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.452      ; 1.869      ;
; -0.037 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s71[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.456      ; 1.862      ;
; -0.032 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s61[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.612      ; 3.472      ;
; 0.008  ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s21[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.454      ; 2.299      ;
; 0.012  ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s51[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.487      ; 1.831      ;
; 0.056  ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s01[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.405      ; 2.176      ;
; 0.057  ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s21[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.436      ; 2.467      ;
; 0.064  ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s41[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.606      ; 2.468      ;
; 0.092  ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s41[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.631      ; 2.662      ;
; 0.113  ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s01[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.598      ; 2.151      ;
; 0.125  ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s41[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.392      ; 2.108      ;
; 0.126  ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s51[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.689      ; 1.757      ;
; 0.136  ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s31[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.715      ; 2.978      ;
; 0.155  ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s51[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.607      ; 1.967      ;
; 0.178  ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s01[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.585      ; 2.079      ;
; 0.181  ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s01[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.592      ; 2.128      ;
; 0.200  ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s61[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.612      ; 3.416      ;
; 0.220  ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s41[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.599      ; 2.505      ;
; 0.236  ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s31[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.709      ; 3.053      ;
; 0.248  ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s41[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.417      ; 2.196      ;
; 0.305  ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s21[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.451      ; 2.170      ;
; 0.315  ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s61[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.605      ; 3.315      ;
; 0.341  ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s11[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.922      ; 3.098      ;
; 0.365  ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s21[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.610      ; 2.282      ;
; 0.367  ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s11[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.915      ; 3.060      ;
; 0.370  ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s11[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.916      ; 3.074      ;
; 0.399  ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s21[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.458      ; 2.127      ;
; 0.401  ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s41[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.397      ; 2.035      ;
; 0.495  ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s11[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 4.052      ; 3.082      ;
; 0.513  ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s41[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.628      ; 2.170      ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'receive:receive|i[0]'                                                                                                                                                 ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock                                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; -1.485 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s11[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.666      ; 2.751      ;
; -1.337 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s11[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.523      ; 2.756      ;
; -1.326 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s11[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.525      ; 2.769      ;
; -1.294 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s11[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.530      ; 2.806      ;
; -1.285 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s41[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.181      ; 1.966      ;
; -1.278 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s01[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.144      ; 1.936      ;
; -1.274 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s01[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.136      ; 1.932      ;
; -1.268 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s61[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 4.199      ; 3.001      ;
; -1.245 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s01[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.149      ; 1.974      ;
; -1.202 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s61[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 4.206      ; 3.074      ;
; -1.177 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s51[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.246      ; 1.639      ;
; -1.171 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s21[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.162      ; 2.061      ;
; -1.170 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s31[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.315      ; 2.715      ;
; -1.167 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s11[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.693      ; 3.096      ;
; -1.157 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s61[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 4.207      ; 3.120      ;
; -1.134 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s61[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 4.199      ; 3.135      ;
; -1.116 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s21[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.004      ; 1.958      ;
; -1.094 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s41[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.941      ; 1.917      ;
; -1.069 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s31[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.309      ; 2.810      ;
; -1.068 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s21[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.997      ; 1.999      ;
; -1.036 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s41[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.936      ; 1.970      ;
; -1.032 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s41[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.962      ; 2.000      ;
; -1.031 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s31[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.316      ; 2.855      ;
; -1.010 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s01[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.949      ; 2.009      ;
; -0.982 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s51[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.160      ; 1.748      ;
; -0.980 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s41[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.159      ; 2.249      ;
; -0.958 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s41[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.152      ; 2.264      ;
; -0.955 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s11[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.526      ; 3.141      ;
; -0.928 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s21[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.000      ; 2.142      ;
; -0.927 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s11[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.544      ; 3.187      ;
; -0.867 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s51[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.036      ; 1.739      ;
; -0.861 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s61[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 4.229      ; 3.438      ;
; -0.842 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s61[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 4.218      ; 3.446      ;
; -0.838 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s41[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.172      ; 2.404      ;
; -0.826 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s51[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.041      ; 1.785      ;
; -0.824 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s01[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.972      ; 2.218      ;
; -0.816 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s71[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.003      ; 1.757      ;
; -0.807 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s61[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 4.200      ; 3.463      ;
; -0.804 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s11[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.529      ; 3.295      ;
; -0.802 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s41[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.182      ; 2.450      ;
; -0.802 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s31[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.341      ; 3.109      ;
; -0.801 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s71[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.999      ; 1.768      ;
; -0.784 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s71[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.994      ; 1.780      ;
; -0.780 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s21[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.981      ; 2.271      ;
; -0.777 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s71[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.204      ; 1.997      ;
; -0.771 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s21[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.985      ; 2.284      ;
; -0.760 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s31[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.238      ; 3.048      ;
; -0.759 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s71[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.988      ; 1.799      ;
; -0.730 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s61[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 4.204      ; 3.544      ;
; -0.723 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s31[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.312      ; 3.159      ;
; -0.689 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s01[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.956      ; 2.337      ;
; -0.681 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s31[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.330      ; 3.219      ;
; -0.670 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s51[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.019      ; 1.919      ;
; -0.652 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s01[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.957      ; 2.375      ;
; -0.650 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s21[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.001      ; 2.421      ;
; -0.612 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s71[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.215      ; 2.173      ;
; -0.611 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s31[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.316      ; 3.275      ;
; -0.608 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s71[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.185      ; 2.147      ;
; -0.598 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s21[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.010      ; 2.482      ;
; -0.521 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s01[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.984      ; 2.533      ;
; -0.484 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s51[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.027      ; 2.113      ;
; -0.483 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s51[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.999      ; 2.086      ;
; -0.454 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s71[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.006      ; 2.122      ;
; -0.411 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s51[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.003      ; 2.162      ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                 ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.229 ; key_debounce:key_debounce|led_out     ; key_debounce:key_debounce|led_out       ; key_debounce:key_debounce|led_out                                 ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.764      ;
; 0.253  ; key_debounce:key_debounce|led_out     ; key_debounce:key_debounce|led_out       ; key_debounce:key_debounce|led_out                                 ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.420      ; 0.746      ;
; 0.443  ; xkz_a:xkz_a|f[1]                      ; xkz_a:xkz_a|f[1]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.758      ;
; 0.444  ; xkz_a:xkz_a|f[2]                      ; xkz_a:xkz_a|f[2]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.758      ;
; 0.444  ; xkz_a:xkz_a|f[6]                      ; xkz_a:xkz_a|f[6]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.758      ;
; 0.444  ; xkz_a:xkz_a|f[4]                      ; xkz_a:xkz_a|f[4]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.758      ;
; 0.452  ; key_debounce_a:key_debounce_a|key_rst ; key_debounce_a:key_debounce_a|key_rst   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; key_debounce_a:key_debounce_a|led_out ; key_debounce_a:key_debounce_a|led_out   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:uart_rx|rx_temp_data[2]       ; uart_rx:uart_rx|rx_temp_data[2]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:uart_rx|rx_temp_data[1]       ; uart_rx:uart_rx|rx_temp_data[1]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:uart_rx|rx_temp_data[5]       ; uart_rx:uart_rx|rx_temp_data[5]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:uart_rx|rx_temp_data[6]       ; uart_rx:uart_rx|rx_temp_data[6]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:uart_rx|rx_temp_data[7]       ; uart_rx:uart_rx|rx_temp_data[7]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:uart_rx|rx_temp_data[4]       ; uart_rx:uart_rx|rx_temp_data[4]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:uart_rx|rx_temp_data[0]       ; uart_rx:uart_rx|rx_temp_data[0]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:uart_rx|rx_temp_data[3]       ; uart_rx:uart_rx|rx_temp_data[3]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; key_debounce:key_debounce|key_rst     ; key_debounce:key_debounce|key_rst       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; uart_tx:uart_tx|tx_en                 ; uart_tx:uart_tx|tx_en                   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:uart_tx|num[0]                ; uart_tx:uart_tx|num[0]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:uart_tx|num[1]                ; uart_tx:uart_tx|num[1]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:uart_tx|num[2]                ; uart_tx:uart_tx|num[2]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:uart_tx|num[3]                ; uart_tx:uart_tx|num[3]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:uart_tx|bps_start_r           ; uart_tx:uart_tx|bps_start_r             ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_tx:uart_tx|rs232_tx_r            ; uart_tx:uart_tx|rs232_tx_r              ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:uart_rx|rx_int                ; uart_rx:uart_rx|rx_int                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:uart_rx|bps_start_r           ; uart_rx:uart_rx|bps_start_r             ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:uart_rx|num[0]                ; uart_rx:uart_rx|num[0]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:uart_rx|num[1]                ; uart_rx:uart_rx|num[1]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:uart_rx|num[2]                ; uart_rx:uart_rx|num[2]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:uart_rx|num[3]                ; uart_rx:uart_rx|num[3]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[17]                     ; xkz_a:xkz_a|b[17]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[18]                     ; xkz_a:xkz_a|b[18]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[19]                     ; xkz_a:xkz_a|b[19]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[20]                     ; xkz_a:xkz_a|b[20]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[21]                     ; xkz_a:xkz_a|b[21]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[22]                     ; xkz_a:xkz_a|b[22]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[23]                     ; xkz_a:xkz_a|b[23]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[24]                     ; xkz_a:xkz_a|b[24]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[25]                     ; xkz_a:xkz_a|b[25]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[26]                     ; xkz_a:xkz_a|b[26]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[27]                     ; xkz_a:xkz_a|b[27]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[28]                     ; xkz_a:xkz_a|b[28]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[29]                     ; xkz_a:xkz_a|b[29]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[30]                     ; xkz_a:xkz_a|b[30]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[31]                     ; xkz_a:xkz_a|b[31]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[3]                      ; xkz_a:xkz_a|b[3]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[4]                      ; xkz_a:xkz_a|b[4]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[5]                      ; xkz_a:xkz_a|b[5]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[6]                      ; xkz_a:xkz_a|b[6]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[7]                      ; xkz_a:xkz_a|b[7]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[8]                      ; xkz_a:xkz_a|b[8]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[9]                      ; xkz_a:xkz_a|b[9]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[10]                     ; xkz_a:xkz_a|b[10]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[11]                     ; xkz_a:xkz_a|b[11]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[12]                     ; xkz_a:xkz_a|b[12]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[13]                     ; xkz_a:xkz_a|b[13]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[14]                     ; xkz_a:xkz_a|b[14]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[15]                     ; xkz_a:xkz_a|b[15]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|b[16]                     ; xkz_a:xkz_a|b[16]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; xkz_a:xkz_a|c[0]                      ; xkz_a:xkz_a|c[0]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464  ; xkz_a:xkz_a|f[3]                      ; xkz_a:xkz_a|f[3]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464  ; xkz_a:xkz_a|f[7]                      ; xkz_a:xkz_a|f[7]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464  ; xkz_a:xkz_a|f[5]                      ; xkz_a:xkz_a|f[5]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.466  ; xkz_a:xkz_a|f[0]                      ; xkz_a:xkz_a|f[0]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.502  ; uart_tx:uart_tx|rx_int0               ; uart_tx:uart_tx|rx_int1                 ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.508  ; uart_rx:uart_rx|rs232_rx1             ; uart_rx:uart_rx|rs232_rx2               ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509  ; uart_tx:uart_tx|rx_int2               ; uart_tx:uart_tx|tx_en                   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510  ; uart_rx:uart_rx|rs232_rx0             ; uart_rx:uart_rx|rs232_rx1               ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.518  ; uart_tx:uart_tx|rx_int1               ; uart_tx:uart_tx|bps_start_r             ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.564  ; baud:baud_rx|clk_bps_r                ; uart_rx:uart_rx|num[0]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.857      ;
; 0.582  ; baud:baud_rx|clk_bps_r                ; uart_rx:uart_rx|num[2]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.619  ; xkz_a:xkz_a|h[3][21]                  ; xkz_a:xkz_a|h[3][22]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.409      ;
; 0.628  ; xkz_a:xkz_a|a[4]                      ; xkz_a:xkz_a|a[5]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.418      ;
; 0.629  ; xkz_a:xkz_a|a[30]                     ; xkz_a:xkz_a|a[31]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.419      ;
; 0.630  ; xkz_a:xkz_a|a[28]                     ; xkz_a:xkz_a|a[29]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.420      ;
; 0.638  ; xkz_a:xkz_a|a[24]                     ; xkz_a:xkz_a|a[26]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.428      ;
; 0.648  ; key_debounce_a:key_debounce_a|key_rst ; key_debounce_a:key_debounce_a|key_rst_r ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.650  ; xkz_a:xkz_a|a[0]                      ; xkz_a:xkz_a|a[1]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.440      ;
; 0.651  ; xkz_a:xkz_a|a[2]                      ; xkz_a:xkz_a|a[3]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.441      ;
; 0.700  ; baud:baud_tx|cnt[12]                  ; baud:baud_tx|clk_bps_r                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.738  ; xkz_a:xkz_a|h[1][3]                   ; xkz_a:xkz_a|h[1][3]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.053      ;
; 0.738  ; xkz_a:xkz_a|h[1][15]                  ; xkz_a:xkz_a|h[1][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.053      ;
; 0.738  ; xkz_a:xkz_a|h[2][15]                  ; xkz_a:xkz_a|h[2][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.053      ;
; 0.738  ; xkz_a:xkz_a|h[3][3]                   ; xkz_a:xkz_a|h[3][3]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.053      ;
; 0.738  ; xkz_a:xkz_a|h[3][13]                  ; xkz_a:xkz_a|h[3][13]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.053      ;
; 0.738  ; xkz_a:xkz_a|h[3][15]                  ; xkz_a:xkz_a|h[3][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.053      ;
; 0.739  ; xkz_a:xkz_a|h[1][1]                   ; xkz_a:xkz_a|h[1][1]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[1][5]                   ; xkz_a:xkz_a|h[1][5]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[1][11]                  ; xkz_a:xkz_a|h[1][11]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[1][13]                  ; xkz_a:xkz_a|h[1][13]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[2][1]                   ; xkz_a:xkz_a|h[2][1]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[2][5]                   ; xkz_a:xkz_a|h[2][5]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[2][11]                  ; xkz_a:xkz_a|h[2][11]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[2][13]                  ; xkz_a:xkz_a|h[2][13]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[3][1]                   ; xkz_a:xkz_a|h[3][1]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[3][5]                   ; xkz_a:xkz_a|h[3][5]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[3][11]                  ; xkz_a:xkz_a|h[3][11]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[6][19]                  ; xkz_a:xkz_a|h[6][19]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.054      ;
; 0.739  ; xkz_a:xkz_a|h[5][3]                   ; xkz_a:xkz_a|h[5][3]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.053      ;
; 0.739  ; xkz_a:xkz_a|h[5][15]                  ; xkz_a:xkz_a|h[5][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.053      ;
+--------+---------------------------------------+-----------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'key_debounce:key_debounce|led_out'                                                                                          ;
+-------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node             ; Launch Clock         ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; 1.627 ; receive:receive|s71[0] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.249     ; 1.398      ;
; 1.678 ; receive:receive|s21[7] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.321     ; 1.377      ;
; 1.680 ; receive:receive|s21[6] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.321     ; 1.379      ;
; 1.695 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.238     ; 1.477      ;
; 1.705 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.237     ; 1.488      ;
; 1.755 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.239     ; 1.536      ;
; 1.764 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.240     ; 1.544      ;
; 1.800 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.251     ; 1.569      ;
; 1.811 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.264     ; 1.567      ;
; 1.811 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.265     ; 1.566      ;
; 1.830 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.263     ; 1.587      ;
; 1.839 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.274     ; 1.585      ;
; 1.877 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.238     ; 1.659      ;
; 1.897 ; receive:receive|s01[3] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.307     ; 1.610      ;
; 1.898 ; receive:receive|s01[3] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.306     ; 1.612      ;
; 1.905 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.236     ; 1.689      ;
; 1.905 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.287     ; 1.638      ;
; 1.906 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.288     ; 1.638      ;
; 1.910 ; receive:receive|s01[7] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.314     ; 1.616      ;
; 1.911 ; receive:receive|s01[7] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.313     ; 1.618      ;
; 1.924 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.286     ; 1.658      ;
; 1.938 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.288     ; 1.670      ;
; 1.938 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.274     ; 1.684      ;
; 1.938 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.289     ; 1.669      ;
; 1.938 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.410     ; 1.548      ;
; 1.943 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.409     ; 1.554      ;
; 1.944 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.408     ; 1.556      ;
; 1.951 ; receive:receive|s21[2] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.339     ; 1.632      ;
; 1.953 ; receive:receive|s21[3] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.295     ; 1.678      ;
; 1.954 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.237     ; 1.737      ;
; 1.967 ; receive:receive|s71[0] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.267     ; 1.720      ;
; 1.967 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.290     ; 1.697      ;
; 1.974 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.274     ; 1.720      ;
; 1.980 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.277     ; 1.723      ;
; 1.981 ; receive:receive|s41[7] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.444     ; 1.557      ;
; 1.987 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.486     ; 1.521      ;
; 1.991 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.484     ; 1.527      ;
; 1.996 ; receive:receive|s41[0] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.469     ; 1.547      ;
; 2.000 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.238     ; 1.782      ;
; 2.014 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.258     ; 1.776      ;
; 2.017 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.485     ; 1.552      ;
; 2.059 ; receive:receive|s41[0] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.468     ; 1.611      ;
; 2.060 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.413     ; 1.667      ;
; 2.064 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.411     ; 1.673      ;
; 2.070 ; receive:receive|s71[7] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.428     ; 1.662      ;
; 2.071 ; receive:receive|s21[5] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.322     ; 1.769      ;
; 2.071 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.289     ; 1.802      ;
; 2.073 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.256     ; 1.837      ;
; 2.076 ; receive:receive|s71[0] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.265     ; 1.831      ;
; 2.080 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.291     ; 1.809      ;
; 2.081 ; receive:receive|s21[4] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.277     ; 1.824      ;
; 2.084 ; receive:receive|s21[4] ; xkz_a:xkz_a|d[2][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.276     ; 1.828      ;
; 2.091 ; receive:receive|s01[4] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.313     ; 1.798      ;
; 2.092 ; receive:receive|s01[4] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.312     ; 1.800      ;
; 2.096 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.272     ; 1.844      ;
; 2.106 ; receive:receive|s41[3] ; xkz_a:xkz_a|e[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.156     ; 1.470      ;
; 2.108 ; receive:receive|s41[0] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.470     ; 1.658      ;
; 2.109 ; receive:receive|s41[3] ; xkz_a:xkz_a|e[4][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.157     ; 1.472      ;
; 2.112 ; receive:receive|s21[7] ; xkz_a:xkz_a|e[2][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.252     ; 1.380      ;
; 2.113 ; receive:receive|s21[6] ; xkz_a:xkz_a|e[2][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.252     ; 1.381      ;
; 2.115 ; receive:receive|s41[3] ; xkz_a:xkz_a|e[4][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.157     ; 1.478      ;
; 2.123 ; receive:receive|s21[0] ; xkz_a:xkz_a|d[2][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.632     ; 1.511      ;
; 2.123 ; receive:receive|s71[7] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.444     ; 1.699      ;
; 2.126 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.487     ; 1.659      ;
; 2.128 ; receive:receive|s01[3] ; xkz_a:xkz_a|d[0][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.465     ; 1.683      ;
; 2.132 ; receive:receive|s71[7] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.446     ; 1.706      ;
; 2.144 ; receive:receive|s41[6] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.447     ; 1.717      ;
; 2.144 ; receive:receive|s21[0] ; xkz_a:xkz_a|d[2][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.446     ; 1.718      ;
; 2.148 ; receive:receive|s21[3] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.339     ; 1.829      ;
; 2.149 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.480     ; 1.689      ;
; 2.154 ; receive:receive|s01[0] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.496     ; 1.678      ;
; 2.166 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.430     ; 1.756      ;
; 2.170 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.254     ; 1.936      ;
; 2.172 ; receive:receive|s71[0] ; xkz_a:xkz_a|d[7][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.295     ; 1.397      ;
; 2.173 ; receive:receive|s41[2] ; xkz_a:xkz_a|e[4][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.157     ; 1.536      ;
; 2.177 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.469     ; 1.728      ;
; 2.178 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.439     ; 1.759      ;
; 2.178 ; receive:receive|s41[2] ; xkz_a:xkz_a|e[4][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.159     ; 1.539      ;
; 2.181 ; receive:receive|s41[1] ; xkz_a:xkz_a|e[4][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.184     ; 1.517      ;
; 2.184 ; receive:receive|s41[3] ; xkz_a:xkz_a|e[4][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.158     ; 1.546      ;
; 2.193 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.256     ; 1.957      ;
; 2.198 ; receive:receive|s01[0] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.495     ; 1.723      ;
; 2.204 ; receive:receive|s21[4] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.321     ; 1.903      ;
; 2.206 ; receive:receive|s21[2] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.295     ; 1.931      ;
; 2.207 ; receive:receive|s41[7] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.443     ; 1.784      ;
; 2.209 ; receive:receive|s41[7] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.445     ; 1.784      ;
; 2.211 ; receive:receive|s01[7] ; xkz_a:xkz_a|e[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.231     ; 1.500      ;
; 2.215 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.412     ; 1.823      ;
; 2.219 ; receive:receive|s01[0] ; xkz_a:xkz_a|d[0][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.654     ; 1.585      ;
; 2.219 ; receive:receive|s21[2] ; xkz_a:xkz_a|d[2][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.294     ; 1.945      ;
; 2.221 ; receive:receive|s21[7] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.277     ; 1.964      ;
; 2.223 ; receive:receive|s41[1] ; xkz_a:xkz_a|e[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.186     ; 1.557      ;
; 2.224 ; receive:receive|s21[7] ; xkz_a:xkz_a|d[2][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.276     ; 1.968      ;
; 2.227 ; receive:receive|s41[1] ; xkz_a:xkz_a|e[4][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.183     ; 1.564      ;
; 2.228 ; receive:receive|s41[1] ; xkz_a:xkz_a|e[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.183     ; 1.565      ;
; 2.229 ; receive:receive|s01[7] ; xkz_a:xkz_a|d[0][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.472     ; 1.777      ;
; 2.229 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.272     ; 1.977      ;
; 2.232 ; receive:receive|s01[5] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.311     ; 1.941      ;
; 2.233 ; receive:receive|s01[2] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.483     ; 1.770      ;
; 2.233 ; receive:receive|s01[5] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.310     ; 1.943      ;
+-------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'receive:receive|i[0]'                                                                ;
+-------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[1]            ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[3]            ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[2]            ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[1]            ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[2]            ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[3]            ;
; 0.349 ; 0.349        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[3]            ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[4]            ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[5]            ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[6]            ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[7]            ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[4]            ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[5]            ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[6]            ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[7]            ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[0]            ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[0]            ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[3]            ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[4]            ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[5]            ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[6]            ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[7]            ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[1]            ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[2]            ;
; 0.371 ; 0.371        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[0]|datac              ;
; 0.376 ; 0.376        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[1]|datad              ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[0]            ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[0]            ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[1]            ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[3]|datad              ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~4clkctrl|inclk[0] ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~4clkctrl|outclk   ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[2]|datad              ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~2clkctrl|inclk[0] ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~2clkctrl|outclk   ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[3]            ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[4]            ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~0clkctrl|inclk[0] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~0clkctrl|outclk   ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[5]            ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[6]            ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[7]            ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[1]|datad              ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[2]|datad              ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[3]|datad              ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[2]            ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[0]|datac              ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[1]|datac              ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[3]|datad              ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[4]|datad              ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[5]|datad              ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[6]|datad              ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[7]|datad              ;
; 0.390 ; 0.390        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~6clkctrl|inclk[0] ;
; 0.390 ; 0.390        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~6clkctrl|outclk   ;
; 0.390 ; 0.390        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[0]|datac              ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[4]|datad              ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[5]|datad              ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[6]|datad              ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[7]|datad              ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[2]|datac              ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[4]|datac              ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[5]|datac              ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[6]|datac              ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[7]|datac              ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[0]|datad              ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[3]|datad              ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[4]|datad              ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[5]|datad              ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[6]|datad              ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[7]|datad              ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[1]|datad              ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[2]|datad              ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[0]            ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[1]            ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[2]            ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[4]            ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[5]            ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[6]            ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[7]            ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[0]            ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s71[2]            ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s71[3]            ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[3]            ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s71[0]            ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s71[1]            ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s71[6]            ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[4]            ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[5]            ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[6]            ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[7]            ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|Equal18~3clkctrl|inclk[0] ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|Equal18~3clkctrl|outclk   ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[3]|datad              ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[2]            ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[0]|datad              ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[1]|datad              ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[2]|datad              ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[4]|datad              ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[5]|datad              ;
+-------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'key_debounce:key_debounce|led_out'                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target              ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------+
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[3][3]|datac ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][0]|datac ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][6]|datac ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][1]|datac ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][8]|datac ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][0]|datac ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][4]|datac ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][5]|datac ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][6]|datac ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[4][0]|datac ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[4][1]|datac ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[4][2]|datac ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][5]|dataa ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][1]|datac ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][2]|datac ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][3]|datac ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][7]|datac ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][9]|datac ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][4]|datac ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[4][3] ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][0] ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[3][0]|datac ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][3]|datac ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][5]|datac ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][3]|datac ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][9]|datac ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][1] ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][4]|datac ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][5]|datac ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[3][3] ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][0] ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][4] ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][5] ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][6] ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[5][3]|datac ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][3]|datac ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][8]|datac ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][1]|datac ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][6]|datac ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][6] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][1] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][2] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][3] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][7] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][9] ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[1][3]|datac ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[6][0]|datac ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][2]|datac ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][7]|datac ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][3]|datac ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[2][2] ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[5][0] ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[5][1] ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[5][2] ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][8] ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[1][0]|datac ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[1][1]|datac ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[0][0] ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[0][3] ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[6][2] ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[4][0] ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[4][1] ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[4][2] ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][4] ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[2][0]|datac ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[2][3]|datac ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[2][9]|datac ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][0]|datac ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][1]|datac ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][2]|datac ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][9]|datac ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][5]|datac ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][8]|datac ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][3] ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][5] ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][3] ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][9] ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[6][1]|datac ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[6][3]|datac ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][9]|datac ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][4] ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][5] ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[1][2]|datac ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[3][0] ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][3] ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][8] ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][1] ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][6] ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][8]|datad ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][2]|datac ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][7]|datac ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][2] ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][3] ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[3][2]|datac ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[4][3]|datad ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][1]|datad ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][2]|datad ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][7]|datad ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][9]|datad ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][8]|datad ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------+
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][0]  ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][10] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][11] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][12] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][13] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][14] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][15] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][1]  ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][2]  ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][3]  ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][4]  ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][5]  ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][6]  ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][7]  ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][8]  ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][9]  ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][16] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][17] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][18] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][19] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][20] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][21] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][22] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][23] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][24] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][25] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][26] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][27] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][28] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][29] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][30] ;
; 2.200 ; 2.420        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][31] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|g[5]     ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][0]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][10] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][11] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][12] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][13] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][14] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][15] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][1]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][2]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][3]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][4]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][5]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][6]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][7]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][8]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][9]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][0]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][10] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][11] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][12] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][13] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][14] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][15] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][16] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][17] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][18] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][19] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][1]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][20] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][21] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][22] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][23] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][24] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][25] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][26] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][27] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][28] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][29] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][2]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][30] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][31] ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][3]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][4]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][5]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][6]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][7]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][8]  ;
; 2.201 ; 2.421        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[5][9]  ;
; 2.202 ; 2.422        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|a[19]    ;
; 2.202 ; 2.422        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|f[4]     ;
; 2.202 ; 2.422        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][2]  ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|a[1]     ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|a[3]     ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|a[5]     ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|c[5]     ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|g[0]     ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|g[2]     ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][10] ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][11] ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][12] ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][13] ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][14] ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][15] ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][1]  ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][4]  ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][5]  ;
; 2.203 ; 2.423        ; 0.220          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][6]  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                             ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                             ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                             ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; key_in    ; sys_clk    ; 3.262 ; 3.466 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_in1   ; sys_clk    ; 2.925 ; 3.100 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx  ; sys_clk    ; 5.223 ; 5.523 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+
; key_in    ; sys_clk    ; -2.206 ; -2.430 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_in1   ; sys_clk    ; -1.061 ; -1.189 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx  ; sys_clk    ; -4.336 ; -4.613 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+------------+-----------------------------------+--------+--------+------------+-------------------------------------------------------------------+
; led1_out   ; sys_clk                           ; 6.003  ; 6.139  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_tx   ; sys_clk                           ; 7.324  ; 7.371  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg_en[*]  ; sys_clk                           ; 11.692 ; 11.645 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[0] ; sys_clk                           ; 9.848  ; 10.134 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[1] ; sys_clk                           ; 10.395 ; 10.548 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[2] ; sys_clk                           ; 11.692 ; 11.645 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[3] ; sys_clk                           ; 10.192 ; 9.994  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[4] ; sys_clk                           ; 10.550 ; 10.697 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[5] ; sys_clk                           ; 10.861 ; 10.575 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[6] ; sys_clk                           ; 10.949 ; 10.711 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[7] ; sys_clk                           ; 10.015 ; 10.228 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; z[*]       ; sys_clk                           ; 7.117  ; 6.864  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[0]      ; sys_clk                           ; 5.016  ; 4.921  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[1]      ; sys_clk                           ; 5.890  ; 5.778  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[2]      ; sys_clk                           ; 6.320  ; 6.177  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[3]      ; sys_clk                           ; 5.098  ; 5.025  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[4]      ; sys_clk                           ; 5.852  ; 5.722  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[5]      ; sys_clk                           ; 5.883  ; 5.653  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[6]      ; sys_clk                           ; 7.117  ; 6.864  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[7]      ; sys_clk                           ; 5.972  ; 5.810  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_out    ; key_debounce:key_debounce|led_out ;        ; 5.968  ; Rise       ; key_debounce:key_debounce|led_out                                 ;
; led_out    ; key_debounce:key_debounce|led_out ; 5.739  ;        ; Fall       ; key_debounce:key_debounce|led_out                                 ;
+------------+-----------------------------------+--------+--------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+
; led1_out   ; sys_clk                           ; 5.383 ; 5.516 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_tx   ; sys_clk                           ; 6.708 ; 6.751 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg_en[*]  ; sys_clk                           ; 6.424 ; 6.369 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[0] ; sys_clk                           ; 7.222 ; 7.337 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[1] ; sys_clk                           ; 6.677 ; 6.778 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[2] ; sys_clk                           ; 7.953 ; 7.912 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[3] ; sys_clk                           ; 6.424 ; 6.369 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[4] ; sys_clk                           ; 6.735 ; 7.092 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[5] ; sys_clk                           ; 7.065 ; 6.935 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[6] ; sys_clk                           ; 7.124 ; 7.038 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[7] ; sys_clk                           ; 7.213 ; 7.521 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; z[*]       ; sys_clk                           ; 4.439 ; 4.346 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[0]      ; sys_clk                           ; 4.439 ; 4.346 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[1]      ; sys_clk                           ; 5.277 ; 5.167 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[2]      ; sys_clk                           ; 5.689 ; 5.550 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[3]      ; sys_clk                           ; 4.517 ; 4.444 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[4]      ; sys_clk                           ; 5.240 ; 5.113 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[5]      ; sys_clk                           ; 5.270 ; 5.048 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[6]      ; sys_clk                           ; 6.449 ; 6.204 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[7]      ; sys_clk                           ; 5.350 ; 5.193 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_out    ; key_debounce:key_debounce|led_out ;       ; 5.751 ; Rise       ; key_debounce:key_debounce|led_out                                 ;
; led_out    ; key_debounce:key_debounce|led_out ; 5.530 ;       ; Fall       ; key_debounce:key_debounce|led_out                                 ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                       ;
+------------+-----------------+-------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note ;
+------------+-----------------+-------------------------------------------------------------------+------+
; 158.28 MHz ; 158.28 MHz      ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                         ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.502 ; -2098.515     ;
; key_debounce:key_debounce|led_out                                 ; -5.069 ; -389.334      ;
; receive:receive|i[0]                                              ; -0.750 ; -17.889       ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                          ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; receive:receive|i[0]                                              ; -1.153 ; -42.552       ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.341 ; -0.341        ;
; key_debounce:key_debounce|led_out                                 ; 1.438  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; receive:receive|i[0]                                              ; 0.199 ; 0.000         ;
; key_debounce:key_debounce|led_out                                 ; 0.444 ; 0.000         ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.162 ; 0.000         ;
; sys_clk                                                           ; 9.943 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                   ;
+--------+---------------------+-------------------+-----------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node           ; Launch Clock                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+-------------------+-----------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -7.502 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 6.203      ;
; -7.502 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 6.203      ;
; -7.502 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 6.203      ;
; -7.502 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 6.203      ;
; -7.442 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.266     ; 6.128      ;
; -7.442 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.266     ; 6.128      ;
; -7.442 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.266     ; 6.128      ;
; -7.442 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.266     ; 6.128      ;
; -7.416 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 6.137      ;
; -7.416 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 6.137      ;
; -7.416 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 6.137      ;
; -7.416 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 6.137      ;
; -7.355 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.212     ; 6.095      ;
; -7.355 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.212     ; 6.095      ;
; -7.355 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.212     ; 6.095      ;
; -7.355 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.212     ; 6.095      ;
; -7.349 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.269     ; 6.032      ;
; -7.349 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.269     ; 6.032      ;
; -7.349 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.269     ; 6.032      ;
; -7.349 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.269     ; 6.032      ;
; -7.301 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.233     ; 6.020      ;
; -7.301 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.233     ; 6.020      ;
; -7.301 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.233     ; 6.020      ;
; -7.301 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.233     ; 6.020      ;
; -7.289 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.240     ; 6.001      ;
; -7.289 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.240     ; 6.001      ;
; -7.289 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.240     ; 6.001      ;
; -7.289 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.240     ; 6.001      ;
; -7.275 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.267     ; 5.960      ;
; -7.275 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.267     ; 5.960      ;
; -7.275 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.267     ; 5.960      ;
; -7.275 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.267     ; 5.960      ;
; -7.267 ; xkz_a:xkz_a|d[1][0] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.240     ; 5.979      ;
; -7.267 ; xkz_a:xkz_a|d[1][0] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.240     ; 5.979      ;
; -7.267 ; xkz_a:xkz_a|d[1][0] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.240     ; 5.979      ;
; -7.267 ; xkz_a:xkz_a|d[1][0] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.240     ; 5.979      ;
; -7.244 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[2]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.965      ;
; -7.196 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[2]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.211     ; 5.937      ;
; -7.184 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[2]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.246     ; 5.890      ;
; -7.167 ; xkz_a:xkz_a|d[1][3] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.239     ; 5.880      ;
; -7.167 ; xkz_a:xkz_a|d[1][3] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.239     ; 5.880      ;
; -7.167 ; xkz_a:xkz_a|d[1][3] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.239     ; 5.880      ;
; -7.167 ; xkz_a:xkz_a|d[1][3] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.239     ; 5.880      ;
; -7.146 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.847      ;
; -7.145 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[17] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.846      ;
; -7.144 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.845      ;
; -7.142 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[15] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.843      ;
; -7.141 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[21] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.842      ;
; -7.140 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[27] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.841      ;
; -7.138 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[29] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.839      ;
; -7.137 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[18] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.838      ;
; -7.137 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[20] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.838      ;
; -7.136 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[19] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.837      ;
; -7.136 ; xkz_a:xkz_a|d[0][1] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.213     ; 5.875      ;
; -7.136 ; xkz_a:xkz_a|d[0][1] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.213     ; 5.875      ;
; -7.136 ; xkz_a:xkz_a|d[0][1] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.213     ; 5.875      ;
; -7.136 ; xkz_a:xkz_a|d[0][1] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.213     ; 5.875      ;
; -7.135 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[22] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.836      ;
; -7.134 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.835      ;
; -7.115 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.270     ; 5.797      ;
; -7.115 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.270     ; 5.797      ;
; -7.115 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.270     ; 5.797      ;
; -7.115 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.270     ; 5.797      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[0]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[2]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[4]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[6]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[7]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[8]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[9]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[10] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[11] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[12] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[13] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[14] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.107 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[15] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.251     ; 5.808      ;
; -7.097 ; xkz_a:xkz_a|d[4][2] ; xkz_a:xkz_a|a[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.265     ; 5.784      ;
; -7.097 ; xkz_a:xkz_a|d[4][2] ; xkz_a:xkz_a|a[24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.265     ; 5.784      ;
; -7.097 ; xkz_a:xkz_a|d[4][2] ; xkz_a:xkz_a|a[28] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.265     ; 5.784      ;
; -7.097 ; xkz_a:xkz_a|d[4][2] ; xkz_a:xkz_a|a[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.265     ; 5.784      ;
; -7.092 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.813      ;
; -7.092 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[17] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.813      ;
; -7.091 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.812      ;
; -7.089 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[15] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.810      ;
; -7.088 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[21] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.809      ;
; -7.086 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[16] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.266     ; 5.772      ;
; -7.086 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[27] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.807      ;
; -7.085 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[17] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.266     ; 5.771      ;
; -7.084 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[30] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.266     ; 5.770      ;
; -7.084 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[29] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.805      ;
; -7.083 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[22] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.229     ; 5.806      ;
; -7.083 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[25] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.229     ; 5.806      ;
; -7.083 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[18] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.804      ;
; -7.083 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[20] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.804      ;
; -7.082 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[15] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.266     ; 5.768      ;
; -7.082 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[19] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.803      ;
; -7.081 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|b[2]  ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.213     ; 5.820      ;
; -7.081 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[21] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.266     ; 5.767      ;
; -7.081 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[22] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.231     ; 5.802      ;
; -7.080 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[27] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.266     ; 5.766      ;
+--------+---------------------+-------------------+-----------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'key_debounce:key_debounce|led_out'                                                                                           ;
+--------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node             ; Launch Clock         ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; -5.069 ; receive:receive|s31[2] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.607     ; 2.497      ;
; -5.032 ; receive:receive|s21[6] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.587     ; 2.580      ;
; -5.013 ; receive:receive|s21[5] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.588     ; 2.560      ;
; -4.895 ; receive:receive|s31[1] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.607     ; 2.323      ;
; -4.880 ; receive:receive|s21[7] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.587     ; 2.428      ;
; -4.821 ; receive:receive|s21[3] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.602     ; 2.354      ;
; -4.815 ; receive:receive|s21[2] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.602     ; 2.348      ;
; -4.752 ; receive:receive|s21[4] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.587     ; 2.300      ;
; -4.697 ; receive:receive|s31[0] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.608     ; 2.124      ;
; -4.672 ; receive:receive|s21[0] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.750     ; 2.057      ;
; -4.645 ; receive:receive|s21[1] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.600     ; 2.180      ;
; -4.558 ; receive:receive|s31[3] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.542     ; 2.051      ;
; -4.551 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.653     ; 2.354      ;
; -4.540 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.653     ; 2.343      ;
; -4.519 ; receive:receive|s11[2] ; xkz_a:xkz_a|e[1][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.101     ; 2.493      ;
; -4.486 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.656     ; 2.289      ;
; -4.475 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.656     ; 2.278      ;
; -4.475 ; receive:receive|s11[3] ; xkz_a:xkz_a|e[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.007     ; 2.231      ;
; -4.474 ; receive:receive|s11[1] ; xkz_a:xkz_a|e[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.010     ; 2.227      ;
; -4.436 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.804     ; 2.084      ;
; -4.427 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.804     ; 2.075      ;
; -4.425 ; receive:receive|s31[6] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.608     ; 1.852      ;
; -4.417 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.693     ; 2.304      ;
; -4.404 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.696     ; 2.284      ;
; -4.399 ; receive:receive|s11[4] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.936     ; 1.915      ;
; -4.396 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.695     ; 2.277      ;
; -4.384 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.595     ; 2.241      ;
; -4.382 ; receive:receive|s31[5] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.652     ; 2.186      ;
; -4.373 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.595     ; 2.230      ;
; -4.366 ; receive:receive|s31[0] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.656     ; 2.169      ;
; -4.364 ; receive:receive|s11[0] ; xkz_a:xkz_a|e[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.010     ; 2.117      ;
; -4.359 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.976     ; 2.464      ;
; -4.356 ; receive:receive|s11[2] ; xkz_a:xkz_a|e[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.139     ; 1.980      ;
; -4.355 ; receive:receive|s31[4] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.608     ; 1.782      ;
; -4.350 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.802     ; 2.000      ;
; -4.350 ; receive:receive|s11[5] ; xkz_a:xkz_a|e[1][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.976     ; 2.455      ;
; -4.334 ; receive:receive|s31[6] ; xkz_a:xkz_a|e[3][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.517     ; 2.616      ;
; -4.323 ; receive:receive|s31[4] ; xkz_a:xkz_a|e[3][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.517     ; 2.605      ;
; -4.322 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.544     ; 2.225      ;
; -4.322 ; receive:receive|s11[4] ; xkz_a:xkz_a|e[1][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.108     ; 2.295      ;
; -4.317 ; receive:receive|s31[5] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.655     ; 2.121      ;
; -4.316 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.530     ; 2.232      ;
; -4.315 ; receive:receive|s11[2] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.984     ; 1.783      ;
; -4.315 ; receive:receive|s61[0] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.701     ; 2.190      ;
; -4.314 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.543     ; 2.218      ;
; -4.311 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.852     ; 1.911      ;
; -4.304 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.978     ; 2.406      ;
; -4.300 ; receive:receive|s11[1] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.855     ; 1.897      ;
; -4.290 ; receive:receive|s61[3] ; xkz_a:xkz_a|e[6][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.547     ; 2.190      ;
; -4.285 ; receive:receive|s31[1] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.652     ; 2.089      ;
; -4.282 ; receive:receive|s11[5] ; xkz_a:xkz_a|e[1][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.978     ; 2.384      ;
; -4.273 ; receive:receive|s61[2] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.702     ; 2.147      ;
; -4.271 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.804     ; 1.924      ;
; -4.268 ; receive:receive|s31[2] ; xkz_a:xkz_a|e[3][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.516     ; 2.551      ;
; -4.266 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.803     ; 1.915      ;
; -4.266 ; receive:receive|s11[1] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.806     ; 1.912      ;
; -4.264 ; receive:receive|s11[1] ; xkz_a:xkz_a|e[1][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.979     ; 2.365      ;
; -4.254 ; receive:receive|s11[4] ; xkz_a:xkz_a|e[1][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -2.110     ; 2.224      ;
; -4.253 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.548     ; 2.152      ;
; -4.244 ; receive:receive|s11[1] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.807     ; 1.894      ;
; -4.241 ; receive:receive|s31[7] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.653     ; 2.044      ;
; -4.237 ; receive:receive|s31[5] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.607     ; 1.665      ;
; -4.236 ; receive:receive|s11[2] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.934     ; 1.754      ;
; -4.233 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.594     ; 2.091      ;
; -4.233 ; receive:receive|s61[6] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.696     ; 2.113      ;
; -4.232 ; receive:receive|s31[1] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.594     ; 2.090      ;
; -4.227 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.854     ; 1.825      ;
; -4.218 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.854     ; 1.816      ;
; -4.215 ; receive:receive|s31[5] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.594     ; 2.073      ;
; -4.212 ; receive:receive|s11[1] ; xkz_a:xkz_a|e[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.978     ; 2.316      ;
; -4.207 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.498     ; 2.156      ;
; -4.204 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.652     ; 2.008      ;
; -4.200 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.598     ; 2.060      ;
; -4.199 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.497     ; 2.149      ;
; -4.196 ; receive:receive|s11[1] ; xkz_a:xkz_a|e[1][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.977     ; 2.300      ;
; -4.190 ; receive:receive|s11[4] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.986     ; 1.656      ;
; -4.189 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.598     ; 2.049      ;
; -4.176 ; receive:receive|s31[7] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.656     ; 1.979      ;
; -4.170 ; receive:receive|s31[0] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.595     ; 2.027      ;
; -4.169 ; receive:receive|s11[0] ; xkz_a:xkz_a|e[1][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.977     ; 2.273      ;
; -4.165 ; receive:receive|s31[3] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.590     ; 2.034      ;
; -4.165 ; receive:receive|s31[5] ; xkz_a:xkz_a|e[3][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.516     ; 2.448      ;
; -4.163 ; receive:receive|s11[1] ; xkz_a:xkz_a|e[1][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.972     ; 2.266      ;
; -4.162 ; receive:receive|s31[3] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.587     ; 2.031      ;
; -4.161 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.806     ; 1.812      ;
; -4.161 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.597     ; 2.022      ;
; -4.157 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.500     ; 2.100      ;
; -4.152 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.806     ; 1.803      ;
; -4.151 ; receive:receive|s61[6] ; xkz_a:xkz_a|e[6][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.544     ; 2.054      ;
; -4.150 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.978     ; 2.248      ;
; -4.149 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.499     ; 2.093      ;
; -4.148 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.499     ; 2.096      ;
; -4.143 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.801     ; 2.288      ;
; -4.141 ; receive:receive|s11[5] ; xkz_a:xkz_a|e[1][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.978     ; 2.239      ;
; -4.140 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.498     ; 2.089      ;
; -4.138 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.547     ; 1.846      ;
; -4.136 ; receive:receive|s61[3] ; xkz_a:xkz_a|e[6][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.546     ; 1.845      ;
; -4.136 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.801     ; 2.289      ;
; -4.134 ; receive:receive|s11[6] ; xkz_a:xkz_a|e[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.979     ; 2.235      ;
; -4.134 ; receive:receive|s11[5] ; xkz_a:xkz_a|e[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -1.801     ; 2.279      ;
+--------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'receive:receive|i[0]'                                                                                                                                                 ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock                                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; -0.750 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s31[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.212      ; 3.466      ;
; -0.743 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s61[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.118      ; 3.758      ;
; -0.649 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s31[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.198      ; 3.357      ;
; -0.637 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s51[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.067      ; 2.213      ;
; -0.602 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s61[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.132      ; 3.734      ;
; -0.589 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s51[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.067      ; 2.164      ;
; -0.587 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s71[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.076      ; 2.164      ;
; -0.581 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s31[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.135      ; 3.159      ;
; -0.557 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s71[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.265      ; 2.189      ;
; -0.550 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s61[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.144      ; 3.703      ;
; -0.547 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s31[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.198      ; 3.419      ;
; -0.510 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s11[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.405      ; 3.416      ;
; -0.493 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s61[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.118      ; 3.787      ;
; -0.482 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s11[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.390      ; 3.378      ;
; -0.444 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s71[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.253      ; 2.069      ;
; -0.443 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s11[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.391      ; 3.345      ;
; -0.436 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s51[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.092      ; 2.203      ;
; -0.426 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s61[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.116      ; 3.292      ;
; -0.419 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s11[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.542      ; 3.331      ;
; -0.412 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s31[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.224      ; 3.309      ;
; -0.403 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s51[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.083      ; 1.986      ;
; -0.396 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s21[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.100      ; 2.453      ;
; -0.392 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s01[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.075      ; 2.641      ;
; -0.389 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s01[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.047      ; 2.444      ;
; -0.386 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s71[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.238      ; 2.305      ;
; -0.374 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s41[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.241      ; 2.588      ;
; -0.360 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s31[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.198      ; 3.004      ;
; -0.340 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s71[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.061      ; 1.804      ;
; -0.330 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s71[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.059      ; 1.830      ;
; -0.294 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s21[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.090      ; 2.540      ;
; -0.286 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s01[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.050      ; 2.346      ;
; -0.282 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s21[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.074      ; 2.330      ;
; -0.278 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s61[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.123      ; 3.319      ;
; -0.271 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s01[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.062      ; 2.334      ;
; -0.268 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s51[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.102      ; 1.800      ;
; -0.250 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s71[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.072      ; 1.776      ;
; -0.250 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s71[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.069      ; 1.772      ;
; -0.201 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s51[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.101      ; 1.742      ;
; -0.174 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s21[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.088      ; 2.202      ;
; -0.158 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s31[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.197      ; 2.832      ;
; -0.151 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s41[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.228      ; 2.351      ;
; -0.123 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s21[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.074      ; 2.348      ;
; -0.108 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s01[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.045      ; 2.075      ;
; -0.104 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s51[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.283      ; 1.684      ;
; -0.103 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s41[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.252      ; 2.535      ;
; -0.092 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s51[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.212      ; 1.884      ;
; -0.077 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s61[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.123      ; 3.277      ;
; -0.074 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s31[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.192      ; 2.906      ;
; -0.070 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s01[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.214      ; 2.052      ;
; -0.044 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s41[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.036      ; 2.007      ;
; -0.002 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s01[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.210      ; 1.986      ;
; -0.002 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s01[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.210      ; 2.028      ;
; 0.016  ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s11[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.391      ; 2.964      ;
; 0.022  ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s41[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.225      ; 2.384      ;
; 0.042  ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s41[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.054      ; 2.105      ;
; 0.042  ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s61[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 3.120      ; 3.169      ;
; 0.051  ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s11[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.389      ; 2.923      ;
; 0.051  ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s11[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.386      ; 2.928      ;
; 0.107  ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s21[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.082      ; 2.072      ;
; 0.153  ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s21[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.231      ; 2.180      ;
; 0.171  ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s11[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 3.515      ; 2.936      ;
; 0.193  ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s21[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.088      ; 2.028      ;
; 0.206  ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s41[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.036      ; 1.934      ;
; 0.298  ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s41[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 2.245      ; 2.070      ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'receive:receive|i[0]'                                                                                                                                                  ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock                                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; -1.153 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s11[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.057      ; 2.474      ;
; -1.037 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s41[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.734      ; 1.767      ;
; -1.035 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s01[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.697      ; 1.732      ;
; -1.028 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s61[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.646      ; 2.688      ;
; -1.028 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s01[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.698      ; 1.740      ;
; -1.027 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s11[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.925      ; 2.468      ;
; -1.011 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s11[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.923      ; 2.482      ;
; -1.000 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s01[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.702      ; 1.772      ;
; -0.973 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s11[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.928      ; 2.525      ;
; -0.965 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s61[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.648      ; 2.753      ;
; -0.944 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s21[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.720      ; 1.846      ;
; -0.928 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s61[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.649      ; 2.791      ;
; -0.899 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s61[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.642      ; 2.813      ;
; -0.888 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s21[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.572      ; 1.754      ;
; -0.884 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s11[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 4.084      ; 2.770      ;
; -0.869 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s51[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.773      ; 1.474      ;
; -0.865 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s31[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.725      ; 2.430      ;
; -0.862 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s41[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.516      ; 1.724      ;
; -0.845 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s21[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.565      ; 1.790      ;
; -0.819 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s41[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.536      ; 1.787      ;
; -0.816 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s41[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.516      ; 1.770      ;
; -0.785 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s01[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.527      ; 1.812      ;
; -0.770 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s31[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.720      ; 2.520      ;
; -0.756 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s41[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.716      ; 2.030      ;
; -0.750 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s41[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.713      ; 2.033      ;
; -0.731 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s31[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.726      ; 2.565      ;
; -0.714 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s21[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.572      ; 1.928      ;
; -0.713 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s51[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.700      ; 1.557      ;
; -0.676 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s11[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.928      ; 2.822      ;
; -0.653 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s61[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.668      ; 3.085      ;
; -0.642 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s11[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.942      ; 2.870      ;
; -0.640 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s41[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.729      ; 2.159      ;
; -0.637 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s61[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.657      ; 3.090      ;
; -0.623 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s01[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.544      ; 1.991      ;
; -0.620 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s61[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.643      ; 3.093      ;
; -0.603 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s41[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.739      ; 2.206      ;
; -0.591 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s51[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.585      ; 1.564      ;
; -0.586 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s21[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.557      ; 2.041      ;
; -0.571 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s21[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.557      ; 2.056      ;
; -0.547 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s51[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.586      ; 1.609      ;
; -0.539 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s71[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.554      ; 1.585      ;
; -0.539 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s31[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.751      ; 2.782      ;
; -0.527 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s61[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 3.643      ; 3.186      ;
; -0.526 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s71[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.551      ; 1.595      ;
; -0.521 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s11[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.927      ; 2.976      ;
; -0.512 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s71[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.741      ; 1.799      ;
; -0.506 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s71[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.542      ; 1.606      ;
; -0.498 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s01[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.531      ; 2.103      ;
; -0.492 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s31[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.660      ; 2.738      ;
; -0.486 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s71[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.540      ; 1.624      ;
; -0.471 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s21[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.573      ; 2.172      ;
; -0.461 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s31[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.726      ; 2.835      ;
; -0.459 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s01[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.529      ; 2.140      ;
; -0.411 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s31[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.740      ; 2.899      ;
; -0.410 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s51[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.565      ; 1.725      ;
; -0.392 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s21[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.582      ; 2.260      ;
; -0.370 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s71[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.726      ; 1.926      ;
; -0.361 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s71[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.752      ; 1.961      ;
; -0.358 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s01[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.556      ; 2.268      ;
; -0.355 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s31[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 3.726      ; 2.941      ;
; -0.249 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s51[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.549      ; 1.870      ;
; -0.247 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s51[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.573      ; 1.896      ;
; -0.212 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s71[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.558      ; 1.916      ;
; -0.166 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s51[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.549      ; 1.953      ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+--------+---------------------------------------+-----------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                 ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.341 ; key_debounce:key_debounce|led_out     ; key_debounce:key_debounce|led_out       ; key_debounce:key_debounce|led_out                                 ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 0.693      ;
; 0.135  ; key_debounce:key_debounce|led_out     ; key_debounce:key_debounce|led_out       ; key_debounce:key_debounce|led_out                                 ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.499      ; 0.669      ;
; 0.396  ; xkz_a:xkz_a|f[1]                      ; xkz_a:xkz_a|f[1]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.684      ;
; 0.397  ; xkz_a:xkz_a|f[2]                      ; xkz_a:xkz_a|f[2]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.397  ; xkz_a:xkz_a|f[4]                      ; xkz_a:xkz_a|f[4]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.398  ; xkz_a:xkz_a|f[6]                      ; xkz_a:xkz_a|f[6]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.684      ;
; 0.400  ; key_debounce_a:key_debounce_a|key_rst ; key_debounce_a:key_debounce_a|key_rst   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; key_debounce_a:key_debounce_a|led_out ; key_debounce_a:key_debounce_a|led_out   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; uart_rx:uart_rx|rx_int                ; uart_rx:uart_rx|rx_int                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; uart_rx:uart_rx|bps_start_r           ; uart_rx:uart_rx|bps_start_r             ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; uart_rx:uart_rx|num[0]                ; uart_rx:uart_rx|num[0]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; uart_rx:uart_rx|num[1]                ; uart_rx:uart_rx|num[1]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; uart_rx:uart_rx|num[2]                ; uart_rx:uart_rx|num[2]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; uart_rx:uart_rx|num[3]                ; uart_rx:uart_rx|num[3]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; key_debounce:key_debounce|key_rst     ; key_debounce:key_debounce|key_rst       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; uart_tx:uart_tx|tx_en                 ; uart_tx:uart_tx|tx_en                   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:uart_tx|bps_start_r           ; uart_tx:uart_tx|bps_start_r             ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:uart_rx|rx_temp_data[2]       ; uart_rx:uart_rx|rx_temp_data[2]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:uart_rx|rx_temp_data[1]       ; uart_rx:uart_rx|rx_temp_data[1]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:uart_rx|rx_temp_data[5]       ; uart_rx:uart_rx|rx_temp_data[5]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:uart_rx|rx_temp_data[6]       ; uart_rx:uart_rx|rx_temp_data[6]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:uart_rx|rx_temp_data[7]       ; uart_rx:uart_rx|rx_temp_data[7]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:uart_rx|rx_temp_data[4]       ; uart_rx:uart_rx|rx_temp_data[4]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:uart_rx|rx_temp_data[0]       ; uart_rx:uart_rx|rx_temp_data[0]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:uart_rx|rx_temp_data[3]       ; uart_rx:uart_rx|rx_temp_data[3]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[23]                     ; xkz_a:xkz_a|b[23]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[24]                     ; xkz_a:xkz_a|b[24]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[25]                     ; xkz_a:xkz_a|b[25]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[26]                     ; xkz_a:xkz_a|b[26]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[31]                     ; xkz_a:xkz_a|b[31]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[3]                      ; xkz_a:xkz_a|b[3]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[4]                      ; xkz_a:xkz_a|b[4]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[5]                      ; xkz_a:xkz_a|b[5]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[6]                      ; xkz_a:xkz_a|b[6]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[7]                      ; xkz_a:xkz_a|b[7]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[8]                      ; xkz_a:xkz_a|b[8]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[9]                      ; xkz_a:xkz_a|b[9]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[10]                     ; xkz_a:xkz_a|b[10]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[11]                     ; xkz_a:xkz_a|b[11]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[12]                     ; xkz_a:xkz_a|b[12]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[13]                     ; xkz_a:xkz_a|b[13]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|b[14]                     ; xkz_a:xkz_a|b[14]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; xkz_a:xkz_a|c[0]                      ; xkz_a:xkz_a|c[0]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; uart_tx:uart_tx|num[0]                ; uart_tx:uart_tx|num[0]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_tx:uart_tx|num[1]                ; uart_tx:uart_tx|num[1]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_tx:uart_tx|num[2]                ; uart_tx:uart_tx|num[2]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_tx:uart_tx|num[3]                ; uart_tx:uart_tx|num[3]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_tx:uart_tx|rs232_tx_r            ; uart_tx:uart_tx|rs232_tx_r              ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[17]                     ; xkz_a:xkz_a|b[17]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[18]                     ; xkz_a:xkz_a|b[18]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[19]                     ; xkz_a:xkz_a|b[19]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[20]                     ; xkz_a:xkz_a|b[20]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[21]                     ; xkz_a:xkz_a|b[21]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[22]                     ; xkz_a:xkz_a|b[22]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[27]                     ; xkz_a:xkz_a|b[27]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[28]                     ; xkz_a:xkz_a|b[28]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[29]                     ; xkz_a:xkz_a|b[29]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[30]                     ; xkz_a:xkz_a|b[30]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[15]                     ; xkz_a:xkz_a|b[15]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; xkz_a:xkz_a|b[16]                     ; xkz_a:xkz_a|b[16]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416  ; xkz_a:xkz_a|f[3]                      ; xkz_a:xkz_a|f[3]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; xkz_a:xkz_a|f[7]                      ; xkz_a:xkz_a|f[7]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; xkz_a:xkz_a|f[5]                      ; xkz_a:xkz_a|f[5]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; xkz_a:xkz_a|f[0]                      ; xkz_a:xkz_a|f[0]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.471  ; uart_tx:uart_tx|rx_int0               ; uart_tx:uart_tx|rx_int1                 ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.476  ; uart_rx:uart_rx|rs232_rx1             ; uart_rx:uart_rx|rs232_rx2               ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.477  ; uart_tx:uart_tx|rx_int1               ; uart_tx:uart_tx|bps_start_r             ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.479  ; uart_tx:uart_tx|rx_int2               ; uart_tx:uart_tx|tx_en                   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.480  ; uart_rx:uart_rx|rs232_rx0             ; uart_rx:uart_rx|rs232_rx1               ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.521  ; baud:baud_rx|clk_bps_r                ; uart_rx:uart_rx|num[0]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.790      ;
; 0.544  ; baud:baud_rx|clk_bps_r                ; uart_rx:uart_rx|num[2]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.813      ;
; 0.556  ; xkz_a:xkz_a|h[3][21]                  ; xkz_a:xkz_a|h[3][22]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.295      ;
; 0.560  ; xkz_a:xkz_a|a[4]                      ; xkz_a:xkz_a|a[5]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.295      ;
; 0.562  ; xkz_a:xkz_a|a[28]                     ; xkz_a:xkz_a|a[29]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.297      ;
; 0.562  ; xkz_a:xkz_a|a[30]                     ; xkz_a:xkz_a|a[31]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.297      ;
; 0.578  ; xkz_a:xkz_a|a[24]                     ; xkz_a:xkz_a|a[26]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.313      ;
; 0.580  ; xkz_a:xkz_a|a[0]                      ; xkz_a:xkz_a|a[1]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.315      ;
; 0.581  ; xkz_a:xkz_a|a[2]                      ; xkz_a:xkz_a|a[3]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.316      ;
; 0.606  ; key_debounce_a:key_debounce_a|key_rst ; key_debounce_a:key_debounce_a|key_rst_r ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.875      ;
; 0.648  ; key_debounce_a:key_debounce_a|led_out ; xkz_a:xkz_a|f[2]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.381      ;
; 0.649  ; baud:baud_tx|cnt[12]                  ; baud:baud_tx|clk_bps_r                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.668  ; xkz_a:xkz_a|b[31]                     ; xkz_a:xkz_a|b[2]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.936      ;
; 0.683  ; xkz_a:xkz_a|h[3][15]                  ; xkz_a:xkz_a|h[3][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.971      ;
; 0.684  ; xkz_a:xkz_a|h[2][5]                   ; xkz_a:xkz_a|h[2][5]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.972      ;
; 0.684  ; xkz_a:xkz_a|h[2][13]                  ; xkz_a:xkz_a|h[2][13]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.972      ;
; 0.684  ; xkz_a:xkz_a|h[2][15]                  ; xkz_a:xkz_a|h[2][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.972      ;
; 0.684  ; xkz_a:xkz_a|h[3][3]                   ; xkz_a:xkz_a|h[3][3]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.972      ;
; 0.684  ; xkz_a:xkz_a|h[3][5]                   ; xkz_a:xkz_a|h[3][5]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.972      ;
; 0.684  ; xkz_a:xkz_a|h[3][11]                  ; xkz_a:xkz_a|h[3][11]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.972      ;
; 0.684  ; xkz_a:xkz_a|h[3][13]                  ; xkz_a:xkz_a|h[3][13]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.972      ;
; 0.684  ; xkz_a:xkz_a|h[3][24]                  ; xkz_a:xkz_a|h[3][25]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 1.422      ;
; 0.684  ; xkz_a:xkz_a|a[24]                     ; xkz_a:xkz_a|a[27]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.419      ;
; 0.684  ; xkz_a:xkz_a|a[28]                     ; xkz_a:xkz_a|a[31]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.419      ;
; 0.685  ; xkz_a:xkz_a|h[1][3]                   ; xkz_a:xkz_a|h[1][3]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.972      ;
; 0.685  ; xkz_a:xkz_a|h[1][5]                   ; xkz_a:xkz_a|h[1][5]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.972      ;
; 0.685  ; xkz_a:xkz_a|h[1][13]                  ; xkz_a:xkz_a|h[1][13]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.972      ;
; 0.685  ; xkz_a:xkz_a|h[1][15]                  ; xkz_a:xkz_a|h[1][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.972      ;
; 0.685  ; xkz_a:xkz_a|h[2][11]                  ; xkz_a:xkz_a|h[2][11]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.973      ;
; 0.685  ; xkz_a:xkz_a|h[3][1]                   ; xkz_a:xkz_a|h[3][1]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.973      ;
; 0.685  ; xkz_a:xkz_a|h[3][19]                  ; xkz_a:xkz_a|h[3][19]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.972      ;
+--------+---------------------------------------+-----------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'key_debounce:key_debounce|led_out'                                                                                           ;
+-------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node             ; Launch Clock         ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; 1.438 ; receive:receive|s71[0] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.210     ; 1.248      ;
; 1.493 ; receive:receive|s21[7] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.243     ; 1.270      ;
; 1.507 ; receive:receive|s21[6] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.243     ; 1.284      ;
; 1.516 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.169     ; 1.367      ;
; 1.541 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.197     ; 1.364      ;
; 1.555 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.170     ; 1.405      ;
; 1.599 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.212     ; 1.407      ;
; 1.602 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.192     ; 1.430      ;
; 1.604 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.193     ; 1.431      ;
; 1.608 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.199     ; 1.429      ;
; 1.616 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.194     ; 1.442      ;
; 1.644 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.170     ; 1.494      ;
; 1.658 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.235     ; 1.443      ;
; 1.674 ; receive:receive|s01[7] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.237     ; 1.457      ;
; 1.675 ; receive:receive|s01[7] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.236     ; 1.459      ;
; 1.694 ; receive:receive|s21[2] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.257     ; 1.457      ;
; 1.703 ; receive:receive|s21[3] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.220     ; 1.503      ;
; 1.704 ; receive:receive|s01[3] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.232     ; 1.492      ;
; 1.705 ; receive:receive|s01[3] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.231     ; 1.494      ;
; 1.718 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.169     ; 1.569      ;
; 1.722 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.235     ; 1.507      ;
; 1.730 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.247     ; 1.503      ;
; 1.738 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.246     ; 1.512      ;
; 1.739 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.245     ; 1.514      ;
; 1.741 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.361     ; 1.400      ;
; 1.743 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.361     ; 1.402      ;
; 1.745 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.171     ; 1.594      ;
; 1.745 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.171     ; 1.594      ;
; 1.750 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.245     ; 1.525      ;
; 1.754 ; receive:receive|s41[7] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.360     ; 1.414      ;
; 1.754 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.363     ; 1.411      ;
; 1.767 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.246     ; 1.541      ;
; 1.778 ; receive:receive|s41[0] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.380     ; 1.418      ;
; 1.778 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.235     ; 1.563      ;
; 1.783 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.238     ; 1.565      ;
; 1.792 ; receive:receive|s41[0] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.378     ; 1.434      ;
; 1.803 ; receive:receive|s71[0] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.230     ; 1.593      ;
; 1.808 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.248     ; 1.580      ;
; 1.809 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.427     ; 1.402      ;
; 1.816 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.429     ; 1.407      ;
; 1.817 ; receive:receive|s21[4] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.206     ; 1.631      ;
; 1.818 ; receive:receive|s21[4] ; xkz_a:xkz_a|d[2][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.204     ; 1.634      ;
; 1.824 ; receive:receive|s01[4] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.236     ; 1.608      ;
; 1.825 ; receive:receive|s01[4] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.235     ; 1.610      ;
; 1.828 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.333     ; 1.515      ;
; 1.832 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.219     ; 1.633      ;
; 1.844 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.427     ; 1.437      ;
; 1.851 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.248     ; 1.623      ;
; 1.852 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.217     ; 1.655      ;
; 1.855 ; receive:receive|s71[0] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.228     ; 1.647      ;
; 1.855 ; receive:receive|s71[7] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.376     ; 1.499      ;
; 1.859 ; receive:receive|s21[5] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.244     ; 1.635      ;
; 1.859 ; receive:receive|s41[0] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.379     ; 1.500      ;
; 1.873 ; receive:receive|s21[0] ; xkz_a:xkz_a|d[2][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.361     ; 1.532      ;
; 1.876 ; receive:receive|s21[3] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.257     ; 1.639      ;
; 1.881 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.247     ; 1.654      ;
; 1.883 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.234     ; 1.669      ;
; 1.883 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.363     ; 1.540      ;
; 1.891 ; receive:receive|s01[3] ; xkz_a:xkz_a|d[0][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.388     ; 1.523      ;
; 1.895 ; receive:receive|s21[0] ; xkz_a:xkz_a|d[2][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.536     ; 1.379      ;
; 1.903 ; receive:receive|s41[6] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.363     ; 1.560      ;
; 1.918 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.429     ; 1.509      ;
; 1.919 ; receive:receive|s01[0] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.401     ; 1.538      ;
; 1.930 ; receive:receive|s71[0] ; xkz_a:xkz_a|d[7][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.203     ; 1.247      ;
; 1.930 ; receive:receive|s71[7] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.394     ; 1.556      ;
; 1.932 ; receive:receive|s21[2] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.220     ; 1.732      ;
; 1.933 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.427     ; 1.526      ;
; 1.938 ; receive:receive|s71[7] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.396     ; 1.562      ;
; 1.942 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.356     ; 1.606      ;
; 1.943 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.333     ; 1.630      ;
; 1.947 ; receive:receive|s01[5] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.234     ; 1.733      ;
; 1.948 ; receive:receive|s01[5] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.233     ; 1.735      ;
; 1.950 ; receive:receive|s41[7] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.358     ; 1.612      ;
; 1.954 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.414     ; 1.560      ;
; 1.957 ; receive:receive|s01[0] ; xkz_a:xkz_a|d[0][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.557     ; 1.420      ;
; 1.959 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.385     ; 1.594      ;
; 1.965 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.217     ; 1.768      ;
; 1.966 ; receive:receive|s21[7] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.206     ; 1.780      ;
; 1.967 ; receive:receive|s21[7] ; xkz_a:xkz_a|d[2][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.204     ; 1.783      ;
; 1.975 ; receive:receive|s41[7] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.359     ; 1.636      ;
; 1.975 ; receive:receive|s21[7] ; xkz_a:xkz_a|e[2][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.239     ; 1.256      ;
; 1.977 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.215     ; 1.782      ;
; 1.983 ; receive:receive|s21[4] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.243     ; 1.760      ;
; 1.988 ; receive:receive|s21[2] ; xkz_a:xkz_a|d[2][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.218     ; 1.790      ;
; 1.988 ; receive:receive|s21[6] ; xkz_a:xkz_a|e[2][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.239     ; 1.269      ;
; 1.990 ; receive:receive|s41[3] ; xkz_a:xkz_a|e[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.151     ; 1.359      ;
; 1.993 ; receive:receive|s01[7] ; xkz_a:xkz_a|d[0][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.393     ; 1.620      ;
; 1.994 ; receive:receive|s41[3] ; xkz_a:xkz_a|e[4][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.152     ; 1.362      ;
; 1.995 ; receive:receive|s01[2] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.396     ; 1.619      ;
; 1.998 ; receive:receive|s21[1] ; xkz_a:xkz_a|d[2][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.392     ; 1.626      ;
; 1.999 ; receive:receive|s01[0] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.400     ; 1.619      ;
; 2.004 ; receive:receive|s51[7] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.211     ; 1.813      ;
; 2.005 ; receive:receive|s51[7] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.211     ; 1.814      ;
; 2.006 ; receive:receive|s51[7] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.213     ; 1.813      ;
; 2.007 ; receive:receive|s01[6] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.234     ; 1.793      ;
; 2.008 ; receive:receive|s01[6] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.233     ; 1.795      ;
; 2.008 ; receive:receive|s71[4] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.377     ; 1.651      ;
; 2.011 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.368     ; 1.663      ;
; 2.013 ; receive:receive|s41[3] ; xkz_a:xkz_a|e[4][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; -0.500       ; -0.152     ; 1.381      ;
; 2.015 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.237     ; 1.798      ;
+-------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'receive:receive|i[0]'                                                                 ;
+-------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; 0.199 ; 0.199        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[3]            ;
; 0.211 ; 0.211        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[1]            ;
; 0.211 ; 0.211        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[2]            ;
; 0.211 ; 0.211        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[5]            ;
; 0.211 ; 0.211        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[6]            ;
; 0.211 ; 0.211        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[7]            ;
; 0.212 ; 0.212        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[0]            ;
; 0.212 ; 0.212        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s31[4]            ;
; 0.214 ; 0.214        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[4]            ;
; 0.214 ; 0.214        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[5]            ;
; 0.214 ; 0.214        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[6]            ;
; 0.214 ; 0.214        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[7]            ;
; 0.215 ; 0.215        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[0]            ;
; 0.215 ; 0.215        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[1]            ;
; 0.215 ; 0.215        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[2]            ;
; 0.215 ; 0.215        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s61[3]            ;
; 0.245 ; 0.245        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[3]|datad              ;
; 0.257 ; 0.257        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[1]|datad              ;
; 0.257 ; 0.257        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[2]|datad              ;
; 0.257 ; 0.257        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[5]|datad              ;
; 0.257 ; 0.257        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[6]|datad              ;
; 0.257 ; 0.257        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[7]|datad              ;
; 0.258 ; 0.258        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[0]|datad              ;
; 0.258 ; 0.258        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s31[4]|datad              ;
; 0.260 ; 0.260        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[4]|datad              ;
; 0.260 ; 0.260        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[5]|datad              ;
; 0.260 ; 0.260        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[6]|datad              ;
; 0.260 ; 0.260        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[7]|datad              ;
; 0.261 ; 0.261        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[0]|datad              ;
; 0.261 ; 0.261        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[1]|datad              ;
; 0.261 ; 0.261        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[2]|datad              ;
; 0.261 ; 0.261        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s61[3]|datad              ;
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s11[1]            ;
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s11[3]            ;
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s11[6]            ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s11[0]            ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s11[5]            ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s11[7]            ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|Equal18~3clkctrl|inclk[0] ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|Equal18~3clkctrl|outclk   ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~6clkctrl|inclk[0] ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~6clkctrl|outclk   ;
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s11[2]            ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s11[4]            ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[1]            ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[2]            ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[3]            ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[3]            ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[1]            ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[2]            ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[3]            ;
; 0.304 ; 0.304        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[0]            ;
; 0.306 ; 0.306        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[4]            ;
; 0.306 ; 0.306        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[6]            ;
; 0.306 ; 0.306        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[7]            ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[5]            ;
; 0.309 ; 0.309        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[5]            ;
; 0.309 ; 0.309        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[6]            ;
; 0.309 ; 0.309        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[7]            ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[4]            ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s11[1]|datad              ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s11[3]|datad              ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s11[4]|datac              ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s11[6]|datad              ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s11[0]|datad              ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s11[2]|datac              ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s11[5]|datad              ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|s11[7]|datad              ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s71[2]            ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s71[3]            ;
; 0.323 ; 0.323        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[0]            ;
; 0.323 ; 0.323        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[3]            ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[0]            ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[1]            ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[4]            ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[5]            ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[6]            ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[7]            ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|Equal18~1clkctrl|inclk[0] ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive|Equal18~1clkctrl|outclk   ;
; 0.326 ; 0.326        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s71[0]            ;
; 0.326 ; 0.326        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s71[1]            ;
; 0.326 ; 0.326        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[0]|datac              ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s71[6]            ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s21[0]            ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[6]            ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[4]            ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[5]            ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s41[7]            ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive:receive|s01[2]            ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive:receive|s51[2]            ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[0]|datac              ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[1]|datac              ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[1]|datad              ;
; 0.344 ; 0.344        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[2]|datad              ;
; 0.344 ; 0.344        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s41[3]|datad              ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s01[3]|datad              ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[1]|datad              ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[2]|datad              ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|s21[3]|datad              ;
+-------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'key_debounce:key_debounce|led_out'                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------+
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][0]                   ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][8]                   ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][3]                   ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][7]                   ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][0]                   ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][6]                   ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][4]                   ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][9]                   ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][6]                   ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][1]                   ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][7]                   ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][9]                   ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][0]                   ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][2]                   ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][2]                   ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][6]                   ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][0]                   ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][4]                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][0]                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][5]                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][4]                   ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][2]                   ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][8]                   ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][7]                   ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][5]                   ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][6]                   ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][8]                   ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][6]                   ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][7]                   ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][1]                   ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][2]                   ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][7]                   ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][9]                   ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][1]                   ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][4]                   ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][5]                   ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][4]                   ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[7][3]                   ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][3]                   ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][9]                   ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[0][1]|datac                   ;
; 0.479 ; 0.479        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[2][1]                   ;
; 0.479 ; 0.479        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[2][3]                   ;
; 0.479 ; 0.479        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[7][2]                   ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][3]                   ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; key_debounce|led_out~clkctrl|inclk[0] ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; key_debounce|led_out~clkctrl|outclk   ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][5]                   ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][8]|datac                   ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[7][0]                   ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[7][1]                   ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][9]                   ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[3][3]|datac                   ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][0]|datac                   ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][1]|datac                   ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][6]|datac                   ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][8]                   ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[3][2]                   ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[4][1]|datac                   ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[4][2]|datac                   ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][0]|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[0][1]                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][1]                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][8]                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[4][0]|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][2]|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][1]|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][2]|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][3]|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][4]|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][5]|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][6]|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][7]|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][9]|datac                   ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[0][0]                   ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[0][2]                   ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[0][3]                   ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[3][1]                   ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[5][0]                   ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[5][1]                   ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[5][2]                   ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][3]|datac                   ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][5]|datac                   ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][7]|datac                   ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][1]                   ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][3]                   ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][6]                   ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][7]                   ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][2]                   ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][7]                   ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[2][0]|datad                   ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][3]|datac                   ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][4]|datac                   ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][5]|datac                   ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][8]|datac                   ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[7][8]|datad                   ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[1][0]                   ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[1][3]                   ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[2][0]                   ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[2][2]                   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------+
; 2.162 ; 2.378        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_debounce_a:key_debounce_a|key_samp ;
; 2.165 ; 2.381        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][2]                    ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][0]                    ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][10]                   ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][11]                   ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][12]                   ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][13]                   ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][14]                   ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][15]                   ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][1]                    ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][3]                    ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][4]                    ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][5]                    ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][6]                    ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][7]                    ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][8]                    ;
; 2.166 ; 2.382        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][9]                    ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][10]                   ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][11]                   ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][12]                   ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][13]                   ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][14]                   ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][15]                   ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][1]                    ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][4]                    ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][5]                    ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][6]                    ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][7]                    ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][8]                    ;
; 2.167 ; 2.383        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][9]                    ;
; 2.168 ; 2.384        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|f[2]                       ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][16]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][17]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][18]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][19]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][20]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][21]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][22]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][23]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][24]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][25]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][26]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][27]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][28]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][29]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][30]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][31]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][16]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][17]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][18]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][19]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][20]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][21]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][22]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][23]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][24]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][25]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][26]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][27]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][28]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][29]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][30]                   ;
; 2.169 ; 2.385        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[7][31]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|f[1]                       ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|g[1]                       ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][0]                    ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][10]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][11]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][12]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][13]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][14]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][15]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][1]                    ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][2]                    ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][3]                    ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][4]                    ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][5]                    ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][6]                    ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][7]                    ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][8]                    ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][9]                    ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][16]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][17]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][18]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][19]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][20]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][21]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][22]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][23]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][24]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][25]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][26]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][27]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][28]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][29]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][30]                   ;
; 2.170 ; 2.386        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][31]                   ;
; 2.171 ; 2.387        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|a[20]                      ;
; 2.171 ; 2.387        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|a[21]                      ;
; 2.171 ; 2.387        ; 0.216          ; High Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|a[23]                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                             ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                             ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                             ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; key_in    ; sys_clk    ; 2.841 ; 3.198 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_in1   ; sys_clk    ; 2.545 ; 2.819 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx  ; sys_clk    ; 4.611 ; 4.718 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+
; key_in    ; sys_clk    ; -1.893 ; -2.266 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_in1   ; sys_clk    ; -0.852 ; -1.038 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx  ; sys_clk    ; -3.809 ; -3.937 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+------------+-----------------------------------+--------+--------+------------+-------------------------------------------------------------------+
; led1_out   ; sys_clk                           ; 5.490  ; 5.764  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_tx   ; sys_clk                           ; 6.597  ; 6.839  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg_en[*]  ; sys_clk                           ; 10.687 ; 10.855 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[0] ; sys_clk                           ; 9.092  ; 9.551  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[1] ; sys_clk                           ; 9.577  ; 9.939  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[2] ; sys_clk                           ; 10.687 ; 10.855 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[3] ; sys_clk                           ; 9.473  ; 9.343  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[4] ; sys_clk                           ; 9.723  ; 10.096 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[5] ; sys_clk                           ; 10.133 ; 9.859  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[6] ; sys_clk                           ; 10.210 ; 9.975  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[7] ; sys_clk                           ; 9.250  ; 9.641  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; z[*]       ; sys_clk                           ; 6.722  ; 6.273  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[0]      ; sys_clk                           ; 4.678  ; 4.522  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[1]      ; sys_clk                           ; 5.517  ; 5.309  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[2]      ; sys_clk                           ; 5.926  ; 5.672  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[3]      ; sys_clk                           ; 4.754  ; 4.607  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[4]      ; sys_clk                           ; 5.465  ; 5.261  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[5]      ; sys_clk                           ; 5.547  ; 5.166  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[6]      ; sys_clk                           ; 6.722  ; 6.273  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[7]      ; sys_clk                           ; 5.616  ; 5.313  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_out    ; key_debounce:key_debounce|led_out ;        ; 5.508  ; Rise       ; key_debounce:key_debounce|led_out                                 ;
; led_out    ; key_debounce:key_debounce|led_out ; 5.133  ;        ; Fall       ; key_debounce:key_debounce|led_out                                 ;
+------------+-----------------------------------+--------+--------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+
; led1_out   ; sys_clk                           ; 4.921 ; 5.186 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_tx   ; sys_clk                           ; 6.035 ; 6.265 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg_en[*]  ; sys_clk                           ; 5.914 ; 5.928 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[0] ; sys_clk                           ; 6.693 ; 6.775 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[1] ; sys_clk                           ; 6.193 ; 6.261 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[2] ; sys_clk                           ; 7.282 ; 7.216 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[3] ; sys_clk                           ; 5.914 ; 5.928 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[4] ; sys_clk                           ; 6.121 ; 6.705 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[5] ; sys_clk                           ; 6.546 ; 6.431 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[6] ; sys_clk                           ; 6.596 ; 6.521 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[7] ; sys_clk                           ; 6.556 ; 7.086 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; z[*]       ; sys_clk                           ; 4.143 ; 3.992 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[0]      ; sys_clk                           ; 4.143 ; 3.992 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[1]      ; sys_clk                           ; 4.948 ; 4.747 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[2]      ; sys_clk                           ; 5.341 ; 5.096 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[3]      ; sys_clk                           ; 4.216 ; 4.074 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[4]      ; sys_clk                           ; 4.898 ; 4.701 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[5]      ; sys_clk                           ; 4.978 ; 4.611 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[6]      ; sys_clk                           ; 6.102 ; 5.670 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[7]      ; sys_clk                           ; 5.040 ; 4.749 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_out    ; key_debounce:key_debounce|led_out ;       ; 5.286 ; Rise       ; key_debounce:key_debounce|led_out                                 ;
; led_out    ; key_debounce:key_debounce|led_out ; 4.924 ;       ; Fall       ; key_debounce:key_debounce|led_out                                 ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                         ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.172 ; -966.927      ;
; key_debounce:key_debounce|led_out                                 ; -2.088 ; -145.914      ;
; receive:receive|i[0]                                              ; 0.156  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                          ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; receive:receive|i[0]                                              ; -0.898 ; -36.737       ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.066 ; -0.066        ;
; key_debounce:key_debounce|led_out                                 ; 0.678  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; receive:receive|i[0]                                              ; 0.267 ; 0.000         ;
; key_debounce:key_debounce|led_out                                 ; 0.405 ; 0.000         ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.268 ; 0.000         ;
; sys_clk                                                           ; 9.594 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+--------+---------------------+----------------------+-----------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node              ; Launch Clock                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------+-----------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -3.172 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.845      ;
; -3.172 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[24]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.845      ;
; -3.172 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.845      ;
; -3.172 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.845      ;
; -3.160 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.839      ;
; -3.160 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[24]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.839      ;
; -3.160 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.839      ;
; -3.160 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|a[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.839      ;
; -3.138 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.796      ;
; -3.138 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[24]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.796      ;
; -3.138 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.796      ;
; -3.138 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|a[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.796      ;
; -3.134 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.798      ;
; -3.134 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[24]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.798      ;
; -3.134 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.798      ;
; -3.134 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|a[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.798      ;
; -3.126 ; xkz_a:xkz_a|e[3][7] ; xkz_a:xkz_a|f[3]     ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.334     ; 2.229      ;
; -3.119 ; xkz_a:xkz_a|e[3][7] ; xkz_a:xkz_a|h[3][23] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.334     ; 2.222      ;
; -3.119 ; xkz_a:xkz_a|e[3][7] ; xkz_a:xkz_a|h[3][24] ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.334     ; 2.222      ;
; -3.093 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[2]     ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.254     ; 2.776      ;
; -3.083 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.243     ; 2.777      ;
; -3.083 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[24]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.243     ; 2.777      ;
; -3.083 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.243     ; 2.777      ;
; -3.083 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|a[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.243     ; 2.777      ;
; -3.081 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[2]     ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.248     ; 2.770      ;
; -3.076 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.261     ; 2.752      ;
; -3.076 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[24]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.261     ; 2.752      ;
; -3.076 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.261     ; 2.752      ;
; -3.076 ; xkz_a:xkz_a|d[7][0] ; xkz_a:xkz_a|a[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.261     ; 2.752      ;
; -3.059 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[2]     ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.269     ; 2.727      ;
; -3.057 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.730      ;
; -3.056 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[17]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.729      ;
; -3.056 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.729      ;
; -3.054 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[15]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.727      ;
; -3.053 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[21]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.726      ;
; -3.051 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[27]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.724      ;
; -3.050 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[29]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.723      ;
; -3.049 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[18]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.722      ;
; -3.049 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.713      ;
; -3.049 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[24]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.713      ;
; -3.049 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.713      ;
; -3.049 ; xkz_a:xkz_a|d[2][1] ; xkz_a:xkz_a|a[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.713      ;
; -3.048 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[20]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.721      ;
; -3.047 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[19]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.720      ;
; -3.047 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[22]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.720      ;
; -3.046 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|b[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.719      ;
; -3.045 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.724      ;
; -3.044 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[17]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.723      ;
; -3.044 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.723      ;
; -3.042 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[15]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.721      ;
; -3.041 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[21]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.720      ;
; -3.040 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[2]     ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.263     ; 2.714      ;
; -3.039 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[27]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.718      ;
; -3.038 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[29]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.717      ;
; -3.037 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[18]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.716      ;
; -3.037 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.701      ;
; -3.036 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[20]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.715      ;
; -3.036 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[17]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.700      ;
; -3.035 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[19]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.714      ;
; -3.035 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[22]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.714      ;
; -3.035 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.699      ;
; -3.034 ; xkz_a:xkz_a|d[2][0] ; xkz_a:xkz_a|b[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 2.713      ;
; -3.033 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[15]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.697      ;
; -3.032 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[21]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.696      ;
; -3.030 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[27]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.694      ;
; -3.028 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[29]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.692      ;
; -3.027 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[18]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.691      ;
; -3.027 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[20]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.691      ;
; -3.026 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[19]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.690      ;
; -3.025 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.263     ; 2.699      ;
; -3.025 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[24]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.263     ; 2.699      ;
; -3.025 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.263     ; 2.699      ;
; -3.025 ; xkz_a:xkz_a|d[1][1] ; xkz_a:xkz_a|a[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.263     ; 2.699      ;
; -3.025 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[22]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.689      ;
; -3.024 ; xkz_a:xkz_a|d[7][2] ; xkz_a:xkz_a|b[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.273     ; 2.688      ;
; -3.023 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.681      ;
; -3.022 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.281     ; 2.678      ;
; -3.022 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[24]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.281     ; 2.678      ;
; -3.022 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.281     ; 2.678      ;
; -3.022 ; xkz_a:xkz_a|d[4][1] ; xkz_a:xkz_a|a[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.281     ; 2.678      ;
; -3.022 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[17]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.680      ;
; -3.022 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.680      ;
; -3.020 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[15]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.678      ;
; -3.019 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[21]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.677      ;
; -3.018 ; xkz_a:xkz_a|d[2][3] ; xkz_a:xkz_a|a[16]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.271     ; 2.684      ;
; -3.018 ; xkz_a:xkz_a|d[2][3] ; xkz_a:xkz_a|a[24]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.271     ; 2.684      ;
; -3.018 ; xkz_a:xkz_a|d[2][3] ; xkz_a:xkz_a|a[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.271     ; 2.684      ;
; -3.018 ; xkz_a:xkz_a|d[2][3] ; xkz_a:xkz_a|a[30]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.271     ; 2.684      ;
; -3.017 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[27]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.675      ;
; -3.016 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[29]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.674      ;
; -3.015 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[18]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.673      ;
; -3.014 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[20]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.672      ;
; -3.013 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[19]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.671      ;
; -3.013 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[22]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.671      ;
; -3.012 ; xkz_a:xkz_a|d[4][0] ; xkz_a:xkz_a|b[28]    ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.279     ; 2.670      ;
; -3.004 ; xkz_a:xkz_a|d[6][1] ; xkz_a:xkz_a|b[2]     ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.233     ; 2.708      ;
; -3.003 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[0]     ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.676      ;
; -3.003 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[2]     ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.676      ;
; -3.003 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[4]     ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.676      ;
; -3.003 ; xkz_a:xkz_a|d[6][0] ; xkz_a:xkz_a|a[6]     ; key_debounce:key_debounce|led_out ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 2.676      ;
+--------+---------------------+----------------------+-----------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'key_debounce:key_debounce|led_out'                                                                                           ;
+--------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node             ; Launch Clock         ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; -2.088 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.155     ; 0.942      ;
; -2.086 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.023     ; 1.075      ;
; -2.086 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.023     ; 1.075      ;
; -2.078 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.155     ; 0.932      ;
; -2.070 ; receive:receive|s11[4] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.208     ; 0.871      ;
; -2.049 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.024     ; 1.038      ;
; -2.049 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.024     ; 1.038      ;
; -2.040 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.153     ; 0.896      ;
; -2.032 ; receive:receive|s11[2] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.231     ; 0.810      ;
; -2.031 ; receive:receive|s21[6] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.284     ; 1.159      ;
; -2.024 ; receive:receive|s31[5] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.022     ; 1.014      ;
; -2.018 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.155     ; 0.875      ;
; -2.016 ; receive:receive|s21[5] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.285     ; 1.143      ;
; -2.013 ; receive:receive|s31[0] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.024     ; 1.002      ;
; -2.011 ; receive:receive|s11[1] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.180     ; 0.840      ;
; -2.009 ; receive:receive|s11[1] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.157     ; 0.861      ;
; -2.006 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.177     ; 0.838      ;
; -2.006 ; receive:receive|s11[1] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.158     ; 0.860      ;
; -2.004 ; receive:receive|s11[3] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.154     ; 0.859      ;
; -1.987 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.987     ; 1.009      ;
; -1.987 ; receive:receive|s31[5] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.023     ; 0.977      ;
; -1.987 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.179     ; 0.817      ;
; -1.987 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.987     ; 1.009      ;
; -1.986 ; receive:receive|s11[2] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.207     ; 0.788      ;
; -1.977 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.179     ; 0.807      ;
; -1.969 ; receive:receive|s11[4] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.232     ; 0.746      ;
; -1.969 ; receive:receive|s21[3] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.293     ; 1.088      ;
; -1.961 ; receive:receive|s21[2] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.293     ; 1.080      ;
; -1.951 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.157     ; 0.806      ;
; -1.945 ; receive:receive|s31[1] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.986     ; 0.968      ;
; -1.945 ; receive:receive|s11[5] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.156     ; 0.798      ;
; -1.943 ; receive:receive|s31[1] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.022     ; 0.933      ;
; -1.943 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.156     ; 0.796      ;
; -1.943 ; receive:receive|s31[0] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.987     ; 0.965      ;
; -1.941 ; receive:receive|s11[6] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.157     ; 0.796      ;
; -1.940 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.926     ; 1.073      ;
; -1.937 ; receive:receive|s21[7] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.284     ; 1.065      ;
; -1.936 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.925     ; 1.070      ;
; -1.935 ; receive:receive|s31[7] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.023     ; 0.924      ;
; -1.933 ; receive:receive|s11[4] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.210     ; 0.735      ;
; -1.930 ; receive:receive|s11[7] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.156     ; 0.783      ;
; -1.927 ; receive:receive|s31[3] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.987     ; 0.953      ;
; -1.927 ; receive:receive|s11[4] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.209     ; 0.727      ;
; -1.925 ; receive:receive|s31[5] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.986     ; 0.948      ;
; -1.920 ; receive:receive|s11[0] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.158     ; 0.774      ;
; -1.916 ; receive:receive|s31[3] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.986     ; 0.942      ;
; -1.916 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.860     ; 1.054      ;
; -1.915 ; receive:receive|s31[6] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.989     ; 0.938      ;
; -1.915 ; receive:receive|s31[4] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.989     ; 0.938      ;
; -1.912 ; receive:receive|s11[2] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.209     ; 0.715      ;
; -1.912 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.859     ; 1.051      ;
; -1.910 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.022     ; 0.900      ;
; -1.909 ; receive:receive|s11[0] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.180     ; 0.738      ;
; -1.908 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.986     ; 0.931      ;
; -1.900 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.988     ; 0.924      ;
; -1.898 ; receive:receive|s31[7] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.024     ; 0.887      ;
; -1.898 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.926     ; 1.031      ;
; -1.896 ; receive:receive|s11[0] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.157     ; 0.748      ;
; -1.895 ; receive:receive|s11[2] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.208     ; 0.696      ;
; -1.890 ; receive:receive|s21[1] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.292     ; 1.010      ;
; -1.889 ; receive:receive|s21[4] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.284     ; 1.017      ;
; -1.885 ; receive:receive|s31[2] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -0.909     ; 1.091      ;
; -1.878 ; receive:receive|s31[2] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.023     ; 0.868      ;
; -1.866 ; receive:receive|s21[0] ; xkz_a:xkz_a|e[2][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.354     ; 0.924      ;
; -1.866 ; receive:receive|s61[0] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.928     ; 0.997      ;
; -1.853 ; receive:receive|s31[5] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.988     ; 0.877      ;
; -1.852 ; receive:receive|s11[0] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.156     ; 0.705      ;
; -1.852 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.856     ; 0.994      ;
; -1.851 ; receive:receive|s61[2] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.928     ; 0.982      ;
; -1.844 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.835     ; 1.007      ;
; -1.840 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.834     ; 1.004      ;
; -1.837 ; receive:receive|s31[1] ; xkz_a:xkz_a|e[3][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 1.000        ; -0.909     ; 1.043      ;
; -1.837 ; receive:receive|s61[3] ; xkz_a:xkz_a|e[6][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.859     ; 0.978      ;
; -1.836 ; receive:receive|s31[7] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.987     ; 0.858      ;
; -1.835 ; receive:receive|s31[1] ; xkz_a:xkz_a|d[3][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.023     ; 0.825      ;
; -1.829 ; receive:receive|s11[7] ; xkz_a:xkz_a|d[1][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.180     ; 0.658      ;
; -1.822 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.838     ; 0.982      ;
; -1.818 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.837     ; 0.979      ;
; -1.814 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.836     ; 0.976      ;
; -1.813 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.860     ; 0.953      ;
; -1.811 ; receive:receive|s61[6] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.926     ; 0.944      ;
; -1.810 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.835     ; 0.973      ;
; -1.807 ; receive:receive|s61[3] ; xkz_a:xkz_a|e[6][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.861     ; 0.866      ;
; -1.804 ; receive:receive|s31[3] ; xkz_a:xkz_a|d[3][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.950     ; 0.863      ;
; -1.800 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.926     ; 0.933      ;
; -1.797 ; receive:receive|s31[0] ; xkz_a:xkz_a|d[3][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.023     ; 0.786      ;
; -1.796 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.925     ; 0.930      ;
; -1.794 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.862     ; 0.852      ;
; -1.793 ; receive:receive|s11[7] ; xkz_a:xkz_a|d[1][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.158     ; 0.647      ;
; -1.789 ; receive:receive|s61[3] ; xkz_a:xkz_a|e[6][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.859     ; 0.928      ;
; -1.787 ; receive:receive|s11[7] ; xkz_a:xkz_a|d[1][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.157     ; 0.639      ;
; -1.787 ; receive:receive|s31[1] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.988     ; 0.811      ;
; -1.787 ; receive:receive|s61[6] ; xkz_a:xkz_a|e[6][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.860     ; 0.925      ;
; -1.786 ; receive:receive|s11[1] ; xkz_a:xkz_a|d[1][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -1.156     ; 0.639      ;
; -1.771 ; receive:receive|s61[4] ; xkz_a:xkz_a|e[6][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.860     ; 0.911      ;
; -1.767 ; receive:receive|s61[5] ; xkz_a:xkz_a|e[6][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.859     ; 0.908      ;
; -1.766 ; receive:receive|s61[1] ; xkz_a:xkz_a|e[6][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.860     ; 0.904      ;
; -1.764 ; receive:receive|s31[7] ; xkz_a:xkz_a|d[3][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.989     ; 0.787      ;
; -1.762 ; receive:receive|s61[7] ; xkz_a:xkz_a|e[6][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.926     ; 0.895      ;
; -1.757 ; receive:receive|s61[2] ; xkz_a:xkz_a|e[6][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.500        ; -0.840     ; 0.915      ;
+--------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'receive:receive|i[0]'                                                                                                                                                ;
+-------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                ; Launch Clock                                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; 0.156 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s71[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.358      ; 1.123      ;
; 0.186 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s51[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.265      ; 1.062      ;
; 0.217 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s71[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.273      ; 1.038      ;
; 0.241 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s51[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.265      ; 1.007      ;
; 0.264 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s71[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.352      ; 1.009      ;
; 0.264 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s31[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.918      ; 1.636      ;
; 0.288 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s31[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.874      ; 1.531      ;
; 0.305 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s31[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.909      ; 1.588      ;
; 0.309 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s51[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.280      ; 1.048      ;
; 0.314 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s31[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.909      ; 1.673      ;
; 0.336 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s71[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.266      ; 0.859      ;
; 0.336 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s51[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.276      ; 0.921      ;
; 0.339 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s71[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.264      ; 0.871      ;
; 0.345 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s71[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.344      ; 1.085      ;
; 0.359 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s51[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.288      ; 0.868      ;
; 0.366 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s11[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.065      ; 1.681      ;
; 0.367 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s71[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.264      ; 0.850      ;
; 0.380 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s71[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.271      ; 0.844      ;
; 0.397 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s31[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.909      ; 1.463      ;
; 0.402 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s51[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.287      ; 0.835      ;
; 0.415 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s31[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.924      ; 1.586      ;
; 0.418 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s21[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.264      ; 1.335      ;
; 0.429 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s11[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.075      ; 1.627      ;
; 0.443 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s51[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.369      ; 0.807      ;
; 0.456 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s11[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.131      ; 1.596      ;
; 0.468 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s11[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.066      ; 1.582      ;
; 0.506 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s51[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.324      ; 0.848      ;
; 0.528 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s31[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.908      ; 1.347      ;
; 0.532 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s31[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 1.900      ; 1.428      ;
; 0.537 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s01[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.233      ; 1.179      ;
; 0.538 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s01[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.235      ; 1.181      ;
; 0.539 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s61[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.850      ; 1.745      ;
; 0.553 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s01[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.250      ; 1.274      ;
; 0.556 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s21[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.249      ; 1.159      ;
; 0.598 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s61[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.850      ; 1.830      ;
; 0.599 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s41[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.323      ; 1.227      ;
; 0.600 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s61[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.860      ; 1.741      ;
; 0.603 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s21[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.259      ; 1.223      ;
; 0.610 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s61[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.865      ; 1.739      ;
; 0.613 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s61[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.843      ; 1.608      ;
; 0.630 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s41[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.328      ; 1.282      ;
; 0.652 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s21[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.258      ; 1.053      ;
; 0.653 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s01[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.243      ; 1.071      ;
; 0.658 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s11[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.066      ; 1.435      ;
; 0.659 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s41[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.315      ; 1.157      ;
; 0.666 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s21[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.249      ; 1.147      ;
; 0.681 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s01[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.230      ; 0.983      ;
; 0.682 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s01[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.306      ; 0.993      ;
; 0.696 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s11[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.058      ; 1.399      ;
; 0.699 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s11[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.063      ; 1.390      ;
; 0.722 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s01[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.299      ; 0.969      ;
; 0.724 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s41[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.227      ; 0.947      ;
; 0.725 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s01[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.300      ; 0.946      ;
; 0.726 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s11[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.500        ; 2.115      ; 1.431      ;
; 0.728 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s61[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.853      ; 1.559      ;
; 0.740 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s41[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.312      ; 1.157      ;
; 0.795 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s41[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.231      ; 0.972      ;
; 0.800 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s21[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.249      ; 0.982      ;
; 0.810 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s61[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.852      ; 1.562      ;
; 0.816 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s41[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.227      ; 0.951      ;
; 0.828 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s21[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.316      ; 1.032      ;
; 0.849 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s21[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.258      ; 0.963      ;
; 0.857 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s61[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.850      ; 1.525      ;
; 0.886 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s41[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 1.000        ; 1.322      ; 0.989      ;
+-------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'receive:receive|i[0]'                                                                                                                                                  ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock                                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+
; -0.898 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s61[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.133      ; 1.305      ;
; -0.879 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s61[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.137      ; 1.328      ;
; -0.878 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s61[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.137      ; 1.329      ;
; -0.841 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s41[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.584      ; 0.813      ;
; -0.827 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s61[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.127      ; 1.370      ;
; -0.819 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s01[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.563      ; 0.814      ;
; -0.795 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s01[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.562      ; 0.837      ;
; -0.788 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s01[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.569      ; 0.851      ;
; -0.788 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s21[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.578      ; 0.860      ;
; -0.773 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s21[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.517      ; 0.814      ;
; -0.770 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s11[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.412      ; 1.212      ;
; -0.755 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s41[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.485      ; 0.800      ;
; -0.748 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s21[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.508      ; 0.830      ;
; -0.742 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s11[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.357      ; 1.185      ;
; -0.732 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s11[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.353      ; 1.191      ;
; -0.731 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s41[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.484      ; 0.823      ;
; -0.731 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s41[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.489      ; 0.828      ;
; -0.725 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s61[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.149      ; 1.494      ;
; -0.718 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s61[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.143      ; 1.495      ;
; -0.716 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s11[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.361      ; 1.215      ;
; -0.711 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s61[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.134      ; 1.493      ;
; -0.709 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s01[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.489      ; 0.850      ;
; -0.691 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s21[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.516      ; 0.895      ;
; -0.686 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s41[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.576      ; 0.960      ;
; -0.685 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s41[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.572      ; 0.957      ;
; -0.666 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s11[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.427      ; 1.331      ;
; -0.660 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s61[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 2.135      ; 1.545      ;
; -0.648 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s01[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.502      ; 0.924      ;
; -0.624 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s41[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.584      ; 1.030      ;
; -0.617 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s31[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.196      ; 1.149      ;
; -0.615 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s21[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.507      ; 0.962      ;
; -0.605 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s21[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.508      ; 0.973      ;
; -0.601 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s41[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.589      ; 1.058      ;
; -0.579 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s01[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.495      ; 0.986      ;
; -0.567 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s11[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.360      ; 1.363      ;
; -0.549 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s01[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.493      ; 1.014      ;
; -0.547 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s21[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.518      ; 1.041      ;
; -0.547 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s31[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.188      ; 1.211      ;
; -0.539 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s11[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.369      ; 1.400      ;
; -0.524 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s31[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.197      ; 1.243      ;
; -0.516 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s11[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.360      ; 1.414      ;
; -0.510 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s51[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.634      ; 0.694      ;
; -0.508 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s01[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.509      ; 1.071      ;
; -0.495 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s21[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; 0.000        ; 1.522      ; 1.097      ;
; -0.446 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s51[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.588      ; 0.712      ;
; -0.435 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s31[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.211      ; 1.346      ;
; -0.430 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s31[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.159      ; 1.299      ;
; -0.401 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s51[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.548      ; 0.717      ;
; -0.399 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s31[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.196      ; 1.367      ;
; -0.377 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s71[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.531      ; 0.724      ;
; -0.376 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s31[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.197      ; 1.391      ;
; -0.375 ; uart_rx:uart_rx|rx_data_r[0] ; receive:receive|s51[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.550      ; 0.745      ;
; -0.364 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s31[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 2.205      ; 1.411      ;
; -0.363 ; uart_rx:uart_rx|rx_data_r[1] ; receive:receive|s71[1] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.525      ; 0.732      ;
; -0.355 ; uart_rx:uart_rx|rx_data_r[2] ; receive:receive|s71[2] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.527      ; 0.742      ;
; -0.349 ; uart_rx:uart_rx|rx_data_r[3] ; receive:receive|s71[3] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.523      ; 0.744      ;
; -0.328 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s71[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.616      ; 0.858      ;
; -0.312 ; uart_rx:uart_rx|rx_data_r[5] ; receive:receive|s51[5] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.536      ; 0.794      ;
; -0.279 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s71[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.607      ; 0.898      ;
; -0.245 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s71[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.621      ; 0.946      ;
; -0.236 ; uart_rx:uart_rx|rx_data_r[7] ; receive:receive|s51[7] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.525      ; 0.859      ;
; -0.220 ; uart_rx:uart_rx|rx_data_r[4] ; receive:receive|s51[4] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.539      ; 0.889      ;
; -0.210 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s71[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.534      ; 0.894      ;
; -0.184 ; uart_rx:uart_rx|rx_data_r[6] ; receive:receive|s51[6] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0] ; -0.500       ; 1.526      ; 0.912      ;
+--------+------------------------------+------------------------+-------------------------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+--------+---------------------------------------+-----------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                 ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.066 ; key_debounce:key_debounce|led_out     ; key_debounce:key_debounce|led_out       ; key_debounce:key_debounce|led_out                                 ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.307      ;
; 0.185  ; xkz_a:xkz_a|f[1]                      ; xkz_a:xkz_a|f[1]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; xkz_a:xkz_a|f[2]                      ; xkz_a:xkz_a|f[2]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; xkz_a:xkz_a|f[6]                      ; xkz_a:xkz_a|f[6]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; xkz_a:xkz_a|f[4]                      ; xkz_a:xkz_a|f[4]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186  ; key_debounce_a:key_debounce_a|key_rst ; key_debounce_a:key_debounce_a|key_rst   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; key_debounce_a:key_debounce_a|led_out ; key_debounce_a:key_debounce_a|led_out   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uart_rx:uart_rx|rx_int                ; uart_rx:uart_rx|rx_int                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uart_rx:uart_rx|bps_start_r           ; uart_rx:uart_rx|bps_start_r             ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uart_rx:uart_rx|num[0]                ; uart_rx:uart_rx|num[0]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uart_rx:uart_rx|num[1]                ; uart_rx:uart_rx|num[1]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uart_rx:uart_rx|num[2]                ; uart_rx:uart_rx|num[2]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uart_rx:uart_rx|num[3]                ; uart_rx:uart_rx|num[3]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; key_debounce:key_debounce|key_rst     ; key_debounce:key_debounce|key_rst       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; uart_tx:uart_tx|tx_en                 ; uart_tx:uart_tx|tx_en                   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:uart_tx|num[0]                ; uart_tx:uart_tx|num[0]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:uart_tx|num[1]                ; uart_tx:uart_tx|num[1]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:uart_tx|num[2]                ; uart_tx:uart_tx|num[2]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:uart_tx|num[3]                ; uart_tx:uart_tx|num[3]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:uart_tx|bps_start_r           ; uart_tx:uart_tx|bps_start_r             ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:uart_tx|rs232_tx_r            ; uart_tx:uart_tx|rs232_tx_r              ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:uart_rx|rx_temp_data[2]       ; uart_rx:uart_rx|rx_temp_data[2]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:uart_rx|rx_temp_data[1]       ; uart_rx:uart_rx|rx_temp_data[1]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:uart_rx|rx_temp_data[5]       ; uart_rx:uart_rx|rx_temp_data[5]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:uart_rx|rx_temp_data[6]       ; uart_rx:uart_rx|rx_temp_data[6]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:uart_rx|rx_temp_data[7]       ; uart_rx:uart_rx|rx_temp_data[7]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:uart_rx|rx_temp_data[4]       ; uart_rx:uart_rx|rx_temp_data[4]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:uart_rx|rx_temp_data[0]       ; uart_rx:uart_rx|rx_temp_data[0]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:uart_rx|rx_temp_data[3]       ; uart_rx:uart_rx|rx_temp_data[3]         ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[17]                     ; xkz_a:xkz_a|b[17]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[18]                     ; xkz_a:xkz_a|b[18]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[19]                     ; xkz_a:xkz_a|b[19]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[20]                     ; xkz_a:xkz_a|b[20]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[21]                     ; xkz_a:xkz_a|b[21]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[22]                     ; xkz_a:xkz_a|b[22]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[23]                     ; xkz_a:xkz_a|b[23]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[24]                     ; xkz_a:xkz_a|b[24]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[25]                     ; xkz_a:xkz_a|b[25]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[26]                     ; xkz_a:xkz_a|b[26]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[27]                     ; xkz_a:xkz_a|b[27]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[28]                     ; xkz_a:xkz_a|b[28]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[29]                     ; xkz_a:xkz_a|b[29]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[30]                     ; xkz_a:xkz_a|b[30]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[31]                     ; xkz_a:xkz_a|b[31]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[3]                      ; xkz_a:xkz_a|b[3]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[4]                      ; xkz_a:xkz_a|b[4]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[5]                      ; xkz_a:xkz_a|b[5]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[6]                      ; xkz_a:xkz_a|b[6]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[7]                      ; xkz_a:xkz_a|b[7]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[8]                      ; xkz_a:xkz_a|b[8]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[9]                      ; xkz_a:xkz_a|b[9]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[10]                     ; xkz_a:xkz_a|b[10]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[11]                     ; xkz_a:xkz_a|b[11]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[12]                     ; xkz_a:xkz_a|b[12]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[13]                     ; xkz_a:xkz_a|b[13]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[14]                     ; xkz_a:xkz_a|b[14]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[15]                     ; xkz_a:xkz_a|b[15]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|b[16]                     ; xkz_a:xkz_a|b[16]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; xkz_a:xkz_a|c[0]                      ; xkz_a:xkz_a|c[0]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; xkz_a:xkz_a|f[0]                      ; xkz_a:xkz_a|f[0]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; xkz_a:xkz_a|f[5]                      ; xkz_a:xkz_a|f[5]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; xkz_a:xkz_a|f[3]                      ; xkz_a:xkz_a|f[3]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; xkz_a:xkz_a|f[7]                      ; xkz_a:xkz_a|f[7]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196  ; uart_tx:uart_tx|rx_int0               ; uart_tx:uart_tx|rx_int1                 ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198  ; uart_rx:uart_rx|rs232_rx1             ; uart_rx:uart_rx|rs232_rx2               ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199  ; uart_tx:uart_tx|rx_int2               ; uart_tx:uart_tx|tx_en                   ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.201  ; uart_rx:uart_rx|rs232_rx0             ; uart_rx:uart_rx|rs232_rx1               ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.214  ; uart_tx:uart_tx|rx_int1               ; uart_tx:uart_tx|bps_start_r             ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.233  ; baud:baud_rx|clk_bps_r                ; uart_rx:uart_rx|num[0]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.235  ; baud:baud_rx|clk_bps_r                ; uart_rx:uart_rx|num[2]                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.356      ;
; 0.253  ; xkz_a:xkz_a|h[3][21]                  ; xkz_a:xkz_a|h[3][22]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.574      ;
; 0.257  ; key_debounce_a:key_debounce_a|key_rst ; key_debounce_a:key_debounce_a|key_rst_r ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.264  ; xkz_a:xkz_a|a[4]                      ; xkz_a:xkz_a|a[5]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.584      ;
; 0.266  ; xkz_a:xkz_a|a[30]                     ; xkz_a:xkz_a|a[31]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.585      ;
; 0.267  ; xkz_a:xkz_a|a[28]                     ; xkz_a:xkz_a|a[29]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.586      ;
; 0.269  ; xkz_a:xkz_a|a[24]                     ; xkz_a:xkz_a|a[26]                       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.588      ;
; 0.271  ; baud:baud_tx|cnt[12]                  ; baud:baud_tx|clk_bps_r                  ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.275  ; xkz_a:xkz_a|a[0]                      ; xkz_a:xkz_a|a[1]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.595      ;
; 0.276  ; xkz_a:xkz_a|a[2]                      ; xkz_a:xkz_a|a[3]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.596      ;
; 0.290  ; xkz_a:xkz_a|b[31]                     ; xkz_a:xkz_a|b[2]                        ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.293  ; xkz_a:xkz_a|h[2][15]                  ; xkz_a:xkz_a|h[2][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.423      ;
; 0.294  ; xkz_a:xkz_a|h[1][15]                  ; xkz_a:xkz_a|h[1][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.423      ;
; 0.294  ; xkz_a:xkz_a|h[2][5]                   ; xkz_a:xkz_a|h[2][5]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.424      ;
; 0.294  ; xkz_a:xkz_a|h[2][13]                  ; xkz_a:xkz_a|h[2][13]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.424      ;
; 0.294  ; xkz_a:xkz_a|h[3][15]                  ; xkz_a:xkz_a|h[3][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.423      ;
; 0.294  ; xkz_a:xkz_a|h[6][15]                  ; xkz_a:xkz_a|h[6][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.423      ;
; 0.294  ; xkz_a:xkz_a|h[5][15]                  ; xkz_a:xkz_a|h[5][15]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.423      ;
; 0.295  ; xkz_a:xkz_a|h[1][3]                   ; xkz_a:xkz_a|h[1][3]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.295  ; xkz_a:xkz_a|h[1][5]                   ; xkz_a:xkz_a|h[1][5]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.295  ; xkz_a:xkz_a|h[1][13]                  ; xkz_a:xkz_a|h[1][13]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.295  ; xkz_a:xkz_a|h[2][1]                   ; xkz_a:xkz_a|h[2][1]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295  ; xkz_a:xkz_a|h[2][6]                   ; xkz_a:xkz_a|h[2][6]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295  ; xkz_a:xkz_a|h[2][7]                   ; xkz_a:xkz_a|h[2][7]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295  ; xkz_a:xkz_a|h[2][11]                  ; xkz_a:xkz_a|h[2][11]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295  ; xkz_a:xkz_a|h[2][31]                  ; xkz_a:xkz_a|h[2][31]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.295  ; xkz_a:xkz_a|h[3][1]                   ; xkz_a:xkz_a|h[3][1]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.295  ; xkz_a:xkz_a|h[3][3]                   ; xkz_a:xkz_a|h[3][3]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.295  ; xkz_a:xkz_a|h[3][5]                   ; xkz_a:xkz_a|h[3][5]                     ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.295  ; xkz_a:xkz_a|h[3][11]                  ; xkz_a:xkz_a|h[3][11]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.295  ; xkz_a:xkz_a|h[3][13]                  ; xkz_a:xkz_a|h[3][13]                    ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
+--------+---------------------------------------+-----------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'key_debounce:key_debounce|led_out'                                                                                           ;
+-------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node             ; Launch Clock         ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+
; 0.678 ; receive:receive|s71[0] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.127     ; 0.571      ;
; 0.721 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.120     ; 0.621      ;
; 0.736 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.128     ; 0.628      ;
; 0.746 ; receive:receive|s21[7] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.211     ; 0.555      ;
; 0.747 ; receive:receive|s21[6] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.211     ; 0.556      ;
; 0.757 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.122     ; 0.655      ;
; 0.759 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.137     ; 0.642      ;
; 0.775 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.168     ; 0.627      ;
; 0.778 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.166     ; 0.632      ;
; 0.787 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.179     ; 0.628      ;
; 0.787 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.189     ; 0.618      ;
; 0.787 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.146     ; 0.661      ;
; 0.788 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.144     ; 0.664      ;
; 0.788 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.188     ; 0.620      ;
; 0.791 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.137     ; 0.674      ;
; 0.793 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.178     ; 0.635      ;
; 0.796 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.191     ; 0.625      ;
; 0.806 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.143     ; 0.683      ;
; 0.809 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.137     ; 0.692      ;
; 0.810 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.180     ; 0.650      ;
; 0.810 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.144     ; 0.686      ;
; 0.810 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.145     ; 0.685      ;
; 0.816 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.140     ; 0.696      ;
; 0.823 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.226     ; 0.617      ;
; 0.829 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.147     ; 0.702      ;
; 0.830 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.134     ; 0.716      ;
; 0.831 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.228     ; 0.623      ;
; 0.832 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.168     ; 0.684      ;
; 0.833 ; receive:receive|s71[0] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.139     ; 0.714      ;
; 0.836 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.225     ; 0.631      ;
; 0.847 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.166     ; 0.701      ;
; 0.851 ; receive:receive|s21[2] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.220     ; 0.651      ;
; 0.852 ; receive:receive|s01[3] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.206     ; 0.666      ;
; 0.853 ; receive:receive|s01[3] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.205     ; 0.668      ;
; 0.856 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.167     ; 0.709      ;
; 0.857 ; receive:receive|s51[0] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.147     ; 0.730      ;
; 0.859 ; receive:receive|s41[0] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.262     ; 0.617      ;
; 0.863 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.132     ; 0.751      ;
; 0.864 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.191     ; 0.693      ;
; 0.865 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.167     ; 0.718      ;
; 0.868 ; receive:receive|s71[0] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.138     ; 0.750      ;
; 0.870 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.136     ; 0.754      ;
; 0.871 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.228     ; 0.663      ;
; 0.877 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.221     ; 0.676      ;
; 0.879 ; receive:receive|s71[7] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.200     ; 0.699      ;
; 0.880 ; receive:receive|s41[7] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.252     ; 0.648      ;
; 0.881 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.227     ; 0.674      ;
; 0.884 ; receive:receive|s21[3] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.207     ; 0.697      ;
; 0.884 ; receive:receive|s01[7] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.210     ; 0.694      ;
; 0.884 ; receive:receive|s01[7] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.211     ; 0.693      ;
; 0.886 ; receive:receive|s41[2] ; xkz_a:xkz_a|d[4][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.238     ; 0.668      ;
; 0.893 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.146     ; 0.767      ;
; 0.903 ; receive:receive|s71[7] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.211     ; 0.712      ;
; 0.904 ; receive:receive|s41[0] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.261     ; 0.663      ;
; 0.905 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.133     ; 0.792      ;
; 0.911 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][6] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.204     ; 0.727      ;
; 0.911 ; receive:receive|s71[7] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.212     ; 0.719      ;
; 0.914 ; receive:receive|s71[4] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.199     ; 0.735      ;
; 0.917 ; receive:receive|s41[0] ; xkz_a:xkz_a|d[4][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.263     ; 0.674      ;
; 0.918 ; receive:receive|s21[4] ; xkz_a:xkz_a|d[2][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.196     ; 0.742      ;
; 0.918 ; receive:receive|s21[5] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.211     ; 0.727      ;
; 0.918 ; receive:receive|s21[4] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.198     ; 0.740      ;
; 0.920 ; receive:receive|s01[3] ; xkz_a:xkz_a|d[0][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.269     ; 0.671      ;
; 0.920 ; receive:receive|s01[4] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.210     ; 0.730      ;
; 0.920 ; receive:receive|s01[4] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.211     ; 0.729      ;
; 0.922 ; receive:receive|s21[3] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.220     ; 0.722      ;
; 0.922 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][8] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.139     ; 0.803      ;
; 0.924 ; receive:receive|s71[2] ; xkz_a:xkz_a|e[7][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.222     ; 0.722      ;
; 0.927 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.136     ; 0.811      ;
; 0.927 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.139     ; 0.808      ;
; 0.928 ; receive:receive|s21[0] ; xkz_a:xkz_a|d[2][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.334     ; 0.614      ;
; 0.932 ; receive:receive|s01[0] ; xkz_a:xkz_a|d[0][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.282     ; 0.670      ;
; 0.933 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.131     ; 0.822      ;
; 0.935 ; receive:receive|s41[1] ; xkz_a:xkz_a|d[4][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.250     ; 0.705      ;
; 0.935 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.195     ; 0.760      ;
; 0.938 ; receive:receive|s71[4] ; xkz_a:xkz_a|e[7][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.210     ; 0.748      ;
; 0.941 ; receive:receive|s41[6] ; xkz_a:xkz_a|d[4][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.255     ; 0.706      ;
; 0.946 ; receive:receive|s71[4] ; xkz_a:xkz_a|e[7][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.211     ; 0.755      ;
; 0.946 ; receive:receive|s71[3] ; xkz_a:xkz_a|e[7][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.219     ; 0.747      ;
; 0.948 ; receive:receive|s41[3] ; xkz_a:xkz_a|d[4][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.238     ; 0.730      ;
; 0.948 ; receive:receive|s51[1] ; xkz_a:xkz_a|e[5][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.181     ; 0.787      ;
; 0.948 ; receive:receive|s51[3] ; xkz_a:xkz_a|e[5][5] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.136     ; 0.832      ;
; 0.952 ; receive:receive|s71[7] ; xkz_a:xkz_a|e[7][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.299     ; 0.673      ;
; 0.954 ; receive:receive|s21[0] ; xkz_a:xkz_a|d[2][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.263     ; 0.711      ;
; 0.954 ; receive:receive|s51[2] ; xkz_a:xkz_a|e[5][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.218     ; 0.756      ;
; 0.955 ; receive:receive|s01[0] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.281     ; 0.694      ;
; 0.955 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][7] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.203     ; 0.772      ;
; 0.956 ; receive:receive|s01[0] ; xkz_a:xkz_a|d[0][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.345     ; 0.631      ;
; 0.959 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][9] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.203     ; 0.776      ;
; 0.960 ; receive:receive|s71[6] ; xkz_a:xkz_a|e[7][4] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.129     ; 0.851      ;
; 0.965 ; receive:receive|s01[2] ; xkz_a:xkz_a|d[0][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.275     ; 0.710      ;
; 0.969 ; receive:receive|s21[4] ; xkz_a:xkz_a|d[2][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.211     ; 0.778      ;
; 0.972 ; receive:receive|s21[2] ; xkz_a:xkz_a|d[2][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.207     ; 0.785      ;
; 0.975 ; receive:receive|s41[7] ; xkz_a:xkz_a|d[4][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.251     ; 0.744      ;
; 0.977 ; receive:receive|s01[7] ; xkz_a:xkz_a|d[0][3] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.274     ; 0.723      ;
; 0.977 ; receive:receive|s51[7] ; xkz_a:xkz_a|e[5][1] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.121     ; 0.876      ;
; 0.977 ; receive:receive|s71[1] ; xkz_a:xkz_a|e[7][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.228     ; 0.769      ;
; 0.978 ; receive:receive|s51[7] ; xkz_a:xkz_a|e[5][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.122     ; 0.876      ;
; 0.978 ; receive:receive|s51[7] ; xkz_a:xkz_a|e[5][0] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.124     ; 0.874      ;
; 0.979 ; receive:receive|s21[1] ; xkz_a:xkz_a|d[2][2] ; receive:receive|i[0] ; key_debounce:key_debounce|led_out ; 0.000        ; -0.275     ; 0.724      ;
+-------+------------------------+---------------------+----------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'receive:receive|i[0]'                                                                 ;
+-------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s11[2]            ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s11[4]            ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s11[0]|datad              ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s11[1]|datad              ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s11[3]|datad              ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s11[5]|datad              ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s11[6]|datad              ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s11[7]|datad              ;
; 0.270 ; 0.270        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s11[2]|datac              ;
; 0.270 ; 0.270        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s11[4]|datac              ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s11[0]            ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s11[1]            ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s11[3]            ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s11[5]            ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s11[6]            ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s11[7]            ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s31[0]|datad              ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s31[1]|datad              ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s31[2]|datad              ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s31[4]|datad              ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s31[5]|datad              ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s31[6]|datad              ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s31[7]|datad              ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s31[0]            ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s31[1]            ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s31[2]            ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s31[4]            ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s31[5]            ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s31[6]            ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s31[7]            ;
; 0.306 ; 0.306        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s31[3]|datad              ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s31[3]            ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|Equal18~1clkctrl|inclk[0] ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|Equal18~1clkctrl|outclk   ;
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|Equal18~3clkctrl|inclk[0] ;
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|Equal18~3clkctrl|outclk   ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive|s61[0]|datad              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive|s61[1]|datad              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive|s61[2]|datad              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive|s61[3]|datad              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive|s61[4]|datad              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive|s61[5]|datad              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive|s61[6]|datad              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive|s61[7]|datad              ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s61[0]            ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s61[1]            ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s61[2]            ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s61[3]            ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s61[4]            ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s61[5]            ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s61[6]            ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s61[7]            ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s71[5]            ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s71[7]            ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s51[2]            ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s71[4]            ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s71[5]|datac              ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s71[7]|datac              ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s51[2]|datac              ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s71[4]|datac              ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s51[1]            ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s51[5]|datad              ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s51[6]|datad              ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s51[7]|datad              ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s51[4]|datad              ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s51[1]|datac              ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s71[0]|datad              ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s71[1]|datad              ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s71[6]|datad              ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s51[0]|datad              ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s51[3]|datad              ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s71[2]|datad              ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s51[5]            ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s51[6]            ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s51[7]            ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|s71[3]|datad              ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s51[4]            ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s71[0]            ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s71[1]            ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s71[6]            ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s51[0]            ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s51[3]            ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s71[2]            ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive:receive|s71[3]            ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive|Equal18~6clkctrl|inclk[0] ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Fall       ; receive|Equal18~6clkctrl|outclk   ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|Equal18~5clkctrl|inclk[0] ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|Equal18~5clkctrl|outclk   ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|Equal18~7clkctrl|inclk[0] ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; receive:receive|i[0] ; Rise       ; receive|Equal18~7clkctrl|outclk   ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~2|combout         ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~4|combout         ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~6|combout         ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s01[0]            ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s01[1]            ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Fall       ; receive|Equal18~0|combout         ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s41[6]            ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s41[7]            ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s41[4]            ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; receive:receive|i[0] ; Rise       ; receive:receive|s41[5]            ;
+-------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'key_debounce:key_debounce|led_out'                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target              ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------+
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][0] ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][5]|dataa ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][1] ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][6] ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][8] ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][0] ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][1] ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][5] ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][6] ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][7] ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][9] ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[3][3]|datac ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][0]|datac ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][4] ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][5] ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][2] ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][3] ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[4][4] ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][3] ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][4] ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][5] ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][8] ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][1]|datac ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][6]|datac ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][8]|datac ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][3] ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][9] ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][1] ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][3] ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][6] ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[7][4] ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[5][2] ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][3] ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[1][5] ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][4] ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][7] ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][0] ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][2] ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[5][9] ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][1] ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[4][0]|datac ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[4][1]|datac ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][0]|datac ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][1]|datac ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][5]|datac ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][6]|datac ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][7]|datac ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][9]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[5][0] ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[5][1] ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][2] ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][9] ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[2][1]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[2][3]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[4][2]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[5][3]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[7][1]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[7][2]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[2][4]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[2][5]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][2]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][3]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[4][4]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][3]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][4]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][5]|datac ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][8]|datac ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[0][0] ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[0][3] ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[2][2] ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][3] ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][9] ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][8] ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[3][0]|datac ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[7][3]|datac ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][3]|datac ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][9]|datac ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][1]|datac ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][3]|datac ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][6]|datac ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[7][4]|datac ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[3][3] ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a:xkz_a|d[4][3] ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[0][1] ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][1] ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[3][5] ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][5] ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[6][0]|datac ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][3]|datac ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[1][5]|datac ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][4]|datac ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[3][7]|datac ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][0]|datac ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][2]|datac ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[5][9]|datac ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|e[6][1]|datac ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[2][8] ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][2] ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; key_debounce:key_debounce|led_out ; Fall       ; xkz_a:xkz_a|e[6][7] ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; key_debounce:key_debounce|led_out ; Rise       ; xkz_a|d[1][1]|datac ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                             ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------+------------+----------------------------------------+
; 2.268 ; 2.452        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|f[1]                       ;
; 2.268 ; 2.452        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|g[1]                       ;
; 2.268 ; 2.452        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][0]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_debounce_a:key_debounce_a|key_samp ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][16]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][17]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][18]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][19]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][20]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][21]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][22]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][23]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][24]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][25]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][26]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][27]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][28]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][29]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][30]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[0][31]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][0]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][10]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][11]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][12]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][13]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][14]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][15]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][16]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][17]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][18]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][19]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][1]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][20]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][21]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][22]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][23]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][24]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][25]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][26]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][27]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][28]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][29]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][2]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][30]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][31]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][3]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][4]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][5]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][6]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][7]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][8]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[1][9]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][0]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][2]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[2][3]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][16]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][17]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][18]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][19]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][20]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][22]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][25]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][26]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][27]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][28]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][29]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][30]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[3][31]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][16]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][17]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][18]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][19]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][20]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][21]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][22]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][23]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][24]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][25]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][26]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][27]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][28]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][29]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][30]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[4][31]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][10]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][11]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][12]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][13]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][14]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][15]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][16]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][17]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][18]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][19]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][1]                    ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][20]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][21]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][22]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][23]                   ;
; 2.269 ; 2.453        ; 0.184          ; Low Pulse Width ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; xkz_a:xkz_a|h[6][24]                   ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; key_in    ; sys_clk    ; 1.649 ; 1.917 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_in1   ; sys_clk    ; 1.492 ; 1.758 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx  ; sys_clk    ; 2.528 ; 3.180 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+
; key_in    ; sys_clk    ; -1.173 ; -1.457 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_in1   ; sys_clk    ; -0.670 ; -0.980 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx  ; sys_clk    ; -2.115 ; -2.731 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+
; led1_out   ; sys_clk                           ; 2.903 ; 2.754 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_tx   ; sys_clk                           ; 3.733 ; 3.545 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg_en[*]  ; sys_clk                           ; 5.714 ; 5.505 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[0] ; sys_clk                           ; 4.640 ; 4.523 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[1] ; sys_clk                           ; 4.841 ; 4.698 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[2] ; sys_clk                           ; 5.714 ; 5.505 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[3] ; sys_clk                           ; 4.625 ; 4.598 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[4] ; sys_clk                           ; 4.933 ; 4.757 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[5] ; sys_clk                           ; 4.906 ; 4.905 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[6] ; sys_clk                           ; 4.950 ; 4.960 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[7] ; sys_clk                           ; 4.725 ; 4.585 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; z[*]       ; sys_clk                           ; 3.108 ; 3.281 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[0]      ; sys_clk                           ; 2.272 ; 2.352 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[1]      ; sys_clk                           ; 2.618 ; 2.718 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[2]      ; sys_clk                           ; 2.826 ; 2.951 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[3]      ; sys_clk                           ; 2.308 ; 2.401 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[4]      ; sys_clk                           ; 2.621 ; 2.712 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[5]      ; sys_clk                           ; 2.600 ; 2.712 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[6]      ; sys_clk                           ; 3.108 ; 3.281 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[7]      ; sys_clk                           ; 2.659 ; 2.796 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_out    ; key_debounce:key_debounce|led_out ;       ; 2.777 ; Rise       ; key_debounce:key_debounce|led_out                                 ;
; led_out    ; key_debounce:key_debounce|led_out ; 2.940 ;       ; Fall       ; key_debounce:key_debounce|led_out                                 ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+
; led1_out   ; sys_clk                           ; 2.608 ; 2.465 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_tx   ; sys_clk                           ; 3.446 ; 3.263 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg_en[*]  ; sys_clk                           ; 2.962 ; 2.891 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[0] ; sys_clk                           ; 3.296 ; 3.345 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[1] ; sys_clk                           ; 3.033 ; 3.092 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[2] ; sys_clk                           ; 3.896 ; 3.911 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[3] ; sys_clk                           ; 2.962 ; 2.891 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[4] ; sys_clk                           ; 3.246 ; 3.052 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[5] ; sys_clk                           ; 3.230 ; 3.188 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[6] ; sys_clk                           ; 3.257 ; 3.223 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[7] ; sys_clk                           ; 3.484 ; 3.259 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; z[*]       ; sys_clk                           ; 2.002 ; 2.079 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[0]      ; sys_clk                           ; 2.002 ; 2.079 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[1]      ; sys_clk                           ; 2.334 ; 2.430 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[2]      ; sys_clk                           ; 2.534 ; 2.654 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[3]      ; sys_clk                           ; 2.037 ; 2.127 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[4]      ; sys_clk                           ; 2.337 ; 2.424 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[5]      ; sys_clk                           ; 2.317 ; 2.424 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[6]      ; sys_clk                           ; 2.805 ; 2.971 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[7]      ; sys_clk                           ; 2.375 ; 2.507 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_out    ; key_debounce:key_debounce|led_out ;       ; 2.685 ; Rise       ; key_debounce:key_debounce|led_out                                 ;
; led_out    ; key_debounce:key_debounce|led_out ; 2.842 ;       ; Fall       ; key_debounce:key_debounce|led_out                                 ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                 ;
+--------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                              ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                   ; -8.275    ; -1.485  ; N/A      ; N/A     ; 0.199               ;
;  PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; -8.275    ; -0.341  ; N/A      ; N/A     ; 2.162               ;
;  key_debounce:key_debounce|led_out                                 ; -5.495    ; 0.678   ; N/A      ; N/A     ; 0.405               ;
;  receive:receive|i[0]                                              ; -0.750    ; -1.485  ; N/A      ; N/A     ; 0.199               ;
;  sys_clk                                                           ; N/A       ; N/A     ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                                    ; -2765.796 ; -58.483 ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; -2329.654 ; -0.341  ; N/A      ; N/A     ; 0.000               ;
;  key_debounce:key_debounce|led_out                                 ; -428.476  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  receive:receive|i[0]                                              ; -17.889   ; -58.254 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                           ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; key_in    ; sys_clk    ; 3.262 ; 3.466 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_in1   ; sys_clk    ; 2.925 ; 3.100 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx  ; sys_clk    ; 5.223 ; 5.523 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+
; key_in    ; sys_clk    ; -1.173 ; -1.457 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_in1   ; sys_clk    ; -0.670 ; -0.980 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx  ; sys_clk    ; -2.115 ; -2.731 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+------------+-----------------------------------+--------+--------+------------+-------------------------------------------------------------------+
; led1_out   ; sys_clk                           ; 6.003  ; 6.139  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_tx   ; sys_clk                           ; 7.324  ; 7.371  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg_en[*]  ; sys_clk                           ; 11.692 ; 11.645 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[0] ; sys_clk                           ; 9.848  ; 10.134 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[1] ; sys_clk                           ; 10.395 ; 10.548 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[2] ; sys_clk                           ; 11.692 ; 11.645 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[3] ; sys_clk                           ; 10.192 ; 9.994  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[4] ; sys_clk                           ; 10.550 ; 10.697 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[5] ; sys_clk                           ; 10.861 ; 10.575 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[6] ; sys_clk                           ; 10.949 ; 10.711 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[7] ; sys_clk                           ; 10.015 ; 10.228 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; z[*]       ; sys_clk                           ; 7.117  ; 6.864  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[0]      ; sys_clk                           ; 5.016  ; 4.921  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[1]      ; sys_clk                           ; 5.890  ; 5.778  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[2]      ; sys_clk                           ; 6.320  ; 6.177  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[3]      ; sys_clk                           ; 5.098  ; 5.025  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[4]      ; sys_clk                           ; 5.852  ; 5.722  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[5]      ; sys_clk                           ; 5.883  ; 5.653  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[6]      ; sys_clk                           ; 7.117  ; 6.864  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[7]      ; sys_clk                           ; 5.972  ; 5.810  ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_out    ; key_debounce:key_debounce|led_out ;        ; 5.968  ; Rise       ; key_debounce:key_debounce|led_out                                 ;
; led_out    ; key_debounce:key_debounce|led_out ; 5.739  ;        ; Fall       ; key_debounce:key_debounce|led_out                                 ;
+------------+-----------------------------------+--------+--------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+
; led1_out   ; sys_clk                           ; 2.608 ; 2.465 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_tx   ; sys_clk                           ; 3.446 ; 3.263 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg_en[*]  ; sys_clk                           ; 2.962 ; 2.891 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[0] ; sys_clk                           ; 3.296 ; 3.345 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[1] ; sys_clk                           ; 3.033 ; 3.092 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[2] ; sys_clk                           ; 3.896 ; 3.911 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[3] ; sys_clk                           ; 2.962 ; 2.891 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[4] ; sys_clk                           ; 3.246 ; 3.052 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[5] ; sys_clk                           ; 3.230 ; 3.188 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[6] ; sys_clk                           ; 3.257 ; 3.223 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_en[7] ; sys_clk                           ; 3.484 ; 3.259 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; z[*]       ; sys_clk                           ; 2.002 ; 2.079 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[0]      ; sys_clk                           ; 2.002 ; 2.079 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[1]      ; sys_clk                           ; 2.334 ; 2.430 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[2]      ; sys_clk                           ; 2.534 ; 2.654 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[3]      ; sys_clk                           ; 2.037 ; 2.127 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[4]      ; sys_clk                           ; 2.337 ; 2.424 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[5]      ; sys_clk                           ; 2.317 ; 2.424 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[6]      ; sys_clk                           ; 2.805 ; 2.971 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  z[7]      ; sys_clk                           ; 2.375 ; 2.507 ; Rise       ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_out    ; key_debounce:key_debounce|led_out ;       ; 2.685 ; Rise       ; key_debounce:key_debounce|led_out                                 ;
; led_out    ; key_debounce:key_debounce|led_out ; 2.842 ;       ; Fall       ; key_debounce:key_debounce|led_out                                 ;
+------------+-----------------------------------+-------+-------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rs232_tx      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_out       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1_out      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_en[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_en[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_en[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_en[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_en[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_en[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_en[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_en[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rstn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rs232_rx                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs232_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; led_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led1_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg_en[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; z[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; digital[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; digital[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; digital[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; digital[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; digital[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; digital[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; digital[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; digital[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs232_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; led_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led1_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg_en[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; z[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; digital[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; digital[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; digital[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; digital[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; digital[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; digital[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; digital[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; digital[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs232_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; led_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led1_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg_en[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_en[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; z[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; digital[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; digital[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; digital[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; digital[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; digital[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; digital[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; digital[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; digital[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; receive:receive|i[0]                                              ; key_debounce:key_debounce|led_out                                 ; 128      ; 128      ; 320      ; 320      ;
; key_debounce:key_debounce|led_out                                 ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 3161     ; 2721     ; 0        ; 0        ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 26937    ; 0        ; 0        ; 0        ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0]                                              ; 32       ; 0        ; 32       ; 0        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; receive:receive|i[0]                                              ; key_debounce:key_debounce|led_out                                 ; 128      ; 128      ; 320      ; 320      ;
; key_debounce:key_debounce|led_out                                 ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 3161     ; 2721     ; 0        ; 0        ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; 26937    ; 0        ; 0        ; 0        ;
; PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] ; receive:receive|i[0]                                              ; 32       ; 0        ; 32       ; 0        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 134   ; 134  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 75    ; 75   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Thu May 21 18:50:06 2015
Info: Command: quartus_sta uart_top -c uart_top
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 179 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name receive:receive|i[0] receive:receive|i[0]
    Info (332105): create_clock -period 1.000 -name key_debounce:key_debounce|led_out key_debounce:key_debounce|led_out
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.275
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.275     -2329.654 PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.495      -428.476 key_debounce:key_debounce|led_out 
    Info (332119):    -0.477        -7.666 receive:receive|i[0] 
Info (332146): Worst-case hold slack is -1.485
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.485       -58.254 receive:receive|i[0] 
    Info (332119):    -0.229        -0.229 PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.627         0.000 key_debounce:key_debounce|led_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.338         0.000 receive:receive|i[0] 
    Info (332119):     0.429         0.000 key_debounce:key_debounce|led_out 
    Info (332119):     2.200         0.000 PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934         0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.502     -2098.515 PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.069      -389.334 key_debounce:key_debounce|led_out 
    Info (332119):    -0.750       -17.889 receive:receive|i[0] 
Info (332146): Worst-case hold slack is -1.153
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.153       -42.552 receive:receive|i[0] 
    Info (332119):    -0.341        -0.341 PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.438         0.000 key_debounce:key_debounce|led_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.199
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.199         0.000 receive:receive|i[0] 
    Info (332119):     0.444         0.000 key_debounce:key_debounce|led_out 
    Info (332119):     2.162         0.000 PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943         0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.172
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.172      -966.927 PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.088      -145.914 key_debounce:key_debounce|led_out 
    Info (332119):     0.156         0.000 receive:receive|i[0] 
Info (332146): Worst-case hold slack is -0.898
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.898       -36.737 receive:receive|i[0] 
    Info (332119):    -0.066        -0.066 PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.678         0.000 key_debounce:key_debounce|led_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.267
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.267         0.000 receive:receive|i[0] 
    Info (332119):     0.405         0.000 key_debounce:key_debounce|led_out 
    Info (332119):     2.268         0.000 PLL_prj|PLL_ctrl_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594         0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 482 megabytes
    Info: Processing ended: Thu May 21 18:50:10 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


