<stg><name>feistel</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %b = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %c = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
:8  %d = trunc i32 %x_read to i8

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="8">
<![CDATA[
:9  %zext_ln108 = zext i8 %a to i64

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %S_addr = getelementptr [1024 x i32]* %S, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="S_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
:11  %S_load = load i32* %S_addr, align 4

]]></Node>
<StgValue><ssdm name="S_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:12  %tmp = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %b)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %S_addr_1 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="S_addr_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="10">
<![CDATA[
:14  %S_load_1 = load i32* %S_addr_1, align 4

]]></Node>
<StgValue><ssdm name="S_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
:11  %S_load = load i32* %S_addr, align 4

]]></Node>
<StgValue><ssdm name="S_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="10">
<![CDATA[
:14  %S_load_1 = load i32* %S_addr_1, align 4

]]></Node>
<StgValue><ssdm name="S_load_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %add_ln108 = add i32 %S_load_1, %S_load

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:16  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %c)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %S_addr_2 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="S_addr_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="10">
<![CDATA[
:18  %S_load_2 = load i32* %S_addr_2, align 4

]]></Node>
<StgValue><ssdm name="S_load_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:20  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %d)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %S_addr_3 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="S_addr_3"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
:22  %S_load_3 = load i32* %S_addr_3, align 4

]]></Node>
<StgValue><ssdm name="S_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %S) nounwind, !map !58

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !65

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @feistel_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="10">
<![CDATA[
:18  %S_load_2 = load i32* %S_addr_2, align 4

]]></Node>
<StgValue><ssdm name="S_load_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %xor_ln108 = xor i32 %S_load_2, %add_ln108

]]></Node>
<StgValue><ssdm name="xor_ln108"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
:22  %S_load_3 = load i32* %S_addr_3, align 4

]]></Node>
<StgValue><ssdm name="S_load_3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %add_ln108_1 = add i32 %S_load_3, %xor_ln108

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32">
<![CDATA[
:24  ret i32 %add_ln108_1

]]></Node>
<StgValue><ssdm name="ret_ln108"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="36" name="S" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="S"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="37" toId="4">
</dataflow>
<dataflow id="39" from="x" to="x_read" fromId="35" toId="4">
</dataflow>
<dataflow id="41" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="a" fromId="40" toId="5">
</dataflow>
<dataflow id="42" from="x_read" to="a" fromId="4" toId="5">
</dataflow>
<dataflow id="44" from="StgValue_43" to="a" fromId="43" toId="5">
</dataflow>
<dataflow id="46" from="StgValue_45" to="a" fromId="45" toId="5">
</dataflow>
<dataflow id="47" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="b" fromId="40" toId="6">
</dataflow>
<dataflow id="48" from="x_read" to="b" fromId="4" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="b" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_51" to="b" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="c" fromId="40" toId="7">
</dataflow>
<dataflow id="54" from="x_read" to="c" fromId="4" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_55" to="c" fromId="55" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_57" to="c" fromId="57" toId="7">
</dataflow>
<dataflow id="59" from="x_read" to="d" fromId="4" toId="8">
</dataflow>
<dataflow id="60" from="a" to="zext_ln108" fromId="5" toId="9">
</dataflow>
<dataflow id="61" from="S" to="S_addr" fromId="36" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_62" to="S_addr" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="zext_ln108" to="S_addr" fromId="9" toId="10">
</dataflow>
<dataflow id="65" from="S_addr" to="S_load" fromId="10" toId="11">
</dataflow>
<dataflow id="67" from="_ssdm_op_BitConcatenate.i64.i56.i8" to="tmp" fromId="66" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_68" to="tmp" fromId="68" toId="12">
</dataflow>
<dataflow id="70" from="b" to="tmp" fromId="6" toId="12">
</dataflow>
<dataflow id="71" from="S" to="S_addr_1" fromId="36" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_62" to="S_addr_1" fromId="62" toId="13">
</dataflow>
<dataflow id="73" from="tmp" to="S_addr_1" fromId="12" toId="13">
</dataflow>
<dataflow id="74" from="S_addr_1" to="S_load_1" fromId="13" toId="14">
</dataflow>
<dataflow id="75" from="S_addr" to="S_load" fromId="10" toId="15">
</dataflow>
<dataflow id="76" from="S_addr_1" to="S_load_1" fromId="13" toId="16">
</dataflow>
<dataflow id="77" from="S_load_1" to="add_ln108" fromId="16" toId="17">
</dataflow>
<dataflow id="78" from="S_load" to="add_ln108" fromId="15" toId="17">
</dataflow>
<dataflow id="79" from="_ssdm_op_BitConcatenate.i64.i56.i8" to="tmp_1" fromId="66" toId="18">
</dataflow>
<dataflow id="81" from="StgValue_80" to="tmp_1" fromId="80" toId="18">
</dataflow>
<dataflow id="82" from="c" to="tmp_1" fromId="7" toId="18">
</dataflow>
<dataflow id="83" from="S" to="S_addr_2" fromId="36" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_62" to="S_addr_2" fromId="62" toId="19">
</dataflow>
<dataflow id="85" from="tmp_1" to="S_addr_2" fromId="18" toId="19">
</dataflow>
<dataflow id="86" from="S_addr_2" to="S_load_2" fromId="19" toId="20">
</dataflow>
<dataflow id="87" from="_ssdm_op_BitConcatenate.i64.i56.i8" to="tmp_2" fromId="66" toId="21">
</dataflow>
<dataflow id="89" from="StgValue_88" to="tmp_2" fromId="88" toId="21">
</dataflow>
<dataflow id="90" from="d" to="tmp_2" fromId="8" toId="21">
</dataflow>
<dataflow id="91" from="S" to="S_addr_3" fromId="36" toId="22">
</dataflow>
<dataflow id="92" from="StgValue_62" to="S_addr_3" fromId="62" toId="22">
</dataflow>
<dataflow id="93" from="tmp_2" to="S_addr_3" fromId="21" toId="22">
</dataflow>
<dataflow id="94" from="S_addr_3" to="S_load_3" fromId="22" toId="23">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="95" toId="24">
</dataflow>
<dataflow id="97" from="x" to="specbitsmap_ln0" fromId="35" toId="24">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="95" toId="25">
</dataflow>
<dataflow id="99" from="S" to="specbitsmap_ln0" fromId="36" toId="25">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="95" toId="26">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specbitsmap_ln0" fromId="101" toId="26">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="103" toId="27">
</dataflow>
<dataflow id="106" from="feistel_str" to="spectopmodule_ln0" fromId="105" toId="27">
</dataflow>
<dataflow id="107" from="S_addr_2" to="S_load_2" fromId="19" toId="28">
</dataflow>
<dataflow id="108" from="S_load_2" to="xor_ln108" fromId="28" toId="29">
</dataflow>
<dataflow id="109" from="add_ln108" to="xor_ln108" fromId="17" toId="29">
</dataflow>
<dataflow id="110" from="S_addr_3" to="S_load_3" fromId="22" toId="30">
</dataflow>
<dataflow id="111" from="S_load_3" to="add_ln108_1" fromId="30" toId="31">
</dataflow>
<dataflow id="112" from="xor_ln108" to="add_ln108_1" fromId="29" toId="31">
</dataflow>
<dataflow id="113" from="add_ln108_1" to="ret_ln108" fromId="31" toId="32">
</dataflow>
</dataflows>


</stg>
