/* =============================================================================
 *   Copyright (c) Texas Instruments Incorporated 2014
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

/**
 *  \file      hw_pmhal_data_names.c
 *
 *  \brief     PRCM enum names are defined in this file.
 *
 *  \warning   This file is auto generated. So avoid manual changes.
 *              If manual changes are required the implications of the
 *              change in this and other auto generated files has to be
 *              completely understood.
 */

/* ========================================================================== */
/*                                Include Files                               */
/* ========================================================================== */

#include "stdint.h"
#include "stdio.h"
#include "hw_pmhal_data_names.h"
#include "hw_pmhal_data.h"
#include "pmhal_prcm.h"

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

/* ========================================================================== */
/*                             Macros and Typedefs                            */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                            Structures and Enums                            */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                 Internal Function Declarations                             */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                            Global Variables                                */
/* ========================================================================== */

/**
 * \brief Voltage Domains
 */
const char *pmhalVoltageDomain_t_names[] =
{
    "PMHAL_PRCM_VD_CORE",
    "PMHAL_PRCM_VD_DSPEVE"
};

/**
 * \brief Power Domains
 */
const char *pmhalPowerDomain_t_names[] =
{
    "PMHAL_PRCM_PD_CAM",
    "PMHAL_PRCM_PD_CORE",
    "PMHAL_PRCM_PD_COREAON",
    "PMHAL_PRCM_PD_CUSTEFUSE",
    "PMHAL_PRCM_PD_DSP1",
    "PMHAL_PRCM_PD_DSP2",
    "PMHAL_PRCM_PD_DSS",
    "PMHAL_PRCM_PD_EMU",
    "PMHAL_PRCM_PD_EVE1",
    "PMHAL_PRCM_PD_IPU",
    "PMHAL_PRCM_PD_L3INIT",
    "PMHAL_PRCM_PD_L4PER",
    "PMHAL_PRCM_PD_ISS",
    "PMHAL_PRCM_PD_MMAON",
    "PMHAL_PRCM_PD_WKUPAON"
};

/**
 * \brief Clock Domains
 */
const char *pmhalClkDomain_t_names[] =
{
    "PMHAL_PRCM_CD_CAM",
    "PMHAL_PRCM_CD_CRC",
    "PMHAL_PRCM_CD_EMIF",
    "PMHAL_PRCM_CD_L3INSTR",
    "PMHAL_PRCM_CD_L3MAIN1",
    "PMHAL_PRCM_CD_L4CFG",
    "PMHAL_PRCM_CD_COREAON",
    "PMHAL_PRCM_CD_CUSTEFUSE",
    "PMHAL_PRCM_CD_DSP1",
    "PMHAL_PRCM_CD_DSP2",
    "PMHAL_PRCM_CD_DSS",
    "PMHAL_PRCM_CD_EMU",
    "PMHAL_PRCM_CD_EVE1",
    "PMHAL_PRCM_CD_IPU1",
    "PMHAL_PRCM_CD_IPU",
    "PMHAL_PRCM_CD_GMAC",
    "PMHAL_PRCM_CD_L3INIT",
    "PMHAL_PRCM_CD_L4PER2",
    "PMHAL_PRCM_CD_L4PER3",
    "PMHAL_PRCM_CD_L4PER1",
    "PMHAL_PRCM_CD_MMAON",
    "PMHAL_PRCM_CD_ISS",
    "PMHAL_PRCM_CD_WKUPAON"
};

/**
 * \brief Clocks
 */
const char *pmhalClockList_names[] =
{
    "PMHAL_PRCM_CLK_CRC_L3_GICLK",
    "PMHAL_PRCM_CLK_ABE_GICLK",
    "PMHAL_PRCM_CLK_CLKOUTMUX1_CLK",
    "PMHAL_PRCM_CLK_CLKOUTMUX2_CLK",
    "PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK",
    "PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK",
    "PMHAL_PRCM_CLK_CUSTEFUSE_SYS_GFCLK",
    "PMHAL_PRCM_CLK_DSP1_GFCLK",
    "PMHAL_PRCM_CLK_DSP2_GFCLK",
    "PMHAL_PRCM_CLK_DSS_L3_GICLK",
    "PMHAL_PRCM_CLK_HDMI_CEC_GFCLK",
    "PMHAL_PRCM_CLK_HDMI_PHY_GFCLK",
    "PMHAL_PRCM_CLK_DSS_GFCLK",
    "PMHAL_PRCM_CLK_HDMI_DPLL_CLK",
    "PMHAL_PRCM_CLK_DSS_L4_GICLK",
    "PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK",
    "PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK",
    "PMHAL_PRCM_CLK_SDVENC_GFCLK",
    "PMHAL_PRCM_CLK_EMIF_DLL_GCLK",
    "PMHAL_PRCM_CLK_EMIF_L3_GICLK",
    "PMHAL_PRCM_CLK_EMIF_PHY_GCLK",
    "PMHAL_PRCM_CLK_EVE1_GFCLK",
    "PMHAL_PRCM_CLK_GMAC_RFT_CLK",
    "PMHAL_PRCM_CLK_GMAC_MAIN_CLK",
    "PMHAL_PRCM_CLK_GMII_250MHZ_CLK",
    "PMHAL_PRCM_CLK_RMII_50MHZ_CLK",
    "PMHAL_PRCM_CLK_RGMII_5MHZ_CLK",
    "PMHAL_PRCM_CLK_MCASP1_AHCLKR",
    "PMHAL_PRCM_CLK_MCASP1_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK",
    "PMHAL_PRCM_CLK_TIMER5_GFCLK",
    "PMHAL_PRCM_CLK_TIMER6_GFCLK",
    "PMHAL_PRCM_CLK_TIMER7_GFCLK",
    "PMHAL_PRCM_CLK_TIMER8_GFCLK",
    "PMHAL_PRCM_CLK_IPU1_GFCLK",
    "PMHAL_PRCM_CLK_L3INIT_L3_GICLK",
    "PMHAL_PRCM_CLK_L3INSTR_TS_GCLK",
    "PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK",
    "PMHAL_PRCM_CLK_L3INSTR_L3_GICLK",
    "PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK",
    "PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK",
    "PMHAL_PRCM_CLK_L4CFG_L3_GICLK",
    "PMHAL_PRCM_CLK_L4CFG_L4_GICLK",
    "PMHAL_PRCM_CLK_L4PER_L3_GICLK",
    "PMHAL_PRCM_CLK_PER_96M_GFCLK",
    "PMHAL_PRCM_CLK_L4PER_L4_GICLK",
    "PMHAL_PRCM_CLK_TIMER2_GFCLK",
    "PMHAL_PRCM_CLK_TIMER3_GFCLK",
    "PMHAL_PRCM_CLK_TIMER4_GFCLK",
    "PMHAL_PRCM_CLK_PER_48M_GFCLK",
    "PMHAL_PRCM_CLK_UART1_GFCLK",
    "PMHAL_PRCM_CLK_UART2_GFCLK",
    "PMHAL_PRCM_CLK_UART3_GFCLK",
    "PMHAL_PRCM_CLK_GPIO_GFCLK",
    "PMHAL_PRCM_CLK_L4PER_32K_GFCLK",
    "PMHAL_PRCM_CLK_MMC4_GFCLK",
    "PMHAL_PRCM_CLK_DCAN2_SYS_CLK",
    "PMHAL_PRCM_CLK_L4PER2_L3_GICLK",
    "PMHAL_PRCM_CLK_L4PER2_L4_GICLK",
    "PMHAL_PRCM_CLK_QSPI_GFCLK",
    "PMHAL_PRCM_CLK_L4PER3_L3_GICLK",
    "PMHAL_PRCM_CLK_L4PER3_L4_GICLK",
    "PMHAL_PRCM_CLK_VIP1_GCLK",
    "PMHAL_PRCM_CLK_ISS_GCLK",
    "PMHAL_PRCM_CLK_EMU_SYS_CLK",
    "PMHAL_PRCM_CLK_ADC_GFCLK",
    "PMHAL_PRCM_CLK_ADC_L3_GICLK",
    "PMHAL_PRCM_CLK_FUNC_32K_CLK",
    "PMHAL_PRCM_CLK_WKUPAON_GICLK",
    "PMHAL_PRCM_CLK_DCAN1_SYS_CLK",
    "PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK",
    "PMHAL_PRCM_CLK_TIMER1_GFCLK",
    "PMHAL_PRCM_CLK_VID_PIX_CLK",
    "PMHAL_PRCM_CLK_TESOC_EXT_CLK",
    "PMHAL_PRCM_CLK_DEBUG_ATB_CLK",
    "PMHAL_PRCM_CLK_DEBUG_TREXCPT_CLK",
    "PMHAL_PRCM_CLK_DEBUG_STMEXPT_CLK",
    "PMHAL_PRCM_CLK_RTI1_CLK",
    "PMHAL_PRCM_CLK_RTI2_CLK",
    "PMHAL_PRCM_CLK_RTI3_CLK",
    "PMHAL_PRCM_CLK_RTI4_CLK",
    "PMHAL_PRCM_CLK_RTI5_CLK",
    "PMHAL_PRCM_CLK_IPU_L3_GICLK",
    "PMHAL_PRCM_CLK_IPU_L4_GICLK",
    "PMHAL_PRCM_CLK_L3INSTR_L4_GICLK",
    "PMHAL_PRCM_CLK_COREAON_L4_GICLK",
    "PMHAL_PRCM_CLK_CUSTEFUSE_L4_GICLK",
    "PMHAL_PRCM_CLK_L3INIT_L4_GICLK",
    "PMHAL_PRCM_CLK_MCAN_CLK",
    "PMHAL_PRCM_CLK_MCASP2_AHCLKR",
    "PMHAL_PRCM_CLK_MCASP2_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK",
    "PMHAL_PRCM_CLK_MCASP3_AHCLKR",
    "PMHAL_PRCM_CLK_MCASP3_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK",
    "PMHAL_PRCM_CLK_COUNT",
    "PMHAL_PRCM_CLK_GENERIC"
};

/**
 * \brief Reset Groups
 */
const char *pmhalResetGroupList_names[] =
{
    "PMHAL_PRCM_RG_DSP1_RET_RST",
    "PMHAL_PRCM_RG_DSP1_RST",
    "PMHAL_PRCM_RG_DSP1_SYS_RST",
    "PMHAL_PRCM_RG_DSP2_RET_RST",
    "PMHAL_PRCM_RG_DSP2_RST",
    "PMHAL_PRCM_RG_DSP2_SYS_RST",
    "PMHAL_PRCM_RG_EVE1_CPU_RST",
    "PMHAL_PRCM_RG_EVE1_RST",
    "PMHAL_PRCM_RG_IPU1_CPU0_RST",
    "PMHAL_PRCM_RG_IPU1_CPU1_RST",
    "PMHAL_PRCM_RG_IPU1_RET_RST",
    "PMHAL_PRCM_RG_IPU1_RST",
    "PMHAL_PRCM_RG_PROGRAMMABLE_RST_COUNT",
    "PMHAL_PRCM_RG_CAM_RST",
    "PMHAL_PRCM_RG_CM_CORE_AON_PWRON_RST",
    "PMHAL_PRCM_RG_CM_CORE_AON_RST",
    "PMHAL_PRCM_RG_CM_CORE_PWRON_RET_RST",
    "PMHAL_PRCM_RG_CM_CORE_RET_RST",
    "PMHAL_PRCM_RG_COREAON_PWRON_RST",
    "PMHAL_PRCM_RG_COREAON_RST",
    "PMHAL_PRCM_RG_CORE_PWRON_RET_RST",
    "PMHAL_PRCM_RG_CORE_PWRON_RST",
    "PMHAL_PRCM_RG_CORE_RET_RST",
    "PMHAL_PRCM_RG_CORE_RST",
    "PMHAL_PRCM_RG_CUSTEFUSE_RST",
    "PMHAL_PRCM_RG_DLL_RST",
    "PMHAL_PRCM_RG_DMA_RET_RST",
    "PMHAL_PRCM_RG_DPLL_IVA_PWRON_RST",
    "PMHAL_PRCM_RG_DSP1_PWRON_RST",
    "PMHAL_PRCM_RG_DSP2_PWRON_RST",
    "PMHAL_PRCM_RG_DSS_RET_RST",
    "PMHAL_PRCM_RG_DSS_RST",
    "PMHAL_PRCM_RG_EMU_EARLY_PWRON_RST",
    "PMHAL_PRCM_RG_EMU_PWRON_RST",
    "PMHAL_PRCM_RG_EMU_RST",
    "PMHAL_PRCM_RG_EVE1_PWRON_RST",
    "PMHAL_PRCM_RG_IPU1_PWRON_RST",
    "PMHAL_PRCM_RG_IPU2_PWRON_RST",
    "PMHAL_PRCM_RG_IPU_RET_RST",
    "PMHAL_PRCM_RG_IPU_RST",
    "PMHAL_PRCM_RG_L3INIT_PWRON_RST",
    "PMHAL_PRCM_RG_L3INIT_RET_RST",
    "PMHAL_PRCM_RG_L3INIT_RST",
    "PMHAL_PRCM_RG_L4PER_PWRON_RET_RST",
    "PMHAL_PRCM_RG_L4PER_RET_RST",
    "PMHAL_PRCM_RG_L4PER_RST",
    "PMHAL_PRCM_RG_PRUSS1_RST",
    "PMHAL_PRCM_RG_VPE_RST",
    "PMHAL_PRCM_RG_WKUPAON_PWRON_RST",
    "PMHAL_PRCM_RG_WKUPAON_RST",
    "PMHAL_PRCM_RG_WKUPAON_SYS_PWRON_RST",
    "PMHAL_PRCM_RG_PRM_PWRON_RST",
    "PMHAL_PRCM_RG_PRM_RST",
    "PMHAL_PRCM_RG_LPRM_PWRON_RST",
    "PMHAL_PRCM_RG_LPRM_RST"
};

/**
 * \brief Global Reset Group List
 */
const char *pmhalGlobalResetGroupList_names[] =
{
    "PMHAL_PRCM_GLB_RG_GLOBAL_COLD_RST",
    "PMHAL_PRCM_GLB_RG_GLOBAL_WARM_SW_RST",
    "PMHAL_PRCM_GLB_RG_EXTERNAL_WARM_RST",
    "PMHAL_PRCM_GLB_RG_ICEPICK_RST",
    "PMHAL_PRCM_GLB_RG_TSHUT_CORE_RST"
};

/**
 * \brief Reset List
 */
const char *pmhalResetList_names[] =
{
    ""
};

/**
 * \brief Physical Memory Bank
 */
const char *pmhalPhysicalMemoryBank_t_names[] =
{
    "PMHAL_PRCM_PHY_BANK_VIP",
    "PMHAL_PRCM_PHY_BANK_CORE_OTHER_BANK",
    "PMHAL_PRCM_PHY_BANK_OCP_NRET_BANK",
    "PMHAL_PRCM_PHY_BANK_CORE_OCMRAM",
    "PMHAL_PRCM_PHY_BANK_IPU_L2RAM",
    "PMHAL_PRCM_PHY_BANK_IPU_UNICACHE",
    "PMHAL_PRCM_PHY_BANK_DSP1_EDMA",
    "PMHAL_PRCM_PHY_BANK_DSP1_L1",
    "PMHAL_PRCM_PHY_BANK_DSP1_L2",
    "PMHAL_PRCM_PHY_BANK_DSP2_EDMA",
    "PMHAL_PRCM_PHY_BANK_DSP2_L1",
    "PMHAL_PRCM_PHY_BANK_DSP2_L2",
    "PMHAL_PRCM_PHY_BANK_DSS_MEM",
    "PMHAL_PRCM_PHY_BANK_EMU_BANK",
    "PMHAL_PRCM_PHY_BANK_EVE1_BANK",
    "PMHAL_PRCM_PHY_BANK_AESSMEM",
    "PMHAL_PRCM_PHY_BANK_PERIPHMEM",
    "PMHAL_PRCM_PHY_BANK_L3INIT_BANK1",
    "PMHAL_PRCM_PHY_BANK_L3INIT_BANK2",
    "PMHAL_PRCM_PHY_BANK_GMAC_BANK",
    "PMHAL_PRCM_PHY_BANK_RETAINED_BANK",
    "PMHAL_PRCM_PHY_BANK_NONRETAINED_BANK",
    "PMHAL_PRCM_PHY_BANK_ISS_BANK",
    "PMHAL_PRCM_PHY_BANK_WKUP_BANK",
};

/**
 *  \brief Enum defining modules with SysConfig
 */
const char *pmhalSysConfigModuleId_t_names[] =
{
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSP1
    "PMHAL_PRCM_SYSCFG_DSP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSP2
    "PMHAL_PRCM_SYSCFG_DSP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSS
    "PMHAL_PRCM_SYSCFG_DSS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSS */
#ifdef BUILD_C66x
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EVE1
    "PMHAL_PRCM_SYSCFG_EVE1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EVE1 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPMC
    "PMHAL_PRCM_SYSCFG_GPMC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPMC */
#ifdef BUILD_C66x
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMU_EDMA
    "PMHAL_PRCM_SYSCFG_MMU_EDMA",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMU_EDMA */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM1
    "PMHAL_PRCM_SYSCFG_OCMC_RAM1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TESOC
    "PMHAL_PRCM_SYSCFG_TESOC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TESOC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPINLOCK
    "PMHAL_PRCM_SYSCFG_SPINLOCK",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPINLOCK */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX1
    "PMHAL_PRCM_SYSCFG_MAILBOX1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX2
    "PMHAL_PRCM_SYSCFG_MAILBOX2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C1
    "PMHAL_PRCM_SYSCFG_I2C1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C2
    "PMHAL_PRCM_SYSCFG_I2C2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI1
    "PMHAL_PRCM_SYSCFG_MCSPI1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI2
    "PMHAL_PRCM_SYSCFG_MCSPI2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI3
    "PMHAL_PRCM_SYSCFG_MCSPI3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI4
    "PMHAL_PRCM_SYSCFG_MCSPI4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART1
    "PMHAL_PRCM_SYSCFG_UART1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART2
    "PMHAL_PRCM_SYSCFG_UART2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART3
    "PMHAL_PRCM_SYSCFG_UART3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO1
    "PMHAL_PRCM_SYSCFG_GPIO1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO2
    "PMHAL_PRCM_SYSCFG_GPIO2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO3
    "PMHAL_PRCM_SYSCFG_GPIO3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO4
    "PMHAL_PRCM_SYSCFG_GPIO4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_QSPI
    "PMHAL_PRCM_SYSCFG_QSPI",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_QSPI */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VIP1
    "PMHAL_PRCM_SYSCFG_VIP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VIP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ISS
    "PMHAL_PRCM_SYSCFG_ISS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ISS */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_COUNTER_32K
    "PMHAL_PRCM_SYSCFG_COUNTER_32K",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_COUNTER_32K */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ELM
    "PMHAL_PRCM_SYSCFG_ELM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ELM */
#ifdef BUILDCFG_PMHAL_PRCM_SYSCFG_ESM
    "PMHAL_PRCM_SYSCFG_ESM",
#endif /* BUILDCFG_PMHAL_PRCM_SYSCFG_ESM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PWMSS1
    "PMHAL_PRCM_SYSCFG_PWMSS1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PWMSS1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMC4
    "PMHAL_PRCM_SYSCFG_MMC4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMC4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP1
    "PMHAL_PRCM_SYSCFG_MCASP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP1 */
#ifndef __TI_ARM_V7M4__
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TPTC1
    "PMHAL_PRCM_SYSCFG_TPTC1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TPTC1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TPTC2
    "PMHAL_PRCM_SYSCFG_TPTC2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TPTC2 */
#endif /* __TI_ARM_V7M4__ */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP2
    "PMHAL_PRCM_SYSCFG_MCASP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP3
    "PMHAL_PRCM_SYSCFG_MCASP3"
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP3 */
};

/**
 * \brief Clock Tree nodes - RootClk, Div, Mux, Pll
 */

const char *pmhalNodeList_names[] =
{
    "PMHAL_PRCM_ROOT_CLK_SYS_CLKIN1",
    "PMHAL_PRCM_ROOT_CLK_SYS_CLKIN2",
    "PMHAL_PRCM_ROOT_CLK_REF_CLKIN0",
    "PMHAL_PRCM_ROOT_CLK_REF_CLKIN1",
    "PMHAL_PRCM_ROOT_CLK_REF_CLKIN2",
    "PMHAL_PRCM_ROOT_CLK_ATL_CLKIN0",
    "PMHAL_PRCM_ROOT_CLK_ATL_CLKIN1",
    "PMHAL_PRCM_ROOT_CLK_ATL_CLKIN2",
    "PMHAL_PRCM_ROOT_CLK_ATL_CLKIN3",
    "PMHAL_PRCM_ROOT_CLK_SECURE_32K_CLK_SRC",
    "PMHAL_PRCM_MUX_IPU1_GFCLK_MUX",
    "PMHAL_PRCM_MUX_ADC_MUX",
    "PMHAL_PRCM_MUX_EVE_GCLK_MUX",
    "PMHAL_PRCM_MUX_QSPI_GFCLK_MUX",
    "PMHAL_PRCM_MUX_VIP1_GCLK_MUX",
    "PMHAL_PRCM_MUX_CLKOUTMUX0_CLK_MUX",
    "PMHAL_PRCM_MUX_CLKOUTMUX1_CLK_MUX",
    "PMHAL_PRCM_MUX_CLKOUTMUX2_CLK_MUX",
    "PMHAL_PRCM_MUX_GMAC_RFT_CLK_MUX",
    "PMHAL_PRCM_MUX_MMC4_GFCLK_MUX",
    "PMHAL_PRCM_MUX_RMII_50M_CLK_MUX",
    "PMHAL_PRCM_MUX_MCASP1_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP1_AHCLKR_MUX",
    "PMHAL_PRCM_MUX_MCASP1_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_MCASP2_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP2_AHCLKR_MUX",
    "PMHAL_PRCM_MUX_MCASP2_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_MCASP3_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP3_AHCLKR_MUX",
    "PMHAL_PRCM_MUX_MCASP3_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_TIMER5_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER6_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER7_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER8_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER1_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER2_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER3_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER4_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART1_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART2_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART3_GFCLK_MUX",
    "PMHAL_PRCM_MUX_DCAN1_SYS_CLK_MUX",
    "PMHAL_PRCM_MUX_WKUPAON_ICLK_MUX",
    "PMHAL_PRCM_MUX_EVE_CLK_MUX",
    "PMHAL_PRCM_MUX_DSP_GFCLK_MUX",
    "PMHAL_PRCM_MUX_RTI1_CLK_MUX",
    "PMHAL_PRCM_MUX_RTI2_CLK_MUX",
    "PMHAL_PRCM_MUX_RTI3_CLK_MUX",
    "PMHAL_PRCM_MUX_RTI4_CLK_MUX",
    "PMHAL_PRCM_MUX_RTI5_CLK_MUX",
    "PMHAL_PRCM_MUX_FUNC_32K_CLK_MUX",
    "PMHAL_PRCM_MUX_DPLL_CORE_CLK",
    "PMHAL_PRCM_DIV_ABE_24M_FCLK",
    "PMHAL_PRCM_DIV_ABE_LP_CLK",
    "PMHAL_PRCM_DIV_DSP_DPLL_HS_CLK",
    "PMHAL_PRCM_DIV_FUNC_24M_CLK",
    "PMHAL_PRCM_DIV_L3_ICLK",
    "PMHAL_PRCM_DIV_L4_ROOT_CLK",
    "PMHAL_PRCM_DIV_PER_DPLL_HS_CLK",
    "PMHAL_PRCM_DIV_ABE_CLK",
    "PMHAL_PRCM_DIV_ABE_GICLK",
    "PMHAL_PRCM_DIV_AESS_FCLK",
    "PMHAL_PRCM_DIV_FUNC_128M_CLK_MUX",
    "PMHAL_PRCM_DIV_QSPI_GFCLK",
    "PMHAL_PRCM_DIV_CORE_DPLL_OUT_DCLK",
    "PMHAL_PRCM_DIV_DSP_GCLK",
    "PMHAL_PRCM_DIV_EMIF_PHY_DCLK",
    "PMHAL_PRCM_DIV_EMU_DCLK",
    "PMHAL_PRCM_DIV_EVE_DCLK",
    "PMHAL_PRCM_DIV_FUNC_96M_AON_DCLK",
    "PMHAL_PRCM_DIV_GMAC_250M_DCLK",
    "PMHAL_PRCM_DIV_GPU_DCLK",
    "PMHAL_PRCM_DIV_HDMI_DCLK",
    "PMHAL_PRCM_DIV_IVA_DCLK",
    "PMHAL_PRCM_DIV_L3INIT_480M_DCLK",
    "PMHAL_PRCM_DIV_MPU_DCLK",
    "PMHAL_PRCM_DIV_PCIE2_DCLK",
    "PMHAL_PRCM_DIV_PCIE_DCLK",
    "PMHAL_PRCM_DIV_PER_ABE_X1_DCLK",
    "PMHAL_PRCM_DIV_SATA_DCLK",
    "PMHAL_PRCM_DIV_SECURE_32K_DCLK",
    "PMHAL_PRCM_DIV_SYS_CLK1_DCLK",
    "PMHAL_PRCM_DIV_SYS_CLK2_DCLK",
    "PMHAL_PRCM_DIV_USB_OTG_DCLK",
    "PMHAL_PRCM_DIV_VIDEO1_DCLK",
    "PMHAL_PRCM_DIV_VIDEO2_DCLK",
    "PMHAL_PRCM_DIV_FUNC_48M_FCLK",
    "PMHAL_PRCM_DIV_FUNC_96M_FCLK",
    "PMHAL_PRCM_DIV_GMAC_GMII_MAIN_CLK",
    "PMHAL_PRCM_DIV_MMC4_GFCLK",
    "PMHAL_PRCM_DIV_RGMII_5M_CLK",
    "PMHAL_PRCM_DIV_HDMI_CLK2",
    "PMHAL_PRCM_DIV_PER_ABE_X1_GFCLK2",
    "PMHAL_PRCM_DIV_VIDEO1_CLK2",
    "PMHAL_PRCM_DIV_VIDEO2_CLK2",
    "PMHAL_PRCM_DIV_MLBP_CLK",
    "PMHAL_PRCM_DIV_MLB_CLK",
    "PMHAL_PRCM_DIV_HDMI_CLK",
    "PMHAL_PRCM_DIV_VIDEO1_CLK",
    "PMHAL_PRCM_DIV_VIDEO2_CLK",
    "PMHAL_PRCM_DIV_CUSTEFUSE_SYS_GFCLK",
    "PMHAL_PRCM_DIV_ABE_SYS_CLK",
    "PMHAL_PRCM_DIV_L3INSTR_TS_GCLK",
    "PMHAL_PRCM_DIV_TIMER_SYS_CLK",
    "PMHAL_PRCM_DIV_TESOC_EXT_CLK",
    "PMHAL_PRCM_DIV_VID_PIX_CLK",
    "PMHAL_PRCM_DIV_SYS_CLK1",
    "PMHAL_PRCM_DIV_SYS_CLK2",
    "PMHAL_PRCM_DIV_IPU1_GCLK",
    "PMHAL_PRCM_DIV_FUNC_32K_CLK",
    "PMHAL_PRCM_DPLL_CORE",
    "PMHAL_PRCM_DPLL_DDR",
    "PMHAL_PRCM_DPLL_DSP_GMAC",
    "PMHAL_PRCM_DPLL_PER",
    "PMHAL_PRCM_DPLL_EVE_VID_DSP",

#ifdef BUILDCFG_PMHAL_PRCM_MOD_CRC
    "PMHAL_PRCM_MOD_CRC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CRC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_CORE
    "PMHAL_PRCM_MOD_SMARTREFLEX_CORE",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_CORE */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_DSPEVE
    "PMHAL_PRCM_MOD_SMARTREFLEX_DSPEVE",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_DSPEVE */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EFUSE_CTRL_CUST
    "PMHAL_PRCM_MOD_EFUSE_CTRL_CUST",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EFUSE_CTRL_CUST */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSP1
    "PMHAL_PRCM_MOD_DSP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSP2
    "PMHAL_PRCM_MOD_DSP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSS
    "PMHAL_PRCM_MOD_DSS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSS */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DLL
    "PMHAL_PRCM_MOD_DLL",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DLL */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EMIF1
    "PMHAL_PRCM_MOD_EMIF1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EMIF1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EVE1
    "PMHAL_PRCM_MOD_EVE1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EVE1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_CPGMAC
    "PMHAL_PRCM_MOD_CPGMAC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CPGMAC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP1
    "PMHAL_PRCM_MOD_MCASP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER5
    "PMHAL_PRCM_MOD_TIMER5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER6
    "PMHAL_PRCM_MOD_TIMER6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER7
    "PMHAL_PRCM_MOD_TIMER7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER8
    "PMHAL_PRCM_MOD_TIMER8",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER8 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_IPU1
    "PMHAL_PRCM_MOD_IPU1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_IPU1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_IEEE1500_2_OCP
    "PMHAL_PRCM_MOD_IEEE1500_2_OCP",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_IEEE1500_2_OCP */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_CTRL_MODULE_BANDGAP
    "PMHAL_PRCM_MOD_CTRL_MODULE_BANDGAP",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CTRL_MODULE_BANDGAP */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DLL_AGING
    "PMHAL_PRCM_MOD_DLL_AGING",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DLL_AGING */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L3_INSTR
    "PMHAL_PRCM_MOD_L3_INSTR",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L3_INSTR */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L3_MAIN_2
    "PMHAL_PRCM_MOD_L3_MAIN_2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L3_MAIN_2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCP_WP_NOC
    "PMHAL_PRCM_MOD_OCP_WP_NOC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCP_WP_NOC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPMC
    "PMHAL_PRCM_MOD_GPMC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPMC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L3_MAIN_1
    "PMHAL_PRCM_MOD_L3_MAIN_1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L3_MAIN_1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMU_EDMA
    "PMHAL_PRCM_MOD_MMU_EDMA",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMU_EDMA */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM1
    "PMHAL_PRCM_MOD_OCMC_RAM1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TESOC
    "PMHAL_PRCM_MOD_TESOC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TESOC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TPCC
    "PMHAL_PRCM_MOD_TPCC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TPCC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TPTC1
    "PMHAL_PRCM_MOD_TPTC1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TPTC1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TPTC2
    "PMHAL_PRCM_MOD_TPTC2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TPTC2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L4_CFG
    "PMHAL_PRCM_MOD_L4_CFG",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L4_CFG */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPINLOCK
    "PMHAL_PRCM_MOD_SPINLOCK",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPINLOCK */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX1
    "PMHAL_PRCM_MOD_MAILBOX1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX2
    "PMHAL_PRCM_MOD_MAILBOX2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C1
    "PMHAL_PRCM_MOD_I2C1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C2
    "PMHAL_PRCM_MOD_I2C2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L4_PER1
    "PMHAL_PRCM_MOD_L4_PER1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L4_PER1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCC6
    "PMHAL_PRCM_MOD_DCC6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCC6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCC7
    "PMHAL_PRCM_MOD_DCC7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCC7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER2
    "PMHAL_PRCM_MOD_TIMER2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER3
    "PMHAL_PRCM_MOD_TIMER3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER4
    "PMHAL_PRCM_MOD_TIMER4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCC5
    "PMHAL_PRCM_MOD_DCC5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCC5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ELM
    "PMHAL_PRCM_MOD_ELM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ELM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ESM
    "PMHAL_PRCM_MOD_ESM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ESM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI1
    "PMHAL_PRCM_MOD_MCSPI1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI2
    "PMHAL_PRCM_MOD_MCSPI2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI3
    "PMHAL_PRCM_MOD_MCSPI3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI4
    "PMHAL_PRCM_MOD_MCSPI4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART1
    "PMHAL_PRCM_MOD_UART1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART2
    "PMHAL_PRCM_MOD_UART2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART3
    "PMHAL_PRCM_MOD_UART3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO2
    "PMHAL_PRCM_MOD_GPIO2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO3
    "PMHAL_PRCM_MOD_GPIO3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO4
    "PMHAL_PRCM_MOD_GPIO4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMC4
    "PMHAL_PRCM_MOD_MMC4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMC4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCAN2
    "PMHAL_PRCM_MOD_DCAN2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCAN2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L4_PER2
    "PMHAL_PRCM_MOD_L4_PER2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L4_PER2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ADC
    "PMHAL_PRCM_MOD_ADC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ADC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PWMSS1
    "PMHAL_PRCM_MOD_PWMSS1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PWMSS1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_QSPI
    "PMHAL_PRCM_MOD_QSPI",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_QSPI */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L4_PER3
    "PMHAL_PRCM_MOD_L4_PER3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L4_PER3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCC1
    "PMHAL_PRCM_MOD_DCC1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCC1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCC2
    "PMHAL_PRCM_MOD_DCC2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCC2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCC3
    "PMHAL_PRCM_MOD_DCC3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCC3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCC4
    "PMHAL_PRCM_MOD_DCC4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCC4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VIP1
    "PMHAL_PRCM_MOD_VIP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VIP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ISS
    "PMHAL_PRCM_MOD_ISS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ISS */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DEBUG_LOGIC
    "PMHAL_PRCM_MOD_DEBUG_LOGIC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DEBUG_LOGIC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_COUNTER_32K
    "PMHAL_PRCM_MOD_COUNTER_32K",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_COUNTER_32K */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_CTRL_MODULE_WKUP
    "PMHAL_PRCM_MOD_CTRL_MODULE_WKUP",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CTRL_MODULE_WKUP */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCAN1
    "PMHAL_PRCM_MOD_DCAN1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCAN1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO1
    "PMHAL_PRCM_MOD_GPIO1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L4_WKUP
    "PMHAL_PRCM_MOD_L4_WKUP",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L4_WKUP */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_RTI1
    "PMHAL_PRCM_MOD_RTI1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_RTI1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_RTI2
    "PMHAL_PRCM_MOD_RTI2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_RTI2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_RTI3
    "PMHAL_PRCM_MOD_RTI3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_RTI3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_RTI4
    "PMHAL_PRCM_MOD_RTI4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_RTI4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_RTI5
    "PMHAL_PRCM_MOD_RTI5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_RTI5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER1
    "PMHAL_PRCM_MOD_TIMER1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_CAMERARX
    "PMHAL_PRCM_MOD_CAMERARX",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CAMERARX */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCAN
    "PMHAL_PRCM_MOD_MCAN",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCAN */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ATL
    "PMHAL_PRCM_MOD_ATL",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ATL */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP2
    "PMHAL_PRCM_MOD_MCASP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP3
    "PMHAL_PRCM_MOD_MCASP3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP3 */
};

/**
 * \brief DPLL Post Divider Names
 */
const char *pmhalPostDivList_names[] =
{
    "PMHAL_PRCM_DPLL_POST_DIV_M2",
    "PMHAL_PRCM_DPLL_POST_DIV_M2X2",
    "PMHAL_PRCM_DPLL_POST_DIV_M4",
    "PMHAL_PRCM_DPLL_POST_DIV_M3",
    "PMHAL_PRCM_DPLL_POST_DIV_M5",
    "PMHAL_PRCM_DPLL_POST_DIV_M6",
    "PMHAL_PRCM_DPLL_POST_DIV_H11",
    "PMHAL_PRCM_DPLL_POST_DIV_H12",
    "PMHAL_PRCM_DPLL_POST_DIV_H13",
    "PMHAL_PRCM_DPLL_POST_DIV_H14",
    "PMHAL_PRCM_DPLL_POST_DIV_H21",
    "PMHAL_PRCM_DPLL_POST_DIV_H22",
    "PMHAL_PRCM_DPLL_POST_DIV_H23",
    "PMHAL_PRCM_DPLL_POST_DIV_H24",
    "PMHAL_PRCM_DPLL_POST_DIV_VCO_LDO_DIV",
    "PMHAL_PRCM_DPLL_POST_DIV_VCO_LDO",
    "PMHAL_PRCM_DPLL_POST_DIV_DCO_LDO",
    "PMHAL_PRCM_DPLL_POST_DIV_M7"
};
/* ========================================================================== */
/*                            Function Declarations                           */
/* ========================================================================== */

/* None */

#ifdef __cplusplus
}
#endif

