 /*
<:copyright-BRCM:2015:proprietary:standard

   Copyright (c) 2015 Broadcom 
   All Rights Reserved

 This program is the proprietary software of Broadcom and/or its
 licensors, and may only be used, duplicated, modified or distributed pursuant
 to the terms and conditions of a separate, written license agreement executed
 between you and Broadcom (an "Authorized License").  Except as set forth in
 an Authorized License, Broadcom grants no license (express or implied), right
 to use, or waiver of any kind with respect to the Software, and Broadcom
 expressly reserves all rights in and to the Software and all intellectual
 property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU HAVE
 NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY
 BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.

 Except as expressly set forth in the Authorized License,

 1. This program, including its structure, sequence and organization,
    constitutes the valuable trade secrets of Broadcom, and you shall use
    all reasonable efforts to protect the confidentiality thereof, and to
    use this information only in connection with your use of Broadcom
    integrated circuit products.

 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
    RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND
    ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT,
    FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR
    COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE
    TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF USE OR
    PERFORMANCE OF THE SOFTWARE.

 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR
    ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL,
    INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY
    WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
    IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES;
    OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE
    SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS
    SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY
    LIMITED REMEDY.
:>

*/

/** @file merlin_mptwo_fields.h
 * Register access macros for MERLIN_MPTWO
 */

/* THIS FILE IS GENERATED USING AN AUTOMATED SCRIPT... PLEASE DO NOT EDIT THIS FILE DIRECTLY !!! */

#ifndef MERLIN_MPTWO_FIELDS_H
#define MERLIN_MPTWO_FIELDS_H

#define rdc_ams_pll_cpar()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b0,0,14,__ERR)
#define wrc_ams_pll_cpar(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b0,0xc000,14,wr_val)
#define rdc_ams_pll_term_cm_en()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b0,2,15,__ERR)
#define wrc_ams_pll_term_cm_en(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b0,0x2000,13,wr_val)
#define rdc_ams_pll_rpar()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b0,3,12,__ERR)
#define wrc_ams_pll_rpar(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b0,0x1e00,9,wr_val)
#define rdc_ams_pll_xtal_core_bias()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b0,7,12,__ERR)
#define wrc_ams_pll_xtal_core_bias(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b0,0x01e0,5,wr_val)
#define rdc_ams_pll_xtal_bias()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b0,11,13,__ERR)
#define wrc_ams_pll_xtal_bias(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b0,0x001c,2,wr_val)
#define rdc_ams_pll_hipass()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b0,14,15,__ERR)
#define wrc_ams_pll_hipass(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b0,0x0002,1,wr_val)
#define rdc_ams_pll_xtal_cm_sel()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b0,15,15,__ERR)
#define wrc_ams_pll_xtal_cm_sel(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b0,0x0001,0,wr_val)
#define rdc_ams_pll_en_hcur_vco()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b1,0,15,__ERR)
#define wrc_ams_pll_en_hcur_vco(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b1,0x8000,15,wr_val)
#define rdc_ams_pll_spare1_0()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b1,1,14,__ERR)
#define wrc_ams_pll_spare1_0(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b1,0x6000,13,wr_val)
#define rdc_ams_pll_vco_range()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b1,3,9,__ERR)
#define wrc_ams_pll_vco_range(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b1,0x1fc0,6,wr_val)
#define rdc_ams_pll_en_8p5g_vco()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b1,10,15,__ERR)
#define wrc_ams_pll_en_8p5g_vco(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b1,0x0020,5,wr_val)
#define rdc_ams_pll_xtal_cm_en()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b1,11,15,__ERR)
#define wrc_ams_pll_xtal_cm_en(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b1,0x0010,4,wr_val)
#define rdc_ams_pll_curr_sel()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b1,12,12,__ERR)
#define wrc_ams_pll_curr_sel(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b1,0x000f,0,wr_val)
#define rdc_ams_pll_en_i4iqbuf()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b2,0,13,__ERR)
#define wrc_ams_pll_en_i4iqbuf(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b2,0xe000,13,wr_val)
#define rdc_ams_pll_vcobuf_pon()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b2,3,12,__ERR)
#define wrc_ams_pll_vcobuf_pon(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b2,0x1e00,9,wr_val)
#define rdc_ams_pll_en_cmos_refclk_ch()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b2,7,15,__ERR)
#define wrc_ams_pll_en_cmos_refclk_ch(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b2,0x0100,8,wr_val)
#define rdc_ams_pll_calib_adj()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b2,8,13,__ERR)
#define wrc_ams_pll_calib_adj(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b2,0x00e0,5,wr_val)
#define rdc_ams_pll_en_8p5g()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b2,11,15,__ERR)
#define wrc_ams_pll_en_8p5g(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b2,0x0010,4,wr_val)
#define rdc_ams_pll_vco_pon()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b2,12,12,__ERR)
#define wrc_ams_pll_vco_pon(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b2,0x000f,0,wr_val)
#define rdc_ams_pll_div()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,0,11,__ERR)
#define wrc_ams_pll_div(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0xf800,11,wr_val)
#define rdc_ams_pll_en_cmos_refout()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,5,15,__ERR)
#define wrc_ams_pll_en_cmos_refout(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0x0400,10,wr_val)
#define rdc_ams_pll_en_cml_refout()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,6,15,__ERR)
#define wrc_ams_pll_en_cml_refout(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0x0200,9,wr_val)
#define rdc_ams_pll_clksel()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,7,15,__ERR)
#define wrc_ams_pll_clksel(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0x0100,8,wr_val)
#define rdc_ams_pll_en_rclk_refout()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,8,15,__ERR)
#define wrc_ams_pll_en_rclk_refout(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0x0080,7,wr_val)
#define rdc_ams_pll_en_cmos_refout_overwr()           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,9,15,__ERR)
#define wrc_ams_pll_en_cmos_refout_overwr(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0x0040,6,wr_val)
#define rdc_ams_pll_en_cml_refout_overwr()            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,10,15,__ERR)
#define wrc_ams_pll_en_cml_refout_overwr(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0x0020,5,wr_val)
#define rdc_ams_pll_en_test_frac_clk()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,11,15,__ERR)
#define wrc_ams_pll_en_test_frac_clk(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0x0010,4,wr_val)
#define rdc_ams_pll_en_test_integer_clk()             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,12,15,__ERR)
#define wrc_ams_pll_en_test_integer_clk(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0x0008,3,wr_val)
#define rdc_ams_pll_spare3_0()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,13,14,__ERR)
#define wrc_ams_pll_spare3_0(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0x0006,1,wr_val)
#define rdc_ams_pll_clkvco_cal_invert()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b3,15,15,__ERR)
#define wrc_ams_pll_clkvco_cal_invert(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b3,0x0001,0,wr_val)
#define rdc_ams_pll_test_sel()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b4,1,13,__ERR)
#define wrc_ams_pll_test_sel(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b4,0x7000,12,wr_val)
#define rdc_ams_pll_test_amp()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b4,4,14,__ERR)
#define wrc_ams_pll_test_amp(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b4,0x0c00,10,wr_val)
#define rdc_ams_pll_spare4_2()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b4,6,15,__ERR)
#define wrc_ams_pll_spare4_2(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b4,0x0200,9,wr_val)
#define rdc_ams_pll_int_div_en()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b4,7,15,__ERR)
#define wrc_ams_pll_int_div_en(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b4,0x0100,8,wr_val)
#define rdc_ams_pll_in_hz_overwrite()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b4,8,15,__ERR)
#define wrc_ams_pll_in_hz_overwrite(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b4,0x0080,7,wr_val)
#define rdc_ams_pll_spare4_1()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b4,9,14,__ERR)
#define wrc_ams_pll_spare4_1(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b4,0x0060,5,wr_val)
#define rdc_ams_pll_lp_adj()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b4,11,13,__ERR)
#define wrc_ams_pll_lp_adj(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b4,0x001c,2,wr_val)
#define rdc_ams_pll_enb_16t()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b4,14,15,__ERR)
#define wrc_ams_pll_enb_16t(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b4,0x0002,1,wr_val)
#define rdc_ams_pll_test_pll_mode()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b4,15,15,__ERR)
#define wrc_ams_pll_test_pll_mode(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b4,0x0001,0,wr_val)
#define rdc_ams_pll_en_cur()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b5,3,13,__ERR)
#define wrc_ams_pll_en_cur(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b5,0x1c00,10,wr_val)
#define rdc_ams_pll_pwdb_dum()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b5,6,15,__ERR)
#define wrc_ams_pll_pwdb_dum(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b5,0x0200,9,wr_val)
#define rdc_ams_pll_bias_pwd()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b5,7,15,__ERR)
#define wrc_ams_pll_bias_pwd(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b5,0x0100,8,wr_val)
#define rdc_ams_pll_pwrdn()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b5,8,15,__ERR)
#define wrc_ams_pll_pwrdn(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b5,0x0080,7,wr_val)
#define rdc_ams_pll_term_sel()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b5,9,14,__ERR)
#define wrc_ams_pll_term_sel(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b5,0x0060,5,wr_val)
#define rdc_ams_pll_test_sel_overwrite()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b5,11,15,__ERR)
#define wrc_ams_pll_test_sel_overwrite(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b5,0x0010,4,wr_val)
#define rdc_ams_pll_test_vc()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b5,12,15,__ERR)
#define wrc_ams_pll_test_vc(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b5,0x0008,3,wr_val)
#define rdc_ams_pll_clk_test_sel()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b5,13,13,__ERR)
#define wrc_ams_pll_clk_test_sel(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b5,0x0007,0,wr_val)
#define rdc_ams_pll_i_ndiv_frac_l()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b6,0,12,__ERR)
#define wrc_ams_pll_i_ndiv_frac_l(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b6,0xf000,12,wr_val)
#define rdc_ams_pll_pfd_offset()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b6,4,14,__ERR)
#define wrc_ams_pll_pfd_offset(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b6,0x0c00,10,wr_val)
#define rdc_ams_pll_ref_doubler_en()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b6,6,15,__ERR)
#define wrc_ams_pll_ref_doubler_en(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b6,0x0200,9,wr_val)
#define rdc_ams_pll_pfd_offset_enlarge()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b6,7,15,__ERR)
#define wrc_ams_pll_pfd_offset_enlarge(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b6,0x0100,8,wr_val)
#define rdc_ams_pll_en_cap()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b6,8,13,__ERR)
#define wrc_ams_pll_en_cap(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b6,0x00e0,5,wr_val)
#define rdc_ams_pll_en_1x()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b6,11,15,__ERR)
#define wrc_ams_pll_en_1x(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b6,0x0010,4,wr_val)
#define rdc_ams_pll_pon()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b6,12,12,__ERR)
#define wrc_ams_pll_pon(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b6,0x000f,0,wr_val)
#define rdc_ams_pll_i_ndiv_frac_h()                   _merlin_mptwo_pmd_rde_field(ma,0xd0b7,2,2,__ERR)
#define wrc_ams_pll_i_ndiv_frac_h(wr_val)             merlin_mptwo_pmd_mwr_reg(ma,0xd0b7,0x3fff,0,wr_val)
#define rdc_ams_pll_i_ndiv_dither_en()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b8,0,15,__ERR)
#define wrc_ams_pll_i_ndiv_dither_en(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b8,0x8000,15,wr_val)
#define rdc_ams_pll_i_pll_sdm_pwrdnb()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b8,1,15,__ERR)
#define wrc_ams_pll_i_pll_sdm_pwrdnb(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b8,0x4000,14,wr_val)
#define rdc_ams_pll_mmd_en()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b8,2,15,__ERR)
#define wrc_ams_pll_mmd_en(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b8,0x2000,13,wr_val)
#define rdc_ams_pll_mmd_prsc4or5pwdb()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b8,3,15,__ERR)
#define wrc_ams_pll_mmd_prsc4or5pwdb(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b8,0x1000,12,wr_val)
#define rdc_ams_pll_mmd_prsc8or9pwdb()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b8,4,15,__ERR)
#define wrc_ams_pll_mmd_prsc8or9pwdb(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b8,0x0800,11,wr_val)
#define rdc_ams_pll_mmd_div_range()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b8,5,15,__ERR)
#define wrc_ams_pll_mmd_div_range(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b8,0x0400,10,wr_val)
#define rdc_ams_pll_i_ndiv_int()                      _merlin_mptwo_pmd_rde_field(ma,0xd0b8,6,6,__ERR)
#define wrc_ams_pll_i_ndiv_int(wr_val)                merlin_mptwo_pmd_mwr_reg(ma,0xd0b8,0x03ff,0,wr_val)
#define rdc_ams_pll_refclk_out_bias()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b9,0,14,__ERR)
#define wrc_ams_pll_refclk_out_bias(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b9,0xc000,14,wr_val)
#define rdc_ams_pll_bias_iq_ctrl()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b9,2,13,__ERR)
#define wrc_ams_pll_bias_iq_ctrl(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b9,0x3800,11,wr_val)
#define rdc_ams_pll_bias_div_ctrl()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b9,5,13,__ERR)
#define wrc_ams_pll_bias_div_ctrl(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b9,0x0700,8,wr_val)
#define rdc_ams_pll_low_supply_en()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b9,8,15,__ERR)
#define wrc_ams_pll_low_supply_en(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b9,0x0080,7,wr_val)
#define rdc_ams_pll_sel_fp3cap()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b9,9,12,__ERR)
#define wrc_ams_pll_sel_fp3cap(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b9,0x0078,3,wr_val)
#define rdc_ams_pll_i_pll_frac_mode()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b9,13,14,__ERR)
#define wrc_ams_pll_i_pll_frac_mode(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b9,0x0006,1,wr_val)
#define rdc_ams_pll_mmd_resetb()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0b9,15,15,__ERR)
#define wrc_ams_pll_mmd_resetb(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0b9,0x0001,0,wr_val)
#define rdc_ams_pll_spare10_0()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0ba,3,9,__ERR)
#define wrc_ams_pll_spare10_0(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0ba,0x1fc0,6,wr_val)
#define rdc_ams_pll_refclk_in_bias()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0ba,10,10,__ERR)
#define wrc_ams_pll_refclk_in_bias(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0ba,0x003f,0,wr_val)
#define rdc_ams_pll_refclk_term_frc()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd0be,14,15,__ERR)
#define wrc_ams_pll_refclk_term_frc(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0be,0x0002,1,wr_val)
#define rd_ams_rx_term_lowzvdd()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,0,15,__ERR)
#define wr_ams_rx_term_lowzvdd(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x8000,15,wr_val)
#define rd_ams_rx_term_lowzgnd()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,1,15,__ERR)
#define wr_ams_rx_term_lowzgnd(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x4000,14,wr_val)
#define rd_ams_rx_term_cmult_ena()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,2,15,__ERR)
#define wr_ams_rx_term_cmult_ena(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x2000,13,wr_val)
#define rd_ams_rx_term_cm_ena()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,3,15,__ERR)
#define wr_ams_rx_term_cm_ena(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x1000,12,wr_val)
#define rd_ams_rx_en_rxck_test()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,4,14,__ERR)
#define wr_ams_rx_en_rxck_test(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x0c00,10,wr_val)
#define rd_ams_rx_en_rxck_testport()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,6,15,__ERR)
#define wr_ams_rx_en_rxck_testport(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x0200,9,wr_val)
#define rd_ams_rx_8_5()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,7,12,__ERR)
#define wr_ams_rx_8_5(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x01e0,5,wr_val)
#define rd_ams_rx_sigdet_modesel()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,11,15,__ERR)
#define wr_ams_rx_sigdet_modesel(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x0010,4,wr_val)
#define rd_ams_rx_sigdet_bypass()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,12,15,__ERR)
#define wr_ams_rx_sigdet_bypass(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x0008,3,wr_val)
#define rd_ams_rx_sigdet_pwrdn()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,13,15,__ERR)
#define wr_ams_rx_sigdet_pwrdn(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x0004,2,wr_val)
#define rd_ams_rx_spare_0_0()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd090,14,14,__ERR)
#define wr_ams_rx_spare_0_0(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd090,0x0003,0,wr_val)
#define rd_ams_rx_curr_dfe_taps()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd091,2,13,__ERR)
#define wr_ams_rx_curr_dfe_taps(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd091,0x3800,11,wr_val)
#define rd_ams_rx_curr_vga()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd091,5,13,__ERR)
#define wr_ams_rx_curr_vga(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd091,0x0700,8,wr_val)
#define rd_ams_rx_curr_pi()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd091,8,13,__ERR)
#define wr_ams_rx_curr_pi(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd091,0x00e0,5,wr_val)
#define rd_ams_rx_spare_1_0()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd091,11,12,__ERR)
#define wr_ams_rx_spare_1_0(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd091,0x001e,1,wr_val)
#define rd_ams_rx_vga_out_idle()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd091,15,15,__ERR)
#define wr_ams_rx_vga_out_idle(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd091,0x0001,0,wr_val)
#define rd_ams_rx_sel_th4dfe()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd092,0,14,__ERR)
#define wr_ams_rx_sel_th4dfe(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd092,0xc000,14,wr_val)
#define rd_ams_rx_spare_2_0()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd092,2,11,__ERR)
#define wr_ams_rx_spare_2_0(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd092,0x3e00,9,wr_val)
#define rd_ams_rx_curr_dfe_summer()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd092,7,13,__ERR)
#define wr_ams_rx_curr_dfe_summer(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd092,0x01c0,6,wr_val)
#define rd_ams_rx_curr_dfe_ref()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd092,10,13,__ERR)
#define wr_ams_rx_curr_dfe_ref(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd092,0x0038,3,wr_val)
#define rd_ams_rx_curr_ctle()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd092,13,13,__ERR)
#define wr_ams_rx_curr_ctle(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd092,0x0007,0,wr_val)
#define rd_ams_rx_ll_en()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd093,1,15,__ERR)
#define wr_ams_rx_ll_en(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd093,0x4000,14,wr_val)
#define rd_ams_rx_seli1p25dfe()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd093,2,15,__ERR)
#define wr_ams_rx_seli1p25dfe(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd093,0x2000,13,wr_val)
#define rd_ams_rx_i4deadzone()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd093,3,15,__ERR)
#define wr_ams_rx_i4deadzone(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd093,0x1000,12,wr_val)
#define rd_ams_rx_curr_sigdet()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd093,4,13,__ERR)
#define wr_ams_rx_curr_sigdet(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd093,0x0e00,9,wr_val)
#define rd_ams_rx_spare_3_1()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd093,7,13,__ERR)
#define wr_ams_rx_spare_3_1(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd093,0x01c0,6,wr_val)
#define rd_ams_rx_spare_3_0()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd093,10,13,__ERR)
#define wr_ams_rx_spare_3_0(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd093,0x0038,3,wr_val)
#define rd_ams_rx_en_clk16()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd093,13,15,__ERR)
#define wr_ams_rx_en_clk16(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd093,0x0004,2,wr_val)
#define rd_ams_rx_en_clk33()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd093,14,15,__ERR)
#define wr_ams_rx_en_clk33(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd093,0x0002,1,wr_val)
#define rd_ams_rx_en_vcctrl()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd093,15,15,__ERR)
#define wr_ams_rx_en_vcctrl(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd093,0x0001,0,wr_val)
#define rd_ams_rx_vga_pon()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd094,0,12,__ERR)
#define wr_ams_rx_vga_pon(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd094,0xf000,12,wr_val)
#define rd_ams_rx_oc_2x()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd094,4,15,__ERR)
#define wr_ams_rx_oc_2x(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd094,0x0800,11,wr_val)
#define rd_ams_rx_spare_4_0()                         _merlin_mptwo_pmd_rde_field(ma,0xd094,5,5,__ERR)
#define wr_ams_rx_spare_4_0(wr_val)                   merlin_mptwo_pmd_mwr_reg(ma,0xd094,0x07ff,0,wr_val)
#define rd_ams_rx_slcr_calib_range_sel()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd095,0,14,__ERR)
#define wr_ams_rx_slcr_calib_range_sel(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd095,0xc000,14,wr_val)
#define rd_ams_rx_pi_pd()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd095,2,15,__ERR)
#define wr_ams_rx_pi_pd(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd095,0x2000,13,wr_val)
#define rd_ams_rx_degcap_adj()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd095,3,13,__ERR)
#define wr_ams_rx_degcap_adj(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd095,0x1c00,10,wr_val)
#define rd_ams_rx_en_dfeclk()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd095,6,15,__ERR)
#define wr_ams_rx_en_dfeclk(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd095,0x0200,9,wr_val)
#define rd_ams_rx_pkbst()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd095,7,14,__ERR)
#define wr_ams_rx_pkbst(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd095,0x0180,7,wr_val)
#define rd_ams_rx_curr_in_offset()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd095,9,13,__ERR)
#define wr_ams_rx_curr_in_offset(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd095,0x0070,4,wr_val)
#define rd_ams_rx_pon()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd095,12,12,__ERR)
#define wr_ams_rx_pon(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd095,0x000f,0,wr_val)
#define rd_ams_rx_spare_6_0()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd096,13,15,__ERR)
#define wr_ams_rx_spare_6_0(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd096,0x0004,2,wr_val)
#define rd_ams_rx_vga_peaking_mode()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd096,14,15,__ERR)
#define wr_ams_rx_vga_peaking_mode(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd096,0x0002,1,wr_val)
#define rd_ams_rx_m1_sign()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd096,15,15,__ERR)
#define wr_ams_rx_m1_sign(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd096,0x0001,0,wr_val)
#define rd_ams_rx_rxpon_sel()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd098,14,15,__ERR)
#define wr_ams_rx_rxpon_sel(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd098,0x0002,1,wr_val)
#define rd_ams_rx_vgapon_sel()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd098,15,15,__ERR)
#define wr_ams_rx_vgapon_sel(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd098,0x0001,0,wr_val)
#define rd_ams_rx_vgapon_mux()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd099,8,12,__ERR)
#define rd_ams_rx_rxpon_mux()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd099,12,12,__ERR)
#define rd_ams_tx_lowlatency_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a0,0,15,__ERR)
#define wr_ams_tx_lowlatency_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a0,0x8000,15,wr_val)
#define rd_ams_tx_fifo_resetb()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a0,1,15,__ERR)
#define wr_ams_tx_fifo_resetb(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a0,0x4000,14,wr_val)
#define rd_ams_tx_ll_fifo_ctrl()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a0,2,13,__ERR)
#define wr_ams_tx_ll_fifo_ctrl(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a0,0x3800,11,wr_val)
#define rd_ams_tx_ll_fifo_zero_out()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a0,5,15,__ERR)
#define wr_ams_tx_ll_fifo_zero_out(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a0,0x0400,10,wr_val)
#define rd_ams_tx_ll_polarity_flip()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a0,6,15,__ERR)
#define wr_ams_tx_ll_polarity_flip(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a0,0x0200,9,wr_val)
#define rd_ams_tx_ll_selpath_tx()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a0,7,15,__ERR)
#define wr_ams_tx_ll_selpath_tx(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a0,0x0100,8,wr_val)
#define rd_ams_tx_noise_cancel_ctrl_0()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a0,8,15,__ERR)
#define wr_ams_tx_noise_cancel_ctrl_0(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a0,0x0080,7,wr_val)
#define rd_ams_tx_pon()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a0,9,12,__ERR)
#define wr_ams_tx_pon(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a0,0x0078,3,wr_val)
#define rd_ams_tx_ticksel()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a0,13,14,__ERR)
#define wr_ams_tx_ticksel(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a0,0x0006,1,wr_val)
#define rd_ams_tx_pwrdn()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a0,15,15,__ERR)
#define wr_ams_tx_pwrdn(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a0,0x0001,0,wr_val)
#define rd_ams_tx_en_slow()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a1,1,12,__ERR)
#define wr_ams_tx_en_slow(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a1,0x7800,11,wr_val)
#define rd_ams_tx_en_wclk33()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a1,5,15,__ERR)
#define wr_ams_tx_en_wclk33(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a1,0x0400,10,wr_val)
#define rd_ams_tx_en_wclk20()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a1,6,15,__ERR)
#define wr_ams_tx_en_wclk20(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a1,0x0200,9,wr_val)
#define rd_ams_tx_en_wclk16()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a1,7,15,__ERR)
#define wr_ams_tx_en_wclk16(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a1,0x0100,8,wr_val)
#define rd_ams_tx_testclk_ena()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a1,8,15,__ERR)
#define wr_ams_tx_testclk_ena(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a1,0x0080,7,wr_val)
#define rd_ams_tx_testsel()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a1,9,14,__ERR)
#define wr_ams_tx_testsel(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a1,0x0060,5,wr_val)
#define rd_ams_tx_noise_cancel_ctrl_1()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a1,11,15,__ERR)
#define wr_ams_tx_noise_cancel_ctrl_1(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a1,0x0010,4,wr_val)
#define rd_ams_tx_shunt_dc_level_post2()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a1,12,12,__ERR)
#define wr_ams_tx_shunt_dc_level_post2(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a1,0x000f,0,wr_val)
#define rd_ams_tx_fifo_phsdetect_mode()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a2,1,15,__ERR)
#define wr_ams_tx_fifo_phsdetect_mode(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a2,0x4000,14,wr_val)
#define rd_ams_tx_ibias_pibuf_cntl()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a2,2,13,__ERR)
#define wr_ams_tx_ibias_pibuf_cntl(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a2,0x3800,11,wr_val)
#define rd_ams_tx_ibias_pi_cntl()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a2,5,13,__ERR)
#define wr_ams_tx_ibias_pi_cntl(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a2,0x0700,8,wr_val)
#define rd_ams_tx_ibias_opamp_cntl()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a2,8,13,__ERR)
#define wr_ams_tx_ibias_opamp_cntl(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a2,0x00e0,5,wr_val)
#define rd_ams_tx_dcc_en()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a2,11,15,__ERR)
#define wr_ams_tx_dcc_en(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a2,0x0010,4,wr_val)
#define rd_ams_tx_en_hpf()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a2,12,12,__ERR)
#define wr_ams_tx_en_hpf(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a2,0x000f,0,wr_val)
#define rd_ams_tx_refcalm()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a3,2,12,__ERR)
#define wr_ams_tx_refcalm(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a3,0x3c00,10,wr_val)
#define rd_ams_tx_refcalp()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a3,6,12,__ERR)
#define wr_ams_tx_refcalp(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a3,0x03c0,6,wr_val)
#define rd_ams_tx_refcalshunt()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a3,10,12,__ERR)
#define wr_ams_tx_refcalshunt(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a3,0x003c,2,wr_val)
#define rd_ams_tx_refnwbias()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a3,14,14,__ERR)
#define wr_ams_tx_refnwbias(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a3,0x0003,0,wr_val)
#define rd_ams_tx_en_shuntmode()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a4,1,15,__ERR)
#define wr_ams_tx_en_shuntmode(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a4,0x4000,14,wr_val)
#define rd_ams_tx_shunt_pre_shared()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a4,2,13,__ERR)
#define wr_ams_tx_shunt_pre_shared(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a4,0x3800,11,wr_val)
#define rd_ams_tx_shunt_dc_level()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a4,5,15,__ERR)
#define wr_ams_tx_shunt_dc_level(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a4,0x0400,10,wr_val)
#define rd_ams_tx_shunt_dc_level_pre()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a4,6,13,__ERR)
#define wr_ams_tx_shunt_dc_level_pre(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a4,0x0380,7,wr_val)
#define rd_ams_tx_shunt_dc_level_post1()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a4,9,12,__ERR)
#define wr_ams_tx_shunt_dc_level_post1(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a4,0x0078,3,wr_val)
#define rd_ams_tx_shunt_dc_level_shared()             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a4,13,13,__ERR)
#define wr_ams_tx_shunt_dc_level_shared(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a4,0x0007,0,wr_val)
#define rd_ams_tx_post2to1()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a5,0,15,__ERR)
#define wr_ams_tx_post2to1(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a5,0x8000,15,wr_val)
#define rd_ams_tx_en_pre()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a5,1,15,__ERR)
#define wr_ams_tx_en_pre(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a5,0x4000,14,wr_val)
#define rd_ams_tx_en_post1()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a5,2,15,__ERR)
#define wr_ams_tx_en_post1(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a5,0x2000,13,wr_val)
#define rd_ams_tx_en_post2()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a5,3,15,__ERR)
#define wr_ams_tx_en_post2(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a5,0x1000,12,wr_val)
#define rd_ams_tx_shunt_post2()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a5,4,12,__ERR)
#define wr_ams_tx_shunt_post2(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a5,0x0f00,8,wr_val)
#define rd_ams_tx_shunt_post1()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a5,8,11,__ERR)
#define wr_ams_tx_shunt_post1(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a5,0x00f8,3,wr_val)
#define rd_ams_tx_shunt_pre()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a5,13,13,__ERR)
#define wr_ams_tx_shunt_pre(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a5,0x0007,0,wr_val)
#define rd_ams_tx_auto_ll_selpath_tx_dis()            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a8,13,15,__ERR)
#define wr_ams_tx_auto_ll_selpath_tx_dis(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a8,0x0004,2,wr_val)
#define rd_ams_tx_txpon_sel()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a8,14,15,__ERR)
#define wr_ams_tx_txpon_sel(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0a8,0x0002,1,wr_val)
#define rd_ams_tx_rescal()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a9,8,12,__ERR)
#define rd_ams_tx_txpon_mux()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0a9,12,12,__ERR)
#define rdc_pcs_an_oui_upper_data()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x9240,8,8,__ERR)
#define wrc_pcs_an_oui_upper_data(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9240,0x00ff,0,wr_val)
#define rdc_pcs_an_oui_lower_data()                   _merlin_mptwo_pmd_rde_reg(ma,0x9241,__ERR)
#define wrc_pcs_an_oui_lower_data(wr_val)             merlin_mptwo_pmd_wr_reg(ma,0x9241,wr_val)
#define rdc_pcs_an_priority_1gkx()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x9242,4,14,__ERR)
#define wrc_pcs_an_priority_1gkx(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9242,0x0c00,10,wr_val)
#define rdc_pcs_an_priority_2p5gx1()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x9242,6,14,__ERR)
#define wrc_pcs_an_priority_2p5gx1(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9242,0x0300,8,wr_val)
#define rdc_pcs_an_priority_10m()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x9242,10,14,__ERR)
#define wrc_pcs_an_priority_10m(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9242,0x0030,4,wr_val)
#define rdc_pcs_an_priority_100m()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x9242,12,14,__ERR)
#define wrc_pcs_an_priority_100m(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9242,0x000c,2,wr_val)
#define rdc_pcs_an_priority_1000m()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x9242,14,14,__ERR)
#define wrc_pcs_an_priority_1000m(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9242,0x0003,0,wr_val)
#define rdc_pcs_an_priority_10gkr()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x9243,4,14,__ERR)
#define wrc_pcs_an_priority_10gkr(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9243,0x0c00,10,wr_val)
#define rdc_pcs_an_ram_base()                         _merlin_mptwo_pmd_rde_reg(ma,0x9248,__ERR)
#define wrc_pcs_an_ram_base(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9248,wr_val)
#define rdc_pcs_an_pll_reset_timer_period()           _merlin_mptwo_pmd_rde_reg(ma,0x9249,__ERR)
#define wrc_pcs_an_pll_reset_timer_period(wr_val)     merlin_mptwo_pmd_wr_reg(ma,0x9249,wr_val)
#define rdc_pcs_an_tx_reset_timer_period()            _merlin_mptwo_pmd_rde_reg(ma,0x924a,__ERR)
#define wrc_pcs_an_tx_reset_timer_period(wr_val)      merlin_mptwo_pmd_wr_reg(ma,0x924a,wr_val)
#define rdc_pcs_an_pmd_core_mode_override()           _merlin_mptwo_pmd_rde_field_byte(ma,0x924b,7,15,__ERR)
#define wrc_pcs_an_pmd_core_mode_override(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0x924b,0x0100,8,wr_val)
#define rdc_pcs_an_pmd_core_mode()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x924b,8,8,__ERR)
#define wrc_pcs_an_pmd_core_mode(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0x924b,0x00ff,0,wr_val)
#define rdc_pcs_an_cl37_restart_timer_period()        _merlin_mptwo_pmd_rde_reg(ma,0x9250,__ERR)
#define wrc_pcs_an_cl37_restart_timer_period(wr_val)  merlin_mptwo_pmd_wr_reg(ma,0x9250,wr_val)
#define rdc_pcs_an_cl37_ack_timer_period()            _merlin_mptwo_pmd_rde_reg(ma,0x9251,__ERR)
#define wrc_pcs_an_cl37_ack_timer_period(wr_val)      merlin_mptwo_pmd_wr_reg(ma,0x9251,wr_val)
#define rdc_pcs_an_cl37_error_timer_period()          _merlin_mptwo_pmd_rde_reg(ma,0x9252,__ERR)
#define wrc_pcs_an_cl37_error_timer_period(wr_val)    merlin_mptwo_pmd_wr_reg(ma,0x9252,wr_val)
#define rdc_pcs_an_tx_disable_timer_period()          _merlin_mptwo_pmd_rde_reg(ma,0x9253,__ERR)
#define wrc_pcs_an_tx_disable_timer_period(wr_val)    merlin_mptwo_pmd_wr_reg(ma,0x9253,wr_val)
#define rdc_pcs_an_cl73_error_timer_period()          _merlin_mptwo_pmd_rde_reg(ma,0x9254,__ERR)
#define wrc_pcs_an_cl73_error_timer_period(wr_val)    merlin_mptwo_pmd_wr_reg(ma,0x9254,wr_val)
#define rdc_pcs_an_pd_dme_lock_timer_period()         _merlin_mptwo_pmd_rde_reg(ma,0x9255,__ERR)
#define wrc_pcs_an_pd_dme_lock_timer_period(wr_val)   merlin_mptwo_pmd_wr_reg(ma,0x9255,wr_val)
#define rdc_pcs_an_cl73_link_up_timer_period()        _merlin_mptwo_pmd_rde_reg(ma,0x9256,__ERR)
#define wrc_pcs_an_cl73_link_up_timer_period(wr_val)  merlin_mptwo_pmd_wr_reg(ma,0x9256,wr_val)
#define rdc_pcs_an_link_fail_inhibit_timer_cl72_period()  _merlin_mptwo_pmd_rde_reg(ma,0x9257,__ERR)
#define wrc_pcs_an_link_fail_inhibit_timer_cl72_period(wr_val)  merlin_mptwo_pmd_wr_reg(ma,0x9257,wr_val)
#define rdc_pcs_an_link_fail_inhibit_timer_ncl72_period()  _merlin_mptwo_pmd_rde_reg(ma,0x9258,__ERR)
#define wrc_pcs_an_link_fail_inhibit_timer_ncl72_period(wr_val)  merlin_mptwo_pmd_wr_reg(ma,0x9258,wr_val)
#define rdc_pcs_an_pd_sd_timer_period()               _merlin_mptwo_pmd_rde_reg(ma,0x9259,__ERR)
#define wrc_pcs_an_pd_sd_timer_period(wr_val)         merlin_mptwo_pmd_wr_reg(ma,0x9259,wr_val)
#define rdc_pcs_an_cl72_max_wait_timer_period()       _merlin_mptwo_pmd_rde_reg(ma,0x925a,__ERR)
#define wrc_pcs_an_cl72_max_wait_timer_period(wr_val)  merlin_mptwo_pmd_wr_reg(ma,0x925a,wr_val)
#define rdc_pcs_an_cl72_wait_timer_period()           _merlin_mptwo_pmd_rde_field(ma,0x925b,7,7,__ERR)
#define wrc_pcs_an_cl72_wait_timer_period(wr_val)     merlin_mptwo_pmd_mwr_reg(ma,0x925b,0x01ff,0,wr_val)
#define rdc_pcs_an_ignore_link_timer_period()         _merlin_mptwo_pmd_rde_reg(ma,0x925c,__ERR)
#define wrc_pcs_an_ignore_link_timer_period(wr_val)   merlin_mptwo_pmd_wr_reg(ma,0x925c,wr_val)
#define rdc_pcs_an_cl73_page_test_max_timer()         _merlin_mptwo_pmd_rde_field_byte(ma,0x925d,2,9,__ERR)
#define wrc_pcs_an_cl73_page_test_max_timer(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0x925d,0x3f80,7,wr_val)
#define rdc_pcs_an_cl73_page_test_min_timer()         _merlin_mptwo_pmd_rde_field_byte(ma,0x925d,9,9,__ERR)
#define wrc_pcs_an_cl73_page_test_min_timer(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0x925d,0x007f,0,wr_val)
#define rdc_pcs_an_sgmii_timer()                      _merlin_mptwo_pmd_rde_reg(ma,0x925e,__ERR)
#define wrc_pcs_an_sgmii_timer(wr_val)                merlin_mptwo_pmd_wr_reg(ma,0x925e,wr_val)
#define rd_pcs_an_setup_enable()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,1,15,__ERR)
#define wr_pcs_an_setup_enable(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x4000,14,wr_val)
#define rd_pcs_an_num_advertised_lanes()              _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,2,14,__ERR)
#define wr_pcs_an_num_advertised_lanes(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x3000,12,wr_val)
#define rd_pcs_an_cl37_bam_enable()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,4,15,__ERR)
#define wr_pcs_an_cl37_bam_enable(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0800,11,wr_val)
#define rd_pcs_an_cl73_bam_enable()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,5,15,__ERR)
#define wr_pcs_an_cl73_bam_enable(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0400,10,wr_val)
#define rd_pcs_an_cl73_hpam_enable()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,6,15,__ERR)
#define wr_pcs_an_cl73_hpam_enable(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0200,9,wr_val)
#define rd_pcs_an_cl73_enable()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,7,15,__ERR)
#define wr_pcs_an_cl73_enable(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0100,8,wr_val)
#define rd_pcs_an_cl37_sgmii_enable()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,8,15,__ERR)
#define wr_pcs_an_cl37_sgmii_enable(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0080,7,wr_val)
#define rd_pcs_an_cl37_enable()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,9,15,__ERR)
#define wr_pcs_an_cl37_enable(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0040,6,wr_val)
#define rd_pcs_an_cl37_bam_to_sgmii_auto_enable()     _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,10,15,__ERR)
#define wr_pcs_an_cl37_bam_to_sgmii_auto_enable(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0020,5,wr_val)
#define rd_pcs_an_sgmii_to_cl37_auto_enable()         _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,11,15,__ERR)
#define wr_pcs_an_sgmii_to_cl37_auto_enable(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0010,4,wr_val)
#define rd_pcs_an_cl73_bam_to_hpam_auto_enable()      _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,12,15,__ERR)
#define wr_pcs_an_cl73_bam_to_hpam_auto_enable(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0008,3,wr_val)
#define rd_pcs_an_hpam_to_cl73_auto_enable()          _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,13,15,__ERR)
#define wr_pcs_an_hpam_to_cl73_auto_enable(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0004,2,wr_val)
#define rd_pcs_an_cl37_an_restart()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,14,15,__ERR)
#define wr_pcs_an_cl37_an_restart(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0002,1,wr_val)
#define rd_pcs_an_cl73_an_restart()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc480,15,15,__ERR)
#define wr_pcs_an_cl73_an_restart(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc480,0x0001,0,wr_val)
#define rd_pcs_an_sgmii_master_mode()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc481,6,15,__ERR)
#define wr_pcs_an_sgmii_master_mode(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc481,0x0200,9,wr_val)
#define rd_pcs_an_cl37_next_page()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc481,7,15,__ERR)
#define wr_pcs_an_cl37_next_page(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc481,0x0100,8,wr_val)
#define rd_pcs_an_cl37_pause()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc481,8,14,__ERR)
#define wr_pcs_an_cl37_pause(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc481,0x00c0,6,wr_val)
#define rd_pcs_an_cl37_half_duplex()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc481,10,15,__ERR)
#define wr_pcs_an_cl37_half_duplex(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc481,0x0020,5,wr_val)
#define rd_pcs_an_cl37_full_duplex()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc481,11,15,__ERR)
#define wr_pcs_an_cl37_full_duplex(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc481,0x0010,4,wr_val)
#define rd_pcs_an_sgmii_full_duplex()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc481,13,15,__ERR)
#define wr_pcs_an_sgmii_full_duplex(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc481,0x0004,2,wr_val)
#define rd_pcs_an_sgmii_speed()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc481,14,14,__ERR)
#define wr_pcs_an_sgmii_speed(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc481,0x0003,0,wr_val)
#define rd_pcs_an_cl37_bam_code()                     _merlin_mptwo_pmd_rde_field(ma,0xc482,4,7,__ERR)
#define wr_pcs_an_cl37_bam_code(wr_val)               merlin_mptwo_pmd_mwr_reg(ma,0xc482,0x0ff8,3,wr_val)
#define rd_pcs_an_over1g_ability()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc482,13,15,__ERR)
#define wr_pcs_an_over1g_ability(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc482,0x0004,2,wr_val)
#define rd_pcs_an_over1g_page_count()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc482,14,14,__ERR)
#define wr_pcs_an_over1g_page_count(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc482,0x0003,0,wr_val)
#define rd_pcs_an_hg2()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xc483,0,15,__ERR)
#define wr_pcs_an_hg2(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc483,0x8000,15,wr_val)
#define rd_pcs_an_fecover1g_()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc483,1,15,__ERR)
#define wr_pcs_an_fecover1g_(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc483,0x4000,14,wr_val)
#define rd_pcs_an_bam_2p5gbase_x()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc484,15,15,__ERR)
#define wr_pcs_an_bam_2p5gbase_x(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc484,0x0001,0,wr_val)
#define rd_pcs_an_cl73_nonce_match_over()             _merlin_mptwo_pmd_rde_field_byte(ma,0xc485,4,15,__ERR)
#define wr_pcs_an_cl73_nonce_match_over(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc485,0x0800,11,wr_val)
#define rd_pcs_an_cl73_nonce_match_val()              _merlin_mptwo_pmd_rde_field_byte(ma,0xc485,5,15,__ERR)
#define wr_pcs_an_cl73_nonce_match_val(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc485,0x0400,10,wr_val)
#define rd_pcs_an_transmit_nonce()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc485,6,11,__ERR)
#define wr_pcs_an_transmit_nonce(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc485,0x03e0,5,wr_val)
#define rd_pcs_an_base_selector()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc485,11,11,__ERR)
#define wr_pcs_an_base_selector(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc485,0x001f,0,wr_val)
#define rd_pcs_an_cl73_remote_fault()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc486,4,15,__ERR)
#define wr_pcs_an_cl73_remote_fault(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc486,0x0800,11,wr_val)
#define rd_pcs_an_next_page()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc486,5,15,__ERR)
#define wr_pcs_an_next_page(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc486,0x0400,10,wr_val)
#define rd_pcs_an_fec()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xc486,6,14,__ERR)
#define wr_pcs_an_fec(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc486,0x0300,8,wr_val)
#define rd_pcs_an_cl73_pause()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc486,8,14,__ERR)
#define wr_pcs_an_cl73_pause(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc486,0x00c0,6,wr_val)
#define rd_pcs_an_base_1000base_kx()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc486,10,15,__ERR)
#define wr_pcs_an_base_1000base_kx(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc486,0x0020,5,wr_val)
#define rd_pcs_an_base_10gbase_kr()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc486,12,15,__ERR)
#define wr_pcs_an_base_10gbase_kr(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc486,0x0008,3,wr_val)
#define rd_pcs_an_cl73_bam_code()                     _merlin_mptwo_pmd_rde_field(ma,0xc487,5,7,__ERR)
#define wr_pcs_an_cl73_bam_code(wr_val)               merlin_mptwo_pmd_mwr_reg(ma,0xc487,0x07fc,2,wr_val)
#define rd_pcs_an_oui_control()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc488,0,10,__ERR)
#define wr_pcs_an_oui_control(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc488,0xfc00,10,wr_val)
#define rd_pcs_an_fail_count_limit()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc488,6,12,__ERR)
#define wr_pcs_an_fail_count_limit(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc488,0x03c0,6,wr_val)
#define rd_pcs_an_link_fail_timer_qual_en()           _merlin_mptwo_pmd_rde_field_byte(ma,0xc488,10,15,__ERR)
#define wr_pcs_an_link_fail_timer_qual_en(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc488,0x0020,5,wr_val)
#define rd_pcs_an_link_fail_timer_dis()               _merlin_mptwo_pmd_rde_field_byte(ma,0xc488,11,15,__ERR)
#define wr_pcs_an_link_fail_timer_dis(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc488,0x0010,4,wr_val)
#define rd_pcs_an_good_check_trap()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc488,12,15,__ERR)
#define wr_pcs_an_good_check_trap(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc488,0x0008,3,wr_val)
#define rd_pcs_an_good_trap()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc488,13,15,__ERR)
#define wr_pcs_an_good_trap(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc488,0x0004,2,wr_val)
#define rd_pcs_an_pd_kx_en()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xc488,14,15,__ERR)
#define wr_pcs_an_pd_kx_en(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc488,0x0002,1,wr_val)
#define rd_pcs_an_pmd_ln_mode_override()              _merlin_mptwo_pmd_rde_field_byte(ma,0xc489,7,15,__ERR)
#define wr_pcs_an_pmd_ln_mode_override(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc489,0x0100,8,wr_val)
#define rd_pcs_an_pmd_ln_mode()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc489,8,8,__ERR)
#define wr_pcs_an_pmd_ln_mode(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc489,0x00ff,0,wr_val)
#define rd_pcs_an_lp_mp5_up1_page_data()              _merlin_mptwo_pmd_rde_reg(ma,0xc490,__ERR)
#define rd_pcs_an_lp_mp5_up2_page_data()              _merlin_mptwo_pmd_rde_reg(ma,0xc491,__ERR)
#define rd_pcs_an_lp_mp5_up3_page_data()              _merlin_mptwo_pmd_rde_reg(ma,0xc492,__ERR)
#define rd_pcs_an_lp_mp5_up4_page_data()              _merlin_mptwo_pmd_rde_reg(ma,0xc493,__ERR)
#define rd_pcs_an_lp_mp1024_up1_page_data()           _merlin_mptwo_pmd_rde_reg(ma,0xc494,__ERR)
#define rd_pcs_an_lp_mp1024_up2_page_data()           _merlin_mptwo_pmd_rde_reg(ma,0xc495,__ERR)
#define rd_pcs_an_lp_mp1024_up3_page_data()           _merlin_mptwo_pmd_rde_reg(ma,0xc496,__ERR)
#define rd_pcs_an_lp_mp1024_up4_page_data()           _merlin_mptwo_pmd_rde_reg(ma,0xc497,__ERR)
#define rd_pcs_an_lp_base_page1_page_data()           _merlin_mptwo_pmd_rde_reg(ma,0xc498,__ERR)
#define rd_pcs_an_lp_base_page2_page_data()           _merlin_mptwo_pmd_rde_reg(ma,0xc499,__ERR)
#define rd_pcs_an_lp_base_page3_page_data()           _merlin_mptwo_pmd_rde_reg(ma,0xc49a,__ERR)
#define rd_pcs_an_ld_page_2_page_data()               _merlin_mptwo_pmd_rde_reg(ma,0xc4a0,__ERR)
#define wr_pcs_an_ld_page_2_page_data(wr_val)         merlin_mptwo_pmd_wr_reg(ma,0xc4a0,wr_val)
#define rd_pcs_an_ld_page_1_page_data()               _merlin_mptwo_pmd_rde_reg(ma,0xc4a1,__ERR)
#define wr_pcs_an_ld_page_1_page_data(wr_val)         merlin_mptwo_pmd_wr_reg(ma,0xc4a1,wr_val)
#define rd_pcs_an_ld_page_0_page_data()               _merlin_mptwo_pmd_rde_reg(ma,0xc4a2,__ERR)
#define wr_pcs_an_ld_page_0_page_data(wr_val)         merlin_mptwo_pmd_wr_reg(ma,0xc4a2,wr_val)
#define rd_pcs_an_lp_page_2_page_data()               _merlin_mptwo_pmd_rde_reg(ma,0xc4a3,__ERR)
#define rd_pcs_an_lp_page_1_page_data()               _merlin_mptwo_pmd_rde_reg(ma,0xc4a4,__ERR)
#define rd_pcs_an_lp_page_0_page_data()               _merlin_mptwo_pmd_rde_reg(ma,0xc4a5,__ERR)
#define rd_pcs_an_completed_sw()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a6,13,15,__ERR)
#define rd_pcs_an_ld_control_valid()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a6,14,15,__ERR)
#define rd_pcs_an_lp_status_valid()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a6,15,15,__ERR)
#define rd_pcs_an_sw_an()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a7,14,15,__ERR)
#define wr_pcs_an_sw_an(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a7,0x0002,1,wr_val)
#define rd_pcs_an_sw_hcd()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a7,15,15,__ERR)
#define wr_pcs_an_sw_hcd(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a7,0x0001,0,wr_val)
#define rd_pcs_an_st_sgmii_mode()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,0,15,__ERR)
#define wr_pcs_an_st_sgmii_mode(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x8000,15,wr_val)
#define rd_pcs_an_st_hp_mode()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,1,15,__ERR)
#define wr_pcs_an_st_hp_mode(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x4000,14,wr_val)
#define rd_pcs_an_st_rx_sgmii_mismatch()              _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,2,15,__ERR)
#define wr_pcs_an_st_rx_sgmii_mismatch(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x2000,13,wr_val)
#define rd_pcs_an_st_rx_bp()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,3,15,__ERR)
#define wr_pcs_an_st_rx_bp(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x1000,12,wr_val)
#define rd_pcs_an_st_rx_np()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,4,15,__ERR)
#define wr_pcs_an_st_rx_np(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0800,11,wr_val)
#define rd_pcs_an_st_rx_mp_null()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,5,15,__ERR)
#define wr_pcs_an_st_rx_mp_null(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0400,10,wr_val)
#define rd_pcs_an_st_rx_mp_oui()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,6,15,__ERR)
#define wr_pcs_an_st_rx_mp_oui(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0200,9,wr_val)
#define rd_pcs_an_st_rx_mp_over1g()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,7,15,__ERR)
#define wr_pcs_an_st_rx_mp_over1g(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0100,8,wr_val)
#define rd_pcs_an_st_rx_mp_mismatch()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,8,15,__ERR)
#define wr_pcs_an_st_rx_mp_mismatch(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0080,7,wr_val)
#define rd_pcs_an_st_rx_up_3()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,9,15,__ERR)
#define wr_pcs_an_st_rx_up_3(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0040,6,wr_val)
#define rd_pcs_an_st_rx_up_oui_mismatch()             _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,10,15,__ERR)
#define wr_pcs_an_st_rx_up_oui_mismatch(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0020,5,wr_val)
#define rd_pcs_an_st_rx_up_oui_match()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,11,15,__ERR)
#define wr_pcs_an_st_rx_up_oui_match(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0010,4,wr_val)
#define rd_pcs_an_st_rx_invalid_seq()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,12,15,__ERR)
#define wr_pcs_an_st_rx_invalid_seq(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0008,3,wr_val)
#define rd_pcs_an_st_rx_np_toggle_err()               _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,13,15,__ERR)
#define wr_pcs_an_st_rx_np_toggle_err(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0004,2,wr_val)
#define rd_pcs_an_st_cl37_complete()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,14,15,__ERR)
#define wr_pcs_an_st_cl37_complete(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0002,1,wr_val)
#define rd_pcs_an_st_cl73_complete()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a8,15,15,__ERR)
#define wr_pcs_an_st_cl73_complete(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a8,0x0001,0,wr_val)
#define rd_pcs_an_st_next_page_wait()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,2,15,__ERR)
#define wr_pcs_an_st_next_page_wait(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x2000,13,wr_val)
#define rd_pcs_an_st_link_ok()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,3,15,__ERR)
#define wr_pcs_an_st_link_ok(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x1000,12,wr_val)
#define rd_pcs_an_st_an_good_check()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,4,15,__ERR)
#define wr_pcs_an_st_an_good_check(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0800,11,wr_val)
#define rd_pcs_an_st_restart()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,5,15,__ERR)
#define wr_pcs_an_st_restart(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0400,10,wr_val)
#define rd_pcs_an_st_config_nonzero()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,6,15,__ERR)
#define wr_pcs_an_st_config_nonzero(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0200,9,wr_val)
#define rd_pcs_an_st_consistency_mismatch()           _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,7,15,__ERR)
#define wr_pcs_an_st_consistency_mismatch(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0100,8,wr_val)
#define rd_pcs_an_st_complete_ack()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,8,15,__ERR)
#define wr_pcs_an_st_complete_ack(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0080,7,wr_val)
#define rd_pcs_an_st_ack_detect()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,9,15,__ERR)
#define wr_pcs_an_st_ack_detect(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0040,6,wr_val)
#define rd_pcs_an_st_ability_detect()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,10,15,__ERR)
#define wr_pcs_an_st_ability_detect(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0020,5,wr_val)
#define rd_pcs_an_st_an_enable()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,11,15,__ERR)
#define wr_pcs_an_st_an_enable(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0010,4,wr_val)
#define rd_pcs_an_st_error_state()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,12,15,__ERR)
#define wr_pcs_an_st_error_state(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0008,3,wr_val)
#define rd_pcs_an_st_disable_link()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,13,15,__ERR)
#define wr_pcs_an_st_disable_link(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0004,2,wr_val)
#define rd_pcs_an_st_idle_detect()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,14,15,__ERR)
#define wr_pcs_an_st_idle_detect(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0002,1,wr_val)
#define rd_pcs_an_st_config_restart()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc4a9,15,15,__ERR)
#define wr_pcs_an_st_config_restart(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4a9,0x0001,0,wr_val)
#define rd_pcs_an_rx_st_pulse_too_moderate()          _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,3,15,__ERR)
#define wr_pcs_an_rx_st_pulse_too_moderate(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x1000,12,wr_val)
#define rd_pcs_an_rx_st_pulse_too_short()             _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,4,15,__ERR)
#define wr_pcs_an_rx_st_pulse_too_short(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0800,11,wr_val)
#define rd_pcs_an_rx_st_pulse_too_long()              _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,5,15,__ERR)
#define wr_pcs_an_rx_st_pulse_too_long(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0400,10,wr_val)
#define rd_pcs_an_rx_st_page_too_short()              _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,6,15,__ERR)
#define wr_pcs_an_rx_st_page_too_short(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0200,9,wr_val)
#define rd_pcs_an_rx_st_page_too_long()               _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,7,15,__ERR)
#define wr_pcs_an_rx_st_page_too_long(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0100,8,wr_val)
#define rd_pcs_an_rx_st_clk_trans_miss()              _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,8,15,__ERR)
#define wr_pcs_an_rx_st_clk_trans_miss(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0080,7,wr_val)
#define rd_pcs_an_rx_st_mv_pair()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,9,15,__ERR)
#define wr_pcs_an_rx_st_mv_pair(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0040,6,wr_val)
#define rd_pcs_an_rx_st_page()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,10,15,__ERR)
#define wr_pcs_an_rx_st_page(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0020,5,wr_val)
#define rd_pcs_an_rx_st_rudi_idle()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,11,15,__ERR)
#define wr_pcs_an_rx_st_rudi_idle(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0010,4,wr_val)
#define rd_pcs_an_rx_st_rudi_config()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,12,15,__ERR)
#define wr_pcs_an_rx_st_rudi_config(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0008,3,wr_val)
#define rd_pcs_an_rx_st_rudi_invalid()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,13,15,__ERR)
#define wr_pcs_an_rx_st_rudi_invalid(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0004,2,wr_val)
#define rd_pcs_an_rx_st_state()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc4aa,14,14,__ERR)
#define wr_pcs_an_rx_st_state(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc4aa,0x0003,0,wr_val)
#define rd_pcs_an_st_resolution_err()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ab,2,15,__ERR)
#define rd_pcs_an_hcd_duplex()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ab,3,15,__ERR)
#define rd_pcs_an_hcd_pause()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ab,4,14,__ERR)
#define rd_pcs_an_hcd_speed()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ab,6,10,__ERR)
#define rd_pcs_an_hcd_fec()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ab,12,15,__ERR)
#define rd_pcs_an_hcd_cl72()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ab,13,15,__ERR)
#define rd_pcs_an_hcd_higig2()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ab,14,15,__ERR)
#define rd_pcs_an_hcd_switch_to_cl37()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ab,15,15,__ERR)
#define rd_pcs_an_complete()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ac,0,15,__ERR)
#define rd_pcs_an_retry_count()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ac,1,10,__ERR)
#define rd_pcs_an_remote_fault_in_base_page()         _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ac,7,15,__ERR)
#define rd_pcs_an_pd_completed()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ac,8,15,__ERR)
#define rd_pcs_an_active()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ac,9,15,__ERR)
#define rd_pcs_an_fail_count()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ac,10,12,__ERR)
#define rd_pcs_an_pd_in_progress()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ac,14,15,__ERR)
#define rd_pcs_an_pd_hcd_kx4_or_kx()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc4ac,15,15,__ERR)
#define rd_pcs_an_tla_ln_sequencer_fsm_status()       _merlin_mptwo_pmd_rde_field(ma,0xc4ad,5,5,__ERR)
#define wr_pcs_an_tla_ln_sequencer_fsm_status(wr_val)  merlin_mptwo_pmd_mwr_reg(ma,0xc4ad,0x07ff,0,wr_val)
#define rd_pcs_an_seq_unexpected_page()               _merlin_mptwo_pmd_rde_reg(ma,0xc4ae,__ERR)
#define rd_osr_mode_frc()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd080,0,15,__ERR)
#define wr_osr_mode_frc(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd080,0x8000,15,wr_val)
#define rd_osr_mode_frc_val()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd080,12,12,__ERR)
#define wr_osr_mode_frc_val(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd080,0x000f,0,wr_val)
#define rd_pmd_rx_clk_vld_frc_val()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,0,15,__ERR)
#define wr_pmd_rx_clk_vld_frc_val(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x8000,15,wr_val)
#define rd_pmd_rx_clk_vld_frc()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,1,15,__ERR)
#define wr_pmd_rx_clk_vld_frc(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x4000,14,wr_val)
#define rd_pmd_tx_clk_vld_frc_val()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,2,15,__ERR)
#define wr_pmd_tx_clk_vld_frc_val(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x2000,13,wr_val)
#define rd_pmd_tx_clk_vld_frc()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,3,15,__ERR)
#define wr_pmd_tx_clk_vld_frc(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x1000,12,wr_val)
#define rd_ln_tx_s_pwrdn()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,4,15,__ERR)
#define wr_ln_tx_s_pwrdn(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0800,11,wr_val)
#define rd_ln_tx_s_comclk_frc_on()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,5,15,__ERR)
#define wr_ln_tx_s_comclk_frc_on(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0400,10,wr_val)
#define rd_ln_tx_s_comclk_sel()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,6,15,__ERR)
#define wr_ln_tx_s_comclk_sel(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0200,9,wr_val)
#define rd_ln_tx_s_clkgate_frc()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,7,15,__ERR)
#define wr_ln_tx_s_clkgate_frc(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0100,8,wr_val)
#define rd_ln_tx_s_clkgate_frc_val()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,8,15,__ERR)
#define wr_ln_tx_s_clkgate_frc_val(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0080,7,wr_val)
#define rd_ln_rx_s_pwrdn()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,9,15,__ERR)
#define wr_ln_rx_s_pwrdn(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0040,6,wr_val)
#define rd_ln_rx_s_comclk_frc_on()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,10,15,__ERR)
#define wr_ln_rx_s_comclk_frc_on(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0020,5,wr_val)
#define rd_ln_rx_s_comclk_sel()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,11,15,__ERR)
#define wr_ln_rx_s_comclk_sel(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0010,4,wr_val)
#define rd_ln_rx_s_clkgate_frc()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,12,15,__ERR)
#define wr_ln_rx_s_clkgate_frc(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0008,3,wr_val)
#define rd_ln_rx_s_clkgate_frc_val()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,13,15,__ERR)
#define wr_ln_rx_s_clkgate_frc_val(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0004,2,wr_val)
#define rd_ln_dp_s_rstb()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,14,15,__ERR)
#define wr_ln_dp_s_rstb(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0002,1,wr_val)
#define rd_ln_s_rstb()                                _merlin_mptwo_pmd_rde_field_byte(ma,0xd081,15,15,__ERR)
#define wr_ln_s_rstb(wr_val)                          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd081,0x0001,0,wr_val)
#define rd_ln_tx_dp_s_rstb()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd084,6,15,__ERR)
#define wr_ln_tx_dp_s_rstb(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd084,0x0200,9,wr_val)
#define rd_ln_tx_s_rstb()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd084,7,15,__ERR)
#define wr_ln_tx_s_rstb(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd084,0x0100,8,wr_val)
#define rd_sigdet_dp_rstb_en()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd084,13,15,__ERR)
#define wr_sigdet_dp_rstb_en(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd084,0x0004,2,wr_val)
#define rd_ln_rx_dp_s_rstb()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd084,14,15,__ERR)
#define wr_ln_rx_dp_s_rstb(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd084,0x0002,1,wr_val)
#define rd_ln_rx_s_rstb()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd084,15,15,__ERR)
#define wr_ln_rx_s_rstb(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd084,0x0001,0,wr_val)
#define rd_afe_txclk_reset_frc_val()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,5,15,__ERR)
#define wr_afe_txclk_reset_frc_val(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0400,10,wr_val)
#define rd_afe_txclk_reset_frc()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,6,15,__ERR)
#define wr_afe_txclk_reset_frc(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0200,9,wr_val)
#define rd_afe_sigdet_pwrdn()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,7,15,__ERR)
#define wr_afe_sigdet_pwrdn(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0100,8,wr_val)
#define rd_afe_tx_reset_frc_val()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,8,15,__ERR)
#define wr_afe_tx_reset_frc_val(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0080,7,wr_val)
#define rd_afe_tx_reset_frc()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,9,15,__ERR)
#define wr_afe_tx_reset_frc(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0040,6,wr_val)
#define rd_afe_tx_pwrdn_frc_val()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,10,15,__ERR)
#define wr_afe_tx_pwrdn_frc_val(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0020,5,wr_val)
#define rd_afe_tx_pwrdn_frc()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,11,15,__ERR)
#define wr_afe_tx_pwrdn_frc(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0010,4,wr_val)
#define rd_afe_rx_reset_frc_val()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,12,15,__ERR)
#define wr_afe_rx_reset_frc_val(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0008,3,wr_val)
#define rd_afe_rx_reset_frc()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,13,15,__ERR)
#define wr_afe_rx_reset_frc(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0004,2,wr_val)
#define rd_afe_rx_pwrdn_frc_val()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,14,15,__ERR)
#define wr_afe_rx_pwrdn_frc_val(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0002,1,wr_val)
#define rd_afe_rx_pwrdn_frc()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd082,15,15,__ERR)
#define wr_afe_rx_pwrdn_frc(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd082,0x0001,0,wr_val)
#define rd_pmd_ln_tx_h_pwrdn_pkill()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd083,12,15,__ERR)
#define wr_pmd_ln_tx_h_pwrdn_pkill(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd083,0x0008,3,wr_val)
#define rd_pmd_ln_rx_h_pwrdn_pkill()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd083,13,15,__ERR)
#define wr_pmd_ln_rx_h_pwrdn_pkill(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd083,0x0004,2,wr_val)
#define rd_pmd_ln_dp_h_rstb_pkill()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd083,14,15,__ERR)
#define wr_pmd_ln_dp_h_rstb_pkill(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd083,0x0002,1,wr_val)
#define rd_pmd_ln_h_rstb_pkill()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd083,15,15,__ERR)
#define wr_pmd_ln_h_rstb_pkill(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd083,0x0001,0,wr_val)
#define rd_pmd_lane_mode()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd088,8,8,__ERR)
#define rd_uc_ack_lane_dp_reset()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd085,14,15,__ERR)
#define wr_uc_ack_lane_dp_reset(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd085,0x0002,1,wr_val)
#define rd_uc_ack_lane_cfg_done()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd085,15,15,__ERR)
#define wr_uc_ack_lane_cfg_done(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd085,0x0001,0,wr_val)
#define rd_lane_dp_reset_state()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd089,13,13,__ERR)
#define rd_lane_reg_reset_occurred()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd086,15,15,__ERR)
#define wr_lane_reg_reset_occurred(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd086,0x0001,0,wr_val)
#define rd_lane_multicast_mask_control()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd08a,15,15,__ERR)
#define wr_lane_multicast_mask_control(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd08a,0x0001,0,wr_val)
#define rd_osr_mode()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd08b,12,12,__ERR)
#define rd_osr_mode_pin()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd08c,12,12,__ERR)
#define rd_tx_pi_loop_filter_stable()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd08d,15,15,__ERR)
#define wr_tx_pi_loop_filter_stable(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd08d,0x0001,0,wr_val)
#define rd_afe_txclk_reset()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd087,5,15,__ERR)
#define rd_afe_tx_reset()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd087,6,15,__ERR)
#define rd_afe_tx_pwrdn()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd087,7,15,__ERR)
#define rd_afe_rx_reset()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd087,14,15,__ERR)
#define rd_afe_rx_pwrdn()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd087,15,15,__ERR)
#define rd_cl72_ieee_lp_status_report()               _merlin_mptwo_pmd_rde_reg(ma,0x0099,__ERR)
#define rd_cl72_ieee_training_enable()                _merlin_mptwo_pmd_rde_field_byte(ma,0x0096,14,15,__ERR)
#define wr_cl72_ieee_training_enable(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0096,0x0002,1,wr_val)
#define rd_cl72_ieee_restart_training()               _merlin_mptwo_pmd_rde_field_byte(ma,0x0096,15,15,__ERR)
#define wr_cl72_ieee_restart_training(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0096,0x0001,0,wr_val)
#define rd_cl72_ieee_training_failure()               _merlin_mptwo_pmd_rde_field_byte(ma,0x0097,12,15,__ERR)
#define rd_cl72_ieee_training_status()                _merlin_mptwo_pmd_rde_field_byte(ma,0x0097,13,15,__ERR)
#define rd_cl72_ieee_frame_lock()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x0097,14,15,__ERR)
#define rd_cl72_ieee_receiver_status()                _merlin_mptwo_pmd_rde_field_byte(ma,0x0097,15,15,__ERR)
#define rd_cl72_ieee_lp_coeff_update()                _merlin_mptwo_pmd_rde_reg(ma,0x0098,__ERR)
#define rd_cl72_ieee_ld_coeff_update()                _merlin_mptwo_pmd_rde_reg(ma,0x009a,__ERR)
#define rd_cl72_ieee_ld_status_report()               _merlin_mptwo_pmd_rde_reg(ma,0x009b,__ERR)
#define rd_cl72_rcvd_status_page()                    _merlin_mptwo_pmd_rde_reg(ma,0xd050,__ERR)
#define rd_cl72_rx_dp_ln_clk_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd051,13,15,__ERR)
#define wr_cl72_rx_dp_ln_clk_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd051,0x0004,2,wr_val)
#define rd_cl72_tr_coarse_lock()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd051,14,15,__ERR)
#define wr_cl72_tr_coarse_lock(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd051,0x0002,1,wr_val)
#define rd_cl72_ppm_offset_en()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd052,1,15,__ERR)
#define wr_cl72_ppm_offset_en(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd052,0x4000,14,wr_val)
#define rd_cl72_strict_marker_chk()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd052,2,15,__ERR)
#define wr_cl72_strict_marker_chk(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd052,0x2000,13,wr_val)
#define rd_cl72_strict_dme_chk()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd052,3,15,__ERR)
#define wr_cl72_strict_dme_chk(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd052,0x1000,12,wr_val)
#define rd_cl72_ctrl_frame_dly()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd052,4,12,__ERR)
#define wr_cl72_ctrl_frame_dly(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd052,0x0f00,8,wr_val)
#define rd_cl72_dme_cell_boundary_chk()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd052,8,15,__ERR)
#define wr_cl72_dme_cell_boundary_chk(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd052,0x0080,7,wr_val)
#define rd_cl72_bad_marker_cnt()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd052,11,13,__ERR)
#define wr_cl72_bad_marker_cnt(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd052,0x001c,2,wr_val)
#define rd_cl72_good_marker_cnt()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd052,14,14,__ERR)
#define wr_cl72_good_marker_cnt(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd052,0x0003,0,wr_val)
#define rd_cl72_lp_control_page()                     _merlin_mptwo_pmd_rde_reg(ma,0xd053,__ERR)
#define rd_cl72_signal_detect()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd054,15,15,__ERR)
#define rd_cl72_xmt_update_page()                     _merlin_mptwo_pmd_rde_reg(ma,0xd060,__ERR)
#define wr_cl72_xmt_update_page(wr_val)               merlin_mptwo_pmd_wr_reg(ma,0xd060,wr_val)
#define rd_cl72_double_cmd_en()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd068,3,15,__ERR)
#define wr_cl72_double_cmd_en(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd068,0x1000,12,wr_val)
#define rd_cl72_dis_lp_coeff_updates_to_ld()          _merlin_mptwo_pmd_rde_field_byte(ma,0xd068,4,15,__ERR)
#define wr_cl72_dis_lp_coeff_updates_to_ld(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd068,0x0800,11,wr_val)
#define rd_cl72_ld_xmt_status_override()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd068,5,15,__ERR)
#define wr_cl72_ld_xmt_status_override(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd068,0x0400,10,wr_val)
#define rd_cl72_ld_xmt_status_load()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd068,6,15,__ERR)
#define wr_cl72_ld_xmt_status_load(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd068,0x0200,9,wr_val)
#define rd_cl72_v2_constraint_dis()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd068,7,15,__ERR)
#define wr_cl72_v2_constraint_dis(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd068,0x0100,8,wr_val)
#define rd_cl72_tap_v2_val()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd068,9,11,__ERR)
#define wr_cl72_tap_v2_val(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd068,0x007c,2,wr_val)
#define rd_cl72_inc_dec_val_sel()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd068,14,14,__ERR)
#define wr_cl72_inc_dec_val_sel(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd068,0x0003,0,wr_val)
#define rd_cl72_tx_dp_ln_clk_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd061,13,15,__ERR)
#define wr_cl72_tx_dp_ln_clk_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd061,0x0004,2,wr_val)
#define rd_cl72_signal_det_force()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd061,14,15,__ERR)
#define wr_cl72_signal_det_force(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd061,0x0002,1,wr_val)
#define rd_cl72_rx_trained()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd061,15,15,__ERR)
#define wr_cl72_rx_trained(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd061,0x0001,0,wr_val)
#define rd_cl72_frame_lock_rdy_for_cmd_en()           _merlin_mptwo_pmd_rde_field_byte(ma,0xd062,14,15,__ERR)
#define wr_cl72_frame_lock_rdy_for_cmd_en(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd062,0x0002,1,wr_val)
#define rd_cl72_brk_ring_osc()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd062,15,15,__ERR)
#define wr_cl72_brk_ring_osc(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd062,0x0001,0,wr_val)
#define rd_cl72_dis_max_wait_timer()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd063,15,15,__ERR)
#define wr_cl72_dis_max_wait_timer(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd063,0x0001,0,wr_val)
#define rd_cl72_ld_status_page()                      _merlin_mptwo_pmd_rde_reg(ma,0xd064,__ERR)
#define rd_cl72_ready_for_cmd()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd065,15,15,__ERR)
#define rd_cl72_tx_fir_tap_post_kr_init_val()         _merlin_mptwo_pmd_rde_field_byte(ma,0xd066,6,11,__ERR)
#define wr_cl72_tx_fir_tap_post_kr_init_val(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd066,0x03e0,5,wr_val)
#define rd_cl72_tx_fir_tap_pre_kr_init_val()          _merlin_mptwo_pmd_rde_field_byte(ma,0xd066,12,12,__ERR)
#define wr_cl72_tx_fir_tap_pre_kr_init_val(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd066,0x000f,0,wr_val)
#define rd_cl72_tx_fir_tap_main_kr_init_val()         _merlin_mptwo_pmd_rde_field_byte(ma,0xd067,10,10,__ERR)
#define wr_cl72_tx_fir_tap_main_kr_init_val(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd067,0x003f,0,wr_val)
#define rd_cl72_overide_ld_status_page()              _merlin_mptwo_pmd_rde_reg(ma,0xd069,__ERR)
#define wr_cl72_overide_ld_status_page(wr_val)        merlin_mptwo_pmd_wr_reg(ma,0xd069,wr_val)
#define rd_cl72_frame_lock_lh()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd06a,4,15,__ERR)
#define rd_cl72_ld_coeff_cmd_hist()                   _merlin_mptwo_pmd_rde_field(ma,0xd06a,5,5,__ERR)
#define rdc_revid_rev_letter()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f0,0,14,__ERR)
#define rdc_revid_rev_number()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f0,2,13,__ERR)
#define rdc_revid_bonding()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f0,5,14,__ERR)
#define rdc_revid_process()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f0,7,13,__ERR)
#define rdc_revid_model()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f0,10,10,__ERR)
#define rdc_revid_multiplicity()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0fa,0,12,__ERR)
#define rdc_revid_mdio()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0fa,10,15,__ERR)
#define rdc_revid_micro()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0fa,11,15,__ERR)
#define rdc_revid_cl72()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0fa,12,15,__ERR)
#define rdc_revid_pir()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0fa,13,15,__ERR)
#define rdc_revid_llp()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0fa,14,15,__ERR)
#define rdc_revid_eee()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0fa,15,15,__ERR)
#define rdc_revid2()                                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0fe,12,12,__ERR)
#define rdc_pmd_s_rstb()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f1,15,15,__ERR)
#define wrc_pmd_s_rstb(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f1,0x0001,0,wr_val)
#define rdc_pmd_vcoclk16_vld_frc_val()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,5,15,__ERR)
#define wrc_pmd_vcoclk16_vld_frc_val(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0400,10,wr_val)
#define rdc_pmd_vcoclk16_vld_frc()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,6,15,__ERR)
#define wrc_pmd_vcoclk16_vld_frc(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0200,9,wr_val)
#define rdc_vcoclk16_s_comclk_frc()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,7,15,__ERR)
#define wrc_vcoclk16_s_comclk_frc(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0100,8,wr_val)
#define rdc_vcoclk16_s_comclk_sel()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,8,15,__ERR)
#define wrc_vcoclk16_s_comclk_sel(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0080,7,wr_val)
#define rdc_uc_active()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,9,15,__ERR)
#define wrc_uc_active(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0040,6,wr_val)
#define rdc_pmd_mdio_trans_pkill()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,10,15,__ERR)
#define wrc_pmd_mdio_trans_pkill(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0020,5,wr_val)
#define rdc_sup_rst_seq_frc()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,11,15,__ERR)
#define wrc_sup_rst_seq_frc(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0010,4,wr_val)
#define rdc_sup_rst_seq_frc_val()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,12,15,__ERR)
#define wrc_sup_rst_seq_frc_val(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0008,3,wr_val)
#define rdc_afe_s_pll_pwrdn()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,13,15,__ERR)
#define wrc_afe_s_pll_pwrdn(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0004,2,wr_val)
#define rdc_pmd_core_dp_h_rstb_pkill()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,14,15,__ERR)
#define wrc_pmd_core_dp_h_rstb_pkill(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0002,1,wr_val)
#define rdc_core_dp_s_rstb()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f2,15,15,__ERR)
#define wrc_core_dp_s_rstb(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f2,0x0001,0,wr_val)
#define rdc_disable_ack_timeout()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f3,0,15,__ERR)
#define wrc_disable_ack_timeout(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f3,0x8000,15,wr_val)
#define rdc_core_multicast_mask_control()             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f3,14,14,__ERR)
#define wrc_core_multicast_mask_control(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f3,0x0003,0,wr_val)
#define rdc_heartbeat_count_1us()                     _merlin_mptwo_pmd_rde_field(ma,0xd0f4,6,6,__ERR)
#define wrc_heartbeat_count_1us(wr_val)               merlin_mptwo_pmd_mwr_reg(ma,0xd0f4,0x03ff,0,wr_val)
#define rdc_uc_ack_core_dp_reset()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f5,14,15,__ERR)
#define wrc_uc_ack_core_dp_reset(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f5,0x0002,1,wr_val)
#define rdc_uc_ack_core_cfg_done()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f5,15,15,__ERR)
#define wrc_uc_ack_core_cfg_done(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f5,0x0001,0,wr_val)
#define rdc_lane_reset_released()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f8,1,15,__ERR)
#define rdc_lane_reset_released_index()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f8,3,11,__ERR)
#define rdc_core_dp_reset_state()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f8,13,13,__ERR)
#define rdc_core_reg_reset_occurred()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f6,15,15,__ERR)
#define wrc_core_reg_reset_occurred(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f6,0x0001,0,wr_val)
#define rdc_rst_seq_dis_flt_mode()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f7,0,14,__ERR)
#define wrc_rst_seq_dis_flt_mode(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f7,0xc000,14,wr_val)
#define rdc_pwrdn_seq_timer()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f7,4,13,__ERR)
#define wrc_pwrdn_seq_timer(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f7,0x0e00,9,wr_val)
#define rdc_rst_seq_timer_en_clkgate()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f7,7,15,__ERR)
#define wrc_rst_seq_timer_en_clkgate(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f7,0x0100,8,wr_val)
#define rdc_rst_seq_timer()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f7,12,12,__ERR)
#define wrc_rst_seq_timer(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0f7,0x000f,0,wr_val)
#define rdc_pmd_core_mode()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0f9,8,8,__ERR)
#define rd_pcs_dig_disable_extend_fdx_only()          _merlin_mptwo_pmd_rde_field_byte(ma,0xc301,0,15,__ERR)
#define wr_pcs_dig_disable_extend_fdx_only(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc301,0x8000,15,wr_val)
#define rd_pcs_dig_clear_ber_counter()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc301,1,15,__ERR)
#define wr_pcs_dig_clear_ber_counter(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc301,0x4000,14,wr_val)
#define rd_pcs_dig_disable_trrr_generation()          _merlin_mptwo_pmd_rde_field_byte(ma,0xc301,7,15,__ERR)
#define wr_pcs_dig_disable_trrr_generation(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc301,0x0100,8,wr_val)
#define rd_pcs_dig_disable_carrier_extend()           _merlin_mptwo_pmd_rde_field_byte(ma,0xc301,8,15,__ERR)
#define wr_pcs_dig_disable_carrier_extend(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc301,0x0080,7,wr_val)
#define rd_pcs_dig_disable_remote_fault_reporting()   _merlin_mptwo_pmd_rde_field_byte(ma,0xc301,11,15,__ERR)
#define wr_pcs_dig_disable_remote_fault_reporting(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc301,0x0010,4,wr_val)
#define rd_pcs_dig_enable_autoneg_err_timer()         _merlin_mptwo_pmd_rde_field_byte(ma,0xc301,12,15,__ERR)
#define wr_pcs_dig_enable_autoneg_err_timer(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc301,0x0008,3,wr_val)
#define rd_pcs_dig_filter_force_link()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc301,13,15,__ERR)
#define wr_pcs_dig_filter_force_link(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc301,0x0004,2,wr_val)
#define rd_pcs_dig_tx_err_detected()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc304,4,15,__ERR)
#define rd_pcs_dig_rx_err_detected()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc304,5,15,__ERR)
#define rd_pcs_dig_link_status_change()               _merlin_mptwo_pmd_rde_field_byte(ma,0xc304,8,15,__ERR)
#define rd_pcs_dig_spare()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xc30a,8,8,__ERR)
#define wr_pcs_dig_spare(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30a,0x00ff,0,wr_val)
#define rd_pcs_dig_force_ieee_speed_sel_en()          _merlin_mptwo_pmd_rde_field_byte(ma,0xc30b,0,15,__ERR)
#define wr_pcs_dig_force_ieee_speed_sel_en(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30b,0x8000,15,wr_val)
#define rd_pcs_dig_force_ieee_cl22_speed_sel_en()     _merlin_mptwo_pmd_rde_field_byte(ma,0xc30b,1,15,__ERR)
#define wr_pcs_dig_force_ieee_cl22_speed_sel_en(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30b,0x4000,14,wr_val)
#define rd_pcs_dig_use_ieee_reg_ctrl_sel()            _merlin_mptwo_pmd_rde_field_byte(ma,0xc30b,2,14,__ERR)
#define wr_pcs_dig_use_ieee_reg_ctrl_sel(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30b,0x3000,12,wr_val)
#define rd_pcs_dig_credit_sw_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc30b,4,15,__ERR)
#define wr_pcs_dig_credit_sw_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30b,0x0800,11,wr_val)
#define rd_pcs_dig_replication_cnt()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc30b,5,15,__ERR)
#define wr_pcs_dig_replication_cnt(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30b,0x0400,10,wr_val)
#define rd_pcs_dig_sgmii_spd_switch()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc30b,6,15,__ERR)
#define wr_pcs_dig_sgmii_spd_switch(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30b,0x0200,9,wr_val)
#define rd_pcs_dig_pcs_creditenable()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc30b,7,15,__ERR)
#define wr_pcs_dig_pcs_creditenable(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30b,0x0100,8,wr_val)
#define rd_pcs_dig_mac_creditenable()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc30b,8,15,__ERR)
#define wr_pcs_dig_mac_creditenable(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30b,0x0080,7,wr_val)
#define rd_pcs_dig_sw_actual_speed_force_en()         _merlin_mptwo_pmd_rde_field_byte(ma,0xc30b,9,15,__ERR)
#define wr_pcs_dig_sw_actual_speed_force_en(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30b,0x0040,6,wr_val)
#define rd_pcs_dig_sw_actual_speed()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc30b,10,10,__ERR)
#define wr_pcs_dig_sw_actual_speed(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30b,0x003f,0,wr_val)
#define rd_pcs_dig_idle_error_count_en()              _merlin_mptwo_pmd_rde_field_byte(ma,0xc30c,5,15,__ERR)
#define wr_pcs_dig_idle_error_count_en(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc30c,0x0400,10,wr_val)
#define rd_cdr_integ_reg()                            _merlin_mptwo_pmd_rde_field_signed(ma,0xd005,0,0,__ERR)
#define rd_cdr_lm_outoflock()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd006,7,15,__ERR)
#define rd_cdr_phase_err()                            _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd006,11,11,__ERR)
#define rd_cnt_bin_p1_dreg()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd007,1,9,__ERR)
#define rd_cnt_bin_d_dreg()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd007,9,9,__ERR)
#define rd_cnt_bin_m1_preg()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd008,1,9,__ERR)
#define rd_cnt_bin_p1_preg()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd008,9,9,__ERR)
#define rd_cnt_bin_d_mreg()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd009,1,9,__ERR)
#define rd_cnt_bin_m1_mreg()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd009,9,9,__ERR)
#define rd_cnt_d_minus_p1()                           _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd00a,0,8,__ERR)
#define rd_cnt_d_minus_m1()                           _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd00a,8,8,__ERR)
#define rd_cdr_lm_thr_sel()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd001,5,13,__ERR)
#define wr_cdr_lm_thr_sel(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd001,0x0700,8,wr_val)
#define rd_cdr_freq_override_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd001,8,15,__ERR)
#define wr_cdr_freq_override_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd001,0x0080,7,wr_val)
#define rd_cdr_integ_sat_sel()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd001,9,15,__ERR)
#define wr_cdr_integ_sat_sel(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd001,0x0040,6,wr_val)
#define rd_cdr_phase_err_frz()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd001,10,15,__ERR)
#define wr_cdr_phase_err_frz(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd001,0x0020,5,wr_val)
#define rd_cdr_integ_reg_clr()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd001,11,15,__ERR)
#define wr_cdr_integ_reg_clr(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd001,0x0010,4,wr_val)
#define rd_cdr_freq_en()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd001,13,15,__ERR)
#define wr_cdr_freq_en(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd001,0x0004,2,wr_val)
#define rd_br_pd_en()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd001,14,15,__ERR)
#define wr_br_pd_en(wr_val)                           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd001,0x0002,1,wr_val)
#define rd_cdr_phase_sat_ctrl()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd001,15,15,__ERR)
#define wr_cdr_phase_sat_ctrl(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd001,0x0001,0,wr_val)
#define rd_cdr_freq_override_val()                    _merlin_mptwo_pmd_rde_field_signed(ma,0xd002,0,1,__ERR)
#define wr_cdr_freq_override_val(wr_val)              merlin_mptwo_pmd_mwr_reg(ma,0xd002,0xfffe,1,wr_val)
#define rd_dfe_vga_unfreeze()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd002,15,15,__ERR)
#define wr_dfe_vga_unfreeze(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd002,0x0001,0,wr_val)
#define rd_toggle_6p4cyc_mode()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd003,1,15,__ERR)
#define wr_toggle_6p4cyc_mode(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd003,0x4000,14,wr_val)
#define rd_m10g_f25g_slow_toggle_mode()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd003,0,15,__ERR)
#define wr_m10g_f25g_slow_toggle_mode(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd003,0x8000,15,wr_val)
#define rd_rx_pi_transfer_mode_frc()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd003,3,15,__ERR)
#define wr_rx_pi_transfer_mode_frc(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd003,0x1000,12,wr_val)
#define rd_rx_pi_transfer_mode_frc_val()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd003,4,14,__ERR)
#define wr_rx_pi_transfer_mode_frc_val(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd003,0x0c00,10,wr_val)
#define rd_osx2p_pherr_gain()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd003,6,14,__ERR)
#define wr_osx2p_pherr_gain(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd003,0x0300,8,wr_val)
#define rd_pattern_sel()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd003,8,12,__ERR)
#define wr_pattern_sel(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd003,0x00f0,4,wr_val)
#define rd_cdr_peak_polarity()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd003,14,15,__ERR)
#define wr_cdr_peak_polarity(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd003,0x0002,1,wr_val)
#define rd_cdr_zero_polarity()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd003,15,15,__ERR)
#define wr_cdr_zero_polarity(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd003,0x0001,0,wr_val)
#define rd_edge_count_refless_en()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd00b,0,15,__ERR)
#define wr_edge_count_refless_en(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd00b,0x8000,15,wr_val)
#define rd_send_lms_to_pcs()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd00b,1,15,__ERR)
#define wr_send_lms_to_pcs(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd00b,0x4000,14,wr_val)
#define rd_rx_pi_manual_reset()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd004,0,15,__ERR)
#define wr_rx_pi_manual_reset(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd004,0x8000,15,wr_val)
#define rd_rx_pi_manual_strobe()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd004,3,15,__ERR)
#define wr_rx_pi_manual_strobe(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd004,0x1000,12,wr_val)
#define rd_rx_pi_manual_mode()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd004,4,15,__ERR)
#define wr_rx_pi_manual_mode(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd004,0x0800,11,wr_val)
#define rd_rx_pi_phase_step_dir()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd004,5,15,__ERR)
#define wr_rx_pi_phase_step_dir(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd004,0x0400,10,wr_val)
#define rd_rx_pi_slicers_en()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd004,6,13,__ERR)
#define wr_rx_pi_slicers_en(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd004,0x0380,7,wr_val)
#define rd_rx_pi_phase_step_cnt()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd004,9,9,__ERR)
#define wr_rx_pi_phase_step_cnt(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd004,0x007f,0,wr_val)
#define rd_uc_dsc_supp_info()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd00d,0,8,__ERR)
#define wr_uc_dsc_supp_info(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd00d,0xff00,8,wr_val)
#define rd_uc_dsc_ready_for_cmd()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd00d,8,15,__ERR)
#define wr_uc_dsc_ready_for_cmd(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd00d,0x0080,7,wr_val)
#define rd_uc_dsc_error_found()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd00d,9,15,__ERR)
#define wr_uc_dsc_error_found(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd00d,0x0040,6,wr_val)
#define rd_uc_dsc_gp_uc_req()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd00d,10,10,__ERR)
#define wr_uc_dsc_gp_uc_req(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd00d,0x003f,0,wr_val)
#define rd_uc_dsc_data()                              _merlin_mptwo_pmd_rde_reg(ma,0xd00e,__ERR)
#define wr_uc_dsc_data(wr_val)                        merlin_mptwo_pmd_wr_reg(ma,0xd00e,wr_val)
#define rd_rx_restart_pmd_hold()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,15,15,__ERR)
#define wr_rx_restart_pmd_hold(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x0001,0,wr_val)
#define rd_eee_mode_en()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,14,15,__ERR)
#define wr_eee_mode_en(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x0002,1,wr_val)
#define rd_eee_quiet_rx_afe_pwrdwn_val()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,13,15,__ERR)
#define wr_eee_quiet_rx_afe_pwrdwn_val(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x0004,2,wr_val)
#define rd_ignore_rx_mode()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,12,15,__ERR)
#define wr_ignore_rx_mode(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x0008,3,wr_val)
#define rd_cl72_timer_en()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,11,15,__ERR)
#define wr_cl72_timer_en(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x0010,4,wr_val)
#define rd_uc_tune_en()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,10,15,__ERR)
#define wr_uc_tune_en(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x0020,5,wr_val)
#define rd_hw_tune_en()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,9,15,__ERR)
#define wr_hw_tune_en(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x0040,6,wr_val)
#define rd_uc_trnsum_en()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,8,15,__ERR)
#define wr_uc_trnsum_en(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x0080,7,wr_val)
#define rd_eee_measure_en()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,7,15,__ERR)
#define wr_eee_measure_en(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x0100,8,wr_val)
#define rd_uc_ack_dsc_eee_done()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,4,15,__ERR)
#define wr_uc_ack_dsc_eee_done(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x0800,11,wr_val)
#define rd_uc_ack_dsc_reset()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,3,15,__ERR)
#define wr_uc_ack_dsc_reset(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x1000,12,wr_val)
#define rd_uc_ack_dsc_restart()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,2,15,__ERR)
#define wr_uc_ack_dsc_restart(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x2000,13,wr_val)
#define rd_uc_ack_dsc_config()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd010,1,15,__ERR)
#define wr_uc_ack_dsc_config(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd010,0x4000,14,wr_val)
#define rd_rx_dsc_lock_frc()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,15,15,__ERR)
#define wr_rx_dsc_lock_frc(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0001,0,wr_val)
#define rd_rx_dsc_lock_frc_val()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,14,15,__ERR)
#define wr_rx_dsc_lock_frc_val(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0002,1,wr_val)
#define rd_dsc_clr_frc()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,13,15,__ERR)
#define wr_dsc_clr_frc(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0004,2,wr_val)
#define rd_dsc_clr_frc_val()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,12,15,__ERR)
#define wr_dsc_clr_frc_val(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0008,3,wr_val)
#define rd_trnsum_frz_frc()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,11,15,__ERR)
#define wr_trnsum_frz_frc(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0010,4,wr_val)
#define rd_trnsum_frz_frc_val()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,10,15,__ERR)
#define wr_trnsum_frz_frc_val(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0020,5,wr_val)
#define rd_timer_done_frc()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,9,15,__ERR)
#define wr_timer_done_frc(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0040,6,wr_val)
#define rd_timer_done_frc_val()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,8,15,__ERR)
#define wr_timer_done_frc_val(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0080,7,wr_val)
#define rd_freq_upd_en_frc()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,7,15,__ERR)
#define wr_freq_upd_en_frc(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0100,8,wr_val)
#define rd_freq_upd_en_frc_val()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,6,15,__ERR)
#define wr_freq_upd_en_frc_val(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0200,9,wr_val)
#define rd_cdr_frz_frc()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,5,15,__ERR)
#define wr_cdr_frz_frc(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0400,10,wr_val)
#define rd_cdr_frz_frc_val()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,4,15,__ERR)
#define wr_cdr_frz_frc_val(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x0800,11,wr_val)
#define rd_trnsum_clr_frc()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,3,15,__ERR)
#define wr_trnsum_clr_frc(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x1000,12,wr_val)
#define rd_trnsum_clr_frc_val()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd011,2,15,__ERR)
#define wr_trnsum_clr_frc_val(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd011,0x2000,13,wr_val)
#define rd_eee_lfsr_cnt()                             _merlin_mptwo_pmd_rde_field(ma,0xd012,3,3,__ERR)
#define wr_eee_lfsr_cnt(wr_val)                       merlin_mptwo_pmd_mwr_reg(ma,0xd012,0x1fff,0,wr_val)
#define rd_measure_lfsr_cnt()                         _merlin_mptwo_pmd_rde_field(ma,0xd013,3,3,__ERR)
#define wr_measure_lfsr_cnt(wr_val)                   merlin_mptwo_pmd_mwr_reg(ma,0xd013,0x1fff,0,wr_val)
#define rd_acq_cdr_timeout()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd014,11,11,__ERR)
#define wr_acq_cdr_timeout(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd014,0x001f,0,wr_val)
#define rd_cdr_settle_timeout()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd014,6,11,__ERR)
#define wr_cdr_settle_timeout(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd014,0x03e0,5,wr_val)
#define rd_hw_tune_timeout()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd014,1,11,__ERR)
#define wr_hw_tune_timeout(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd014,0x7c00,10,wr_val)
#define rd_measure_timeout()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd015,11,11,__ERR)
#define wr_measure_timeout(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd015,0x001f,0,wr_val)
#define rd_eee_acq_cdr_timeout()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd015,6,11,__ERR)
#define wr_eee_acq_cdr_timeout(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd015,0x03e0,5,wr_val)
#define rd_eee_cdr_settle_timeout()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd015,1,11,__ERR)
#define wr_eee_cdr_settle_timeout(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd015,0x7c00,10,wr_val)
#define rd_eee_hw_tune_timeout()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd016,11,11,__ERR)
#define wr_eee_hw_tune_timeout(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd016,0x001f,0,wr_val)
#define rd_eee_ana_pwr_timeout()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd016,6,11,__ERR)
#define wr_eee_ana_pwr_timeout(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd016,0x03e0,5,wr_val)
#define rd_cdr_bwsel_integ_acqcdr()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd017,12,12,__ERR)
#define wr_cdr_bwsel_integ_acqcdr(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd017,0x000f,0,wr_val)
#define rd_cdr_bwsel_integ_eee_acqcdr()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd017,8,12,__ERR)
#define wr_cdr_bwsel_integ_eee_acqcdr(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd017,0x00f0,4,wr_val)
#define rd_cdr_bwsel_integ_norm()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd017,4,12,__ERR)
#define wr_cdr_bwsel_integ_norm(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd017,0x0f00,8,wr_val)
#define rd_cdr_bwsel_prop_acqcdr()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd017,2,14,__ERR)
#define wr_cdr_bwsel_prop_acqcdr(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd017,0x3000,12,wr_val)
#define rd_cdr_bwsel_prop_norm()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd017,0,14,__ERR)
#define wr_cdr_bwsel_prop_norm(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd017,0xc000,14,wr_val)
#define rd_phase_err_offset()                         _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd018,12,12,__ERR)
#define wr_phase_err_offset(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd018,0x000f,0,wr_val)
#define rd_eee_phase_err_offset()                     _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd018,8,12,__ERR)
#define wr_eee_phase_err_offset(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd018,0x00f0,4,wr_val)
#define rd_phase_err_offset_en()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd018,6,14,__ERR)
#define wr_phase_err_offset_en(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd018,0x0300,8,wr_val)
#define rd_eee_phase_err_offset_en()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd018,4,14,__ERR)
#define wr_eee_phase_err_offset_en(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd018,0x0c00,10,wr_val)
#define rd_cdr_bwsel_prop_eee_acqcdr()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd018,0,14,__ERR)
#define wr_cdr_bwsel_prop_eee_acqcdr(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd018,0xc000,14,wr_val)
#define rd_rx_restart_pmd()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd019,15,15,__ERR)
#define wr_rx_restart_pmd(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd019,0x0001,0,wr_val)
#define rd_dsc_state_one_hot()                        _merlin_mptwo_pmd_rde_field(ma,0xd01b,6,6,__ERR)
#define rd_dsc_state_eee_one_hot()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd01c,9,9,__ERR)
#define rd_restart_pi_ext_mode()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd01d,15,15,__ERR)
#define rd_restart_sigdet()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd01d,14,15,__ERR)
#define rd_restart_pmd_restart()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd01d,13,15,__ERR)
#define rd_eee_quiet_from_eee_states()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd01d,12,15,__ERR)
#define rd_dsc_state()                                _merlin_mptwo_pmd_rde_field_byte(ma,0xd01e,0,11,__ERR)
#define rd_dsc_sm_gp_uc_req()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd01e,5,10,__ERR)
#define rd_dsc_sm_ready_for_cmd()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd01e,11,15,__ERR)
#define rd_dsc_sm_scratch()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd01e,12,12,__ERR)
#define rd_rx_dsc_lock()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd01a,15,15,__ERR)
#define rd_dfe_1_en()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd021,0,15,__ERR)
#define wr_dfe_1_en(wr_val)                           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd021,0x8000,15,wr_val)
#define rd_dfe_1_err_sel()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd021,1,14,__ERR)
#define wr_dfe_1_err_sel(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd021,0x6000,13,wr_val)
#define rd_dfe_1_gradient_invert()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd021,3,15,__ERR)
#define wr_dfe_1_gradient_invert(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd021,0x1000,12,wr_val)
#define rd_dfe_1_err_gain()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd021,4,14,__ERR)
#define wr_dfe_1_err_gain(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd021,0x0c00,10,wr_val)
#define rd_dfe_1_inv_m1()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd021,6,15,__ERR)
#define wr_dfe_1_inv_m1(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd021,0x0200,9,wr_val)
#define rd_dfe_1_inv_p1()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd021,7,15,__ERR)
#define wr_dfe_1_inv_p1(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd021,0x0100,8,wr_val)
#define rd_dfe_1_cmn_only()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd021,14,15,__ERR)
#define wr_dfe_1_cmn_only(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd021,0x0002,1,wr_val)
#define rd_dfe_1_tap_clr()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd021,15,15,__ERR)
#define wr_dfe_1_tap_clr(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd021,0x0001,0,wr_val)
#define rd_dfe_1_pattern_bit_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd022,2,10,__ERR)
#define wr_dfe_1_pattern_bit_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd022,0x3f00,8,wr_val)
#define rd_dfe_1_pattern()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd022,10,10,__ERR)
#define wr_dfe_1_pattern(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd022,0x003f,0,wr_val)
#define rd_dfe_2_en()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd023,0,15,__ERR)
#define wr_dfe_2_en(wr_val)                           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd023,0x8000,15,wr_val)
#define rd_dfe_2_err_sel()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd023,1,14,__ERR)
#define wr_dfe_2_err_sel(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd023,0x6000,13,wr_val)
#define rd_dfe_2_gradient_invert()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd023,3,15,__ERR)
#define wr_dfe_2_gradient_invert(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd023,0x1000,12,wr_val)
#define rd_dfe_2_err_gain()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd023,4,14,__ERR)
#define wr_dfe_2_err_gain(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd023,0x0c00,10,wr_val)
#define rd_dfe_2_inv_m1()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd023,6,15,__ERR)
#define wr_dfe_2_inv_m1(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd023,0x0200,9,wr_val)
#define rd_dfe_2_inv_p1()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd023,7,15,__ERR)
#define wr_dfe_2_inv_p1(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd023,0x0100,8,wr_val)
#define rd_dfe_2_cmn_only()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd023,14,15,__ERR)
#define wr_dfe_2_cmn_only(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd023,0x0002,1,wr_val)
#define rd_dfe_2_tap_clr()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd023,15,15,__ERR)
#define wr_dfe_2_tap_clr(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd023,0x0001,0,wr_val)
#define rd_dfe_2_pattern_bit_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd024,2,10,__ERR)
#define wr_dfe_2_pattern_bit_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd024,0x3f00,8,wr_val)
#define rd_dfe_2_pattern()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd024,10,10,__ERR)
#define wr_dfe_2_pattern(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd024,0x003f,0,wr_val)
#define rd_dfe_3_en()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd025,0,15,__ERR)
#define wr_dfe_3_en(wr_val)                           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd025,0x8000,15,wr_val)
#define rd_dfe_3_err_sel()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd025,1,14,__ERR)
#define wr_dfe_3_err_sel(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd025,0x6000,13,wr_val)
#define rd_dfe_3_gradient_invert()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd025,3,15,__ERR)
#define wr_dfe_3_gradient_invert(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd025,0x1000,12,wr_val)
#define rd_dfe_3_err_gain()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd025,4,14,__ERR)
#define wr_dfe_3_err_gain(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd025,0x0c00,10,wr_val)
#define rd_dfe_3_inv_m1()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd025,6,15,__ERR)
#define wr_dfe_3_inv_m1(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd025,0x0200,9,wr_val)
#define rd_dfe_3_inv_p1()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd025,7,15,__ERR)
#define wr_dfe_3_inv_p1(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd025,0x0100,8,wr_val)
#define rd_dfe_3_tap_clr()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd025,15,15,__ERR)
#define wr_dfe_3_tap_clr(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd025,0x0001,0,wr_val)
#define rd_dfe_3_pattern_bit_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd026,2,10,__ERR)
#define wr_dfe_3_pattern_bit_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd026,0x3f00,8,wr_val)
#define rd_dfe_3_pattern()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd026,10,10,__ERR)
#define wr_dfe_3_pattern(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd026,0x003f,0,wr_val)
#define rd_dfe_4_en()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd027,0,15,__ERR)
#define wr_dfe_4_en(wr_val)                           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd027,0x8000,15,wr_val)
#define rd_dfe_4_err_sel()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd027,1,14,__ERR)
#define wr_dfe_4_err_sel(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd027,0x6000,13,wr_val)
#define rd_dfe_4_gradient_invert()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd027,3,15,__ERR)
#define wr_dfe_4_gradient_invert(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd027,0x1000,12,wr_val)
#define rd_dfe_4_err_gain()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd027,4,14,__ERR)
#define wr_dfe_4_err_gain(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd027,0x0c00,10,wr_val)
#define rd_dfe_4_inv_m1()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd027,6,15,__ERR)
#define wr_dfe_4_inv_m1(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd027,0x0200,9,wr_val)
#define rd_dfe_4_inv_p1()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd027,7,15,__ERR)
#define wr_dfe_4_inv_p1(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd027,0x0100,8,wr_val)
#define rd_dfe_4_tap_clr()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd027,15,15,__ERR)
#define wr_dfe_4_tap_clr(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd027,0x0001,0,wr_val)
#define rd_dfe_4_pattern_bit_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd028,2,10,__ERR)
#define wr_dfe_4_pattern_bit_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd028,0x3f00,8,wr_val)
#define rd_dfe_4_pattern()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd028,10,10,__ERR)
#define wr_dfe_4_pattern(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd028,0x003f,0,wr_val)
#define rd_dfe_5_en()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd029,0,15,__ERR)
#define wr_dfe_5_en(wr_val)                           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd029,0x8000,15,wr_val)
#define rd_dfe_5_err_sel()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd029,1,14,__ERR)
#define wr_dfe_5_err_sel(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd029,0x6000,13,wr_val)
#define rd_dfe_5_gradient_invert()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd029,3,15,__ERR)
#define wr_dfe_5_gradient_invert(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd029,0x1000,12,wr_val)
#define rd_dfe_5_err_gain()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd029,4,14,__ERR)
#define wr_dfe_5_err_gain(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd029,0x0c00,10,wr_val)
#define rd_dfe_5_inv_m1()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd029,6,15,__ERR)
#define wr_dfe_5_inv_m1(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd029,0x0200,9,wr_val)
#define rd_dfe_5_inv_p1()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd029,7,15,__ERR)
#define wr_dfe_5_inv_p1(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd029,0x0100,8,wr_val)
#define rd_dfe_5_tap_clr()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd029,15,15,__ERR)
#define wr_dfe_5_tap_clr(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd029,0x0001,0,wr_val)
#define rd_dfe_5_pattern_bit_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd02a,2,10,__ERR)
#define wr_dfe_5_pattern_bit_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02a,0x3f00,8,wr_val)
#define rd_dfe_5_pattern()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd02a,10,10,__ERR)
#define wr_dfe_5_pattern(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02a,0x003f,0,wr_val)
#define rd_dfe_acc_hys_en()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd020,0,15,__ERR)
#define wr_dfe_acc_hys_en(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd020,0x8000,15,wr_val)
#define rd_dfe_allow_simult()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd020,1,15,__ERR)
#define wr_dfe_allow_simult(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd020,0x4000,14,wr_val)
#define rd_dfe_update_gain()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd020,2,15,__ERR)
#define wr_dfe_update_gain(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd020,0x2000,13,wr_val)
#define rd_dfe_vga_write_en()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd02b,0,15,__ERR)
#define wr_dfe_vga_write_en(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02b,0x8000,15,wr_val)
#define rd_dfe_vga_write_tapsel()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd02b,2,11,__ERR)
#define wr_dfe_vga_write_tapsel(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02b,0x3e00,9,wr_val)
#define rd_dfe_vga_write_val()                        _merlin_mptwo_pmd_rde_field(ma,0xd02b,7,7,__ERR)
#define wr_dfe_vga_write_val(wr_val)                  merlin_mptwo_pmd_mwr_reg(ma,0xd02b,0x01ff,0,wr_val)
#define rd_vga_en()                                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd02c,0,15,__ERR)
#define wr_vga_en(wr_val)                             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02c,0x8000,15,wr_val)
#define rd_vga_err_sel()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd02c,1,14,__ERR)
#define wr_vga_err_sel(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02c,0x6000,13,wr_val)
#define rd_vga_gradient_invert()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd02c,3,15,__ERR)
#define wr_vga_gradient_invert(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02c,0x1000,12,wr_val)
#define rd_vga_err_gain()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd02c,4,14,__ERR)
#define wr_vga_err_gain(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02c,0x0c00,10,wr_val)
#define rd_vga_inv_m1()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd02c,6,15,__ERR)
#define wr_vga_inv_m1(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02c,0x0200,9,wr_val)
#define rd_vga_inv_p1()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd02c,7,15,__ERR)
#define wr_vga_inv_p1(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02c,0x0100,8,wr_val)
#define rd_vga_update_gain()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd02c,8,14,__ERR)
#define wr_vga_update_gain(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02c,0x00c0,6,wr_val)
#define rd_vga_update_style()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd02c,12,14,__ERR)
#define wr_vga_update_style(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02c,0x000c,2,wr_val)
#define rd_vga_acc_hys_en()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd02c,14,15,__ERR)
#define wr_vga_acc_hys_en(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02c,0x0002,1,wr_val)
#define rd_vga_tap_clr()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd02c,15,15,__ERR)
#define wr_vga_tap_clr(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02c,0x0001,0,wr_val)
#define rd_p1_eyediag_en()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd02d,0,15,__ERR)
#define wr_p1_eyediag_en(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02d,0x8000,15,wr_val)
#define rd_p1_eyediag_clr()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd02d,1,15,__ERR)
#define wr_p1_eyediag_clr(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02d,0x4000,14,wr_val)
#define rd_vga_pattern_bit_en()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd02d,8,12,__ERR)
#define wr_vga_pattern_bit_en(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02d,0x00f0,4,wr_val)
#define rd_vga_pattern()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd02d,12,12,__ERR)
#define wr_vga_pattern(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd02d,0x000f,0,wr_val)
#define rd_trnsum_en()                                _merlin_mptwo_pmd_rde_field_byte(ma,0xd030,0,15,__ERR)
#define wr_trnsum_en(wr_val)                          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd030,0x8000,15,wr_val)
#define rd_trnsum_err_sel()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd030,1,13,__ERR)
#define wr_trnsum_err_sel(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd030,0x7000,12,wr_val)
#define rd_trnsum_random_tapsel_disable()             _merlin_mptwo_pmd_rde_field_byte(ma,0xd030,4,15,__ERR)
#define wr_trnsum_random_tapsel_disable(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd030,0x0800,11,wr_val)
#define rd_trnsum_inv_pattern_en()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd030,5,15,__ERR)
#define wr_trnsum_inv_pattern_en(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd030,0x0400,10,wr_val)
#define rd_trnsum_pattern_full_check_off()            _merlin_mptwo_pmd_rde_field_byte(ma,0xd030,6,15,__ERR)
#define wr_trnsum_pattern_full_check_off(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd030,0x0200,9,wr_val)
#define rd_trnsum_gain()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd030,8,14,__ERR)
#define wr_trnsum_gain(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd030,0x00c0,6,wr_val)
#define rd_trnsum_eye_closure_en()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd030,10,15,__ERR)
#define wr_trnsum_eye_closure_en(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd030,0x0020,5,wr_val)
#define rd_cdr_qphase_mult_en()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd030,11,15,__ERR)
#define wr_cdr_qphase_mult_en(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd030,0x0010,4,wr_val)
#define rd_trnsum_tap_range_sel()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd030,12,14,__ERR)
#define wr_trnsum_tap_range_sel(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd030,0x000c,2,wr_val)
#define rd_trnsum_pattern()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd031,0,8,__ERR)
#define wr_trnsum_pattern(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd031,0xff00,8,wr_val)
#define rd_trnsum_pattern_bit_en()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd031,8,8,__ERR)
#define wr_trnsum_pattern_bit_en(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd031,0x00ff,0,wr_val)
#define rd_trnsum_tap_en()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd032,0,8,__ERR)
#define wr_trnsum_tap_en(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd032,0xff00,8,wr_val)
#define rd_trnsum_tap_sign()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd032,8,8,__ERR)
#define wr_trnsum_tap_sign(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd032,0x00ff,0,wr_val)
#define rd_tdr_trnsum_en()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd033,0,15,__ERR)
#define wr_tdr_trnsum_en(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd033,0x8000,15,wr_val)
#define rd_tdr_cycle_bin()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd033,1,12,__ERR)
#define wr_tdr_cycle_bin(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd033,0x7800,11,wr_val)
#define rd_tdr_cycle_sel()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd033,5,12,__ERR)
#define wr_tdr_cycle_sel(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd033,0x0780,7,wr_val)
#define rd_tdr_bit_sel()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd033,9,11,__ERR)
#define wr_tdr_bit_sel(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd033,0x007c,2,wr_val)
#define rd_trnsum_unsigned_flip()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd033,14,15,__ERR)
#define wr_trnsum_unsigned_flip(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd033,0x0002,1,wr_val)
#define rd_trnsum_unsigned_corr()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd033,15,15,__ERR)
#define wr_trnsum_unsigned_corr(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd033,0x0001,0,wr_val)
#define rd_trnsum_e_high()                            _merlin_mptwo_pmd_rde_field_signed(ma,0xd034,0,0,__ERR)
#define rd_trnsum_e_low()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd035,8,8,__ERR)
#define rd_trnsum_o_high()                            _merlin_mptwo_pmd_rde_field_signed(ma,0xd036,0,0,__ERR)
#define rd_trnsum_o_low()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd037,8,8,__ERR)
#define rd_trnsum_high()                              _merlin_mptwo_pmd_rde_field_signed(ma,0xd038,0,0,__ERR)
#define rd_trnsum_low()                               _merlin_mptwo_pmd_rde_field(ma,0xd039,6,6,__ERR)
#define rd_p1_eyediag_bin()                           _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd03a,2,10,__ERR)
#define rd_vga_bin()                                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd03a,10,10,__ERR)
#define rd_dfe_1_wants_negative()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd03b,0,15,__ERR)
#define rd_dfe_1_e()                                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd03b,2,13,__ERR)
#define rd_dfe_1_o()                                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd03b,5,13,__ERR)
#define rd_dfe_1_cmn()                                _merlin_mptwo_pmd_rde_field_byte(ma,0xd03b,10,10,__ERR)
#define rd_dfe_2_wants_negative()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd03c,0,15,__ERR)
#define rd_dfe_2_e()                                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd03c,2,13,__ERR)
#define rd_dfe_2_o()                                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd03c,5,13,__ERR)
#define rd_dfe_2_se()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd03c,9,15,__ERR)
#define rd_dfe_2_so()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd03c,10,15,__ERR)
#define rd_dfe_2_cmn()                                _merlin_mptwo_pmd_rde_field_byte(ma,0xd03c,11,11,__ERR)
#define rd_dfe_5_cmn()                                _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd03d,0,11,__ERR)
#define rd_dfe_4_cmn()                                _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd03d,5,11,__ERR)
#define rd_dfe_3_cmn()                                _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd03d,10,10,__ERR)
#define rd_vga3_ctrl_bin()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd03e,4,12,__ERR)
#define rd_vga2_ctrl_bin()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd03e,8,12,__ERR)
#define rd_vga1_ctrl_bin()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd03e,12,12,__ERR)
#define rd_pf_hiz()                                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd040,8,15,__ERR)
#define wr_pf_hiz(wr_val)                             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd040,0x0080,7,wr_val)
#define rd_m1_thresh_sel()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd040,9,14,__ERR)
#define wr_m1_thresh_sel(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd040,0x0060,5,wr_val)
#define rd_m1_thresh_zero()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd040,11,15,__ERR)
#define wr_m1_thresh_zero(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd040,0x0010,4,wr_val)
#define rd_p1_thresh_sel()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd040,12,15,__ERR)
#define wr_p1_thresh_sel(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd040,0x0008,3,wr_val)
#define rd_en_hgain()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd040,13,15,__ERR)
#define wr_en_hgain(wr_val)                           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd040,0x0004,2,wr_val)
#define rd_offset_pd()                                _merlin_mptwo_pmd_rde_field_byte(ma,0xd040,14,15,__ERR)
#define wr_offset_pd(wr_val)                          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd040,0x0002,1,wr_val)
#define rd_pd_ch_p1()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd040,15,15,__ERR)
#define wr_pd_ch_p1(wr_val)                           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd040,0x0001,0,wr_val)
#define rd_pf_ctrl()                                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd041,12,12,__ERR)
#define wr_pf_ctrl(wr_val)                            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd041,0x000f,0,wr_val)
#define rd_pf2_lowp_ctrl()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd042,13,13,__ERR)
#define wr_pf2_lowp_ctrl(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd042,0x0007,0,wr_val)
#define rd_dfe_offset_adj_data_odd()                  _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd043,10,10,__ERR)
#define wr_dfe_offset_adj_data_odd(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd043,0x003f,0,wr_val)
#define rd_dfe_offset_adj_data_even()                 _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd044,10,10,__ERR)
#define wr_dfe_offset_adj_data_even(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd044,0x003f,0,wr_val)
#define rd_dfe_offset_adj_p1_odd()                    _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd045,10,10,__ERR)
#define wr_dfe_offset_adj_p1_odd(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd045,0x003f,0,wr_val)
#define rd_dfe_offset_adj_p1_even()                   _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd046,10,10,__ERR)
#define wr_dfe_offset_adj_p1_even(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd046,0x003f,0,wr_val)
#define rd_dfe_offset_adj_m1_odd()                    _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd047,10,10,__ERR)
#define wr_dfe_offset_adj_m1_odd(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd047,0x003f,0,wr_val)
#define rd_dfe_offset_adj_m1_even()                   _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd048,10,10,__ERR)
#define wr_dfe_offset_adj_m1_even(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd048,0x003f,0,wr_val)
#define rd_dc_offset()                                _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd049,9,9,__ERR)
#define wr_dc_offset(wr_val)                          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd049,0x007f,0,wr_val)
#define rd_cl22_pcs_rst_hw()                          _merlin_mptwo_pmd_rde_field_byte(ma,0x0000,0,15,__ERR)
#define wr_cl22_pcs_rst_hw(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0000,0x8000,15,wr_val)
#define rd_cl22_pcs_gloopback()                       _merlin_mptwo_pmd_rde_field_byte(ma,0x0000,1,15,__ERR)
#define wr_cl22_pcs_gloopback(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0000,0x4000,14,wr_val)
#define rd_cl22_pcs_manual_speed0()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x0000,2,15,__ERR)
#define wr_cl22_pcs_manual_speed0(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0000,0x2000,13,wr_val)
#define rd_cl22_pcs_autoneg_enable()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x0000,3,15,__ERR)
#define wr_cl22_pcs_autoneg_enable(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0000,0x1000,12,wr_val)
#define rd_cl22_pcs_pwrdwn_sw()                       _merlin_mptwo_pmd_rde_field_byte(ma,0x0000,4,15,__ERR)
#define wr_cl22_pcs_pwrdwn_sw(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0000,0x0800,11,wr_val)
#define rd_cl22_pcs_restart_autoneg()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x0000,6,15,__ERR)
#define wr_cl22_pcs_restart_autoneg(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0000,0x0200,9,wr_val)
#define rd_cl22_pcs_duplex()                          _merlin_mptwo_pmd_rde_field_byte(ma,0x0000,7,15,__ERR)
#define wr_cl22_pcs_duplex(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0000,0x0100,8,wr_val)
#define rd_cl22_pcs_collision_test_en()               _merlin_mptwo_pmd_rde_field_byte(ma,0x0000,8,15,__ERR)
#define wr_cl22_pcs_collision_test_en(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0000,0x0080,7,wr_val)
#define rd_cl22_pcs_manual_speed1()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x0000,9,15,__ERR)
#define wr_cl22_pcs_manual_speed1(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0000,0x0040,6,wr_val)
#define rd_cl22_pcs_s100base_t4_capable()             _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,0,15,__ERR)
#define rd_cl22_pcs_s100base_x_full_duplex_capable()  _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,1,15,__ERR)
#define rd_cl22_pcs_s100base_x_half_duplex_capable()  _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,2,15,__ERR)
#define rd_cl22_pcs_s10base_t_full_duplex_capable()   _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,3,15,__ERR)
#define rd_cl22_pcs_s10base_t_half_duplex_capable()   _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,4,15,__ERR)
#define rd_cl22_pcs_s100base_t2_full_duplex_capable()  _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,5,15,__ERR)
#define rd_cl22_pcs_s100base_t2_half_duplex_capable()  _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,6,15,__ERR)
#define rd_cl22_pcs_extended_status()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,7,15,__ERR)
#define rd_cl22_pcs_mf_preamble_supression()          _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,9,15,__ERR)
#define rd_cl22_pcs_autoneg_complete()                _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,10,15,__ERR)
#define rd_cl22_pcs_remote_fault()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,11,15,__ERR)
#define rd_cl22_pcs_autoneg_ability()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,12,15,__ERR)
#define rd_cl22_pcs_link_status()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,13,15,__ERR)
#define rd_cl22_pcs_jabber_detect()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,14,15,__ERR)
#define rd_cl22_pcs_extended_capability()             _merlin_mptwo_pmd_rde_field_byte(ma,0x0001,15,15,__ERR)
#define rd_cl22_pcs_next_page_able()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x0004,0,15,__ERR)
#define wr_cl22_pcs_next_page_able(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0004,0x8000,15,wr_val)
#define rd_cl22_pcs_remote_fault_2_1()                _merlin_mptwo_pmd_rde_field_byte(ma,0x0004,2,14,__ERR)
#define wr_cl22_pcs_remote_fault_2_1(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0004,0x3000,12,wr_val)
#define rd_cl22_pcs_pause()                           _merlin_mptwo_pmd_rde_field_byte(ma,0x0004,7,14,__ERR)
#define wr_cl22_pcs_pause(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0004,0x0180,7,wr_val)
#define rd_cl22_pcs_half_duplex()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x0004,9,15,__ERR)
#define wr_cl22_pcs_half_duplex(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0004,0x0040,6,wr_val)
#define rd_cl22_pcs_full_duplex()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x0004,10,15,__ERR)
#define wr_cl22_pcs_full_duplex(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0004,0x0020,5,wr_val)
#define rd_cl22_pcs_lp_next_page_able()               _merlin_mptwo_pmd_rde_field_byte(ma,0x0005,0,15,__ERR)
#define rd_cl22_pcs_lp_acknowledge()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x0005,1,15,__ERR)
#define rd_cl22_pcs_lp_remote_fault_2_1()             _merlin_mptwo_pmd_rde_field_byte(ma,0x0005,2,14,__ERR)
#define rd_cl22_pcs_lp_pause()                        _merlin_mptwo_pmd_rde_field_byte(ma,0x0005,7,14,__ERR)
#define rd_cl22_pcs_lp_half_duplex()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x0005,9,15,__ERR)
#define rd_cl22_pcs_lp_full_duplex()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x0005,10,15,__ERR)
#define rd_cl22_pcs_lp_sgmii_mode()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x0005,15,15,__ERR)
#define rd_cl22_pcs_next_page_ability()               _merlin_mptwo_pmd_rde_field_byte(ma,0x0006,13,15,__ERR)
#define rd_cl22_pcs_page_received()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x0006,14,15,__ERR)
#define rd_cl22_pcs_next_page()                       _merlin_mptwo_pmd_rde_field_byte(ma,0x0007,0,15,__ERR)
#define wr_cl22_pcs_next_page(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0007,0x8000,15,wr_val)
#define rd_cl22_pcs_ack()                             _merlin_mptwo_pmd_rde_field_byte(ma,0x0007,1,15,__ERR)
#define wr_cl22_pcs_ack(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0007,0x4000,14,wr_val)
#define rd_cl22_pcs_message_page()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x0007,2,15,__ERR)
#define wr_cl22_pcs_message_page(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0007,0x2000,13,wr_val)
#define rd_cl22_pcs_ack2()                            _merlin_mptwo_pmd_rde_field_byte(ma,0x0007,3,15,__ERR)
#define wr_cl22_pcs_ack2(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0007,0x1000,12,wr_val)
#define rd_cl22_pcs_toggle()                          _merlin_mptwo_pmd_rde_field_byte(ma,0x0007,4,15,__ERR)
#define wr_cl22_pcs_toggle(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0x0007,0x0800,11,wr_val)
#define rd_cl22_pcs_message()                         _merlin_mptwo_pmd_rde_field(ma,0x0007,5,5,__ERR)
#define wr_cl22_pcs_message(wr_val)                   merlin_mptwo_pmd_mwr_reg(ma,0x0007,0x07ff,0,wr_val)
#define rd_cl22_pcs_lp_next_page()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x0008,0,15,__ERR)
#define rd_cl22_pcs_lp_ack()                          _merlin_mptwo_pmd_rde_field_byte(ma,0x0008,1,15,__ERR)
#define rd_cl22_pcs_lp_message_page()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x0008,2,15,__ERR)
#define rd_cl22_pcs_lp_ack2()                         _merlin_mptwo_pmd_rde_field_byte(ma,0x0008,3,15,__ERR)
#define rd_cl22_pcs_lp_toggle()                       _merlin_mptwo_pmd_rde_field_byte(ma,0x0008,4,15,__ERR)
#define rd_cl22_pcs_lp_message()                      _merlin_mptwo_pmd_rde_field(ma,0x0008,5,5,__ERR)
#define rd_cl22_pcs_s1000base_x_full_duplex_capable()  _merlin_mptwo_pmd_rde_field_byte(ma,0x000f,0,15,__ERR)
#define rd_cl22_pcs_s1000base_x_half_duplex_capable()  _merlin_mptwo_pmd_rde_field_byte(ma,0x000f,1,15,__ERR)
#define rd_cl22_pcs_s1000base_t_full_duplex_capable()  _merlin_mptwo_pmd_rde_field_byte(ma,0x000f,2,15,__ERR)
#define rd_cl22_pcs_s1000base_t_half_duplex_capable()  _merlin_mptwo_pmd_rde_field_byte(ma,0x000f,3,15,__ERR)
#define rd_mdio_function()                            _merlin_mptwo_pmd_rde_field_byte(ma,0x000d,0,14,__ERR)
#define rd_mdio_devad()                               _merlin_mptwo_pmd_rde_field_byte(ma,0x000d,11,11,__ERR)
#define rd_mdio_addr_data()                           _merlin_mptwo_pmd_rde_reg(ma,0x000e,__ERR)
#define rd_cl45_an_rst_sw()                           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000000,0,15,__ERR)
#define wr_cl45_an_rst_sw(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000000,0x8000,15,wr_val)
#define rd_cl45_an_extend_np_en()                     _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000000,2,15,__ERR)
#define wr_cl45_an_extend_np_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000000,0x2000,13,wr_val)
#define rd_cl45_an_enable()                           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000000,3,15,__ERR)
#define wr_cl45_an_enable(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000000,0x1000,12,wr_val)
#define rd_cl45_an_restart_an()                       _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000000,6,15,__ERR)
#define wr_cl45_an_restart_an(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000000,0x0200,9,wr_val)
#define rd_cl45_an_parallel_det_fault()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000001,6,15,__ERR)
#define rd_cl45_an_extended_np_able()                 _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000001,8,15,__ERR)
#define rd_cl45_an_page_received()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000001,9,15,__ERR)
#define rd_cl45_an_complete()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000001,10,15,__ERR)
#define rd_cl45_an_remote_fault()                     _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000001,11,15,__ERR)
#define rd_cl45_an_ability()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000001,12,15,__ERR)
#define rd_cl45_an_link_status()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000001,13,15,__ERR)
#define rd_cl45_an_lp_an_ability()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000001,15,15,__ERR)
#define rd_cl45_an_seperated_pma3()                   _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,4,15,__ERR)
#define rd_cl45_an_seperated_pma2()                   _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,5,15,__ERR)
#define rd_cl45_an_seperated_pma1()                   _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,6,15,__ERR)
#define rd_cl45_an_seperated_pma0()                   _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,7,15,__ERR)
#define rd_cl45_an_an()                               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,8,15,__ERR)
#define rd_cl45_an_tc()                               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,9,15,__ERR)
#define rd_cl45_an_dte_xs()                           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,10,15,__ERR)
#define rd_cl45_an_phy_xs()                           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,11,15,__ERR)
#define rd_cl45_an_pcs_xs()                           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,12,15,__ERR)
#define rd_cl45_an_wis()                              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,13,15,__ERR)
#define rd_cl45_an_pma_pmd()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,14,15,__ERR)
#define rd_cl45_an_clause22()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000005,15,15,__ERR)
#define rd_cl45_an_vendor2()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000006,0,15,__ERR)
#define rd_cl45_an_vendor1()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000006,1,15,__ERR)
#define rd_cl45_an_cl22_ext()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000006,2,15,__ERR)
#define rd_cl45_an_np()                               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000010,0,15,__ERR)
#define wr_cl45_an_np(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000010,0x8000,15,wr_val)
#define rd_cl45_an_ack()                              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000010,1,15,__ERR)
#define wr_cl45_an_ack(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000010,0x4000,14,wr_val)
#define rd_cl45_an_rf()                               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000010,2,15,__ERR)
#define wr_cl45_an_rf(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000010,0x2000,13,wr_val)
#define rd_cl45_an_pause()                            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000010,3,13,__ERR)
#define wr_cl45_an_pause(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000010,0x1c00,10,wr_val)
#define rd_cl45_an_echoed_nonce()                     _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000010,6,11,__ERR)
#define wr_cl45_an_echoed_nonce(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000010,0x03e0,5,wr_val)
#define rd_cl45_an_selector()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000010,11,11,__ERR)
#define wr_cl45_an_selector(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000010,0x001f,0,wr_val)
#define rd_cl45_an_lp_np()                            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000013,0,15,__ERR)
#define rd_cl45_an_lp_ack()                           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000013,1,15,__ERR)
#define rd_cl45_an_lp_rf()                            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000013,2,15,__ERR)
#define rd_cl45_an_lp_pause()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000013,3,13,__ERR)
#define rd_cl45_an_lp_echoed_nonce()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000013,6,11,__ERR)
#define rd_cl45_an_lp_selector()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000013,11,11,__ERR)
#define rd_cl45_an_base_10gbase_kr()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000011,8,15,__ERR)
#define wr_cl45_an_base_10gbase_kr(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000011,0x0080,7,wr_val)
#define rd_cl45_an_base_1000base_kx()                 _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000011,10,15,__ERR)
#define wr_cl45_an_base_1000base_kx(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000011,0x0020,5,wr_val)
#define rd_cl45_an_transmitted_nonce()                _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000011,11,11,__ERR)
#define wr_cl45_an_transmitted_nonce(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000011,0x001f,0,wr_val)
#define rd_cl45_an_lp_base_100gbase_cr10()            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000014,5,15,__ERR)
#define rd_cl45_an_lp_base_40gbase_cr4()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000014,6,15,__ERR)
#define rd_cl45_an_lp_base_40gbase_kr4()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000014,7,15,__ERR)
#define rd_cl45_an_lp_base_10gbase_kr()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000014,8,15,__ERR)
#define rd_cl45_an_lp_base_10gbase_kx4()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000014,9,15,__ERR)
#define rd_cl45_an_lp_base_1000base_kx()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000014,10,15,__ERR)
#define rd_cl45_an_lp_transmitted_nonce()             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000014,11,11,__ERR)
#define rd_cl45_an_fec_requested()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000012,0,14,__ERR)
#define wr_cl45_an_fec_requested(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000012,0xc000,14,wr_val)
#define rd_cl45_an_lp_fec_requested()                 _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000015,0,14,__ERR)
#define rd_cl45_an_x_np()                             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000016,0,15,__ERR)
#define wr_cl45_an_x_np(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000016,0x8000,15,wr_val)
#define rd_cl45_an_x_mp()                             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000016,2,15,__ERR)
#define wr_cl45_an_x_mp(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000016,0x2000,13,wr_val)
#define rd_cl45_an_x_ack2()                           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000016,3,15,__ERR)
#define wr_cl45_an_x_ack2(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000016,0x1000,12,wr_val)
#define rd_cl45_an_x_toggle()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000016,4,15,__ERR)
#define wr_cl45_an_x_toggle(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x38000016,0x0800,11,wr_val)
#define rd_cl45_an_x_msg()                            _merlin_mptwo_pmd_rde_field_addr32(ma,0x38000016,5,5,__ERR)
#define wr_cl45_an_x_msg(wr_val)                      merlin_mptwo_pmd_mwr_reg_addr32(ma,0x38000016,0x07ff,0,wr_val)
#define rd_cl45_an_lp_x_np()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000019,0,15,__ERR)
#define rd_cl45_an_lp_x_ack()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000019,1,15,__ERR)
#define rd_cl45_an_lp_x_mp()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000019,2,15,__ERR)
#define rd_cl45_an_lp_x_ack2()                        _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000019,3,15,__ERR)
#define rd_cl45_an_lp_x_toggle()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000019,4,15,__ERR)
#define rd_cl45_an_lp_x_msg()                         _merlin_mptwo_pmd_rde_field_addr32(ma,0x38000019,5,5,__ERR)
#define rd_cl45_an_ucf1()                             _merlin_mptwo_pmd_rde_reg_addr32(ma,0x38000017,__ERR)
#define wr_cl45_an_ucf1(wr_val)                       merlin_mptwo_pmd_wr_reg_addr32(ma,0x38000017,wr_val)
#define rd_cl45_an_lp_ucf1()                          _merlin_mptwo_pmd_rde_reg_addr32(ma,0x3800001a,__ERR)
#define rd_cl45_an_ucf2()                             _merlin_mptwo_pmd_rde_reg_addr32(ma,0x38000018,__ERR)
#define wr_cl45_an_ucf2(wr_val)                       merlin_mptwo_pmd_wr_reg_addr32(ma,0x38000018,wr_val)
#define rd_cl45_an_lp_ucf2()                          _merlin_mptwo_pmd_rde_reg_addr32(ma,0x3800001b,__ERR)
#define rd_cl45_an_cr10()                             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000030,7,15,__ERR)
#define rd_cl45_an_cr4()                              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000030,9,15,__ERR)
#define rd_cl45_an_kr4()                              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000030,10,15,__ERR)
#define rd_cl45_an_r_with_fec()                       _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000030,11,15,__ERR)
#define rd_cl45_an_kr()                               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000030,12,15,__ERR)
#define rd_cl45_an_kx4()                              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000030,13,15,__ERR)
#define rd_cl45_an_kx()                               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000030,14,15,__ERR)
#define rd_cl45_an_bp_an_ability()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x38000030,15,15,__ERR)
#define rd_cl45_pcs_rst_sw()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000000,0,15,__ERR)
#define wr_cl45_pcs_rst_sw(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000000,0x8000,15,wr_val)
#define rd_cl45_pcs_gloop10g()                        _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000000,1,15,__ERR)
#define wr_cl45_pcs_gloop10g(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000000,0x4000,14,wr_val)
#define rd_cl45_pcs_speed_selection0()                _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000000,2,15,__ERR)
#define wr_cl45_pcs_speed_selection0(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000000,0x2000,13,wr_val)
#define rd_cl45_pcs_pwrdwn_sw_10g()                   _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000000,4,15,__ERR)
#define wr_cl45_pcs_pwrdwn_sw_10g(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000000,0x0800,11,wr_val)
#define rd_cl45_pcs_speed_selection1()                _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000000,9,15,__ERR)
#define wr_cl45_pcs_speed_selection1(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000000,0x0040,6,wr_val)
#define rd_cl45_pcs_speed_selection2()                _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000000,10,12,__ERR)
#define wr_cl45_pcs_speed_selection2(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000000,0x003c,2,wr_val)
#define rd_cl45_pcs_tx_lpi_received()                 _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000001,4,15,__ERR)
#define rd_cl45_pcs_rx_lpi_received()                 _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000001,5,15,__ERR)
#define rd_cl45_pcs_tx_lpi_indication()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000001,6,15,__ERR)
#define rd_cl45_pcs_rx_lpi_indication()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000001,7,15,__ERR)
#define rd_cl45_pcs_fault()                           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000001,8,15,__ERR)
#define rd_cl45_pcs_rx_link_status()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000001,13,15,__ERR)
#define rd_cl45_pcs_low_power_ability()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000001,14,15,__ERR)
#define rd_cl45_pcs_speed100g()                       _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000004,12,15,__ERR)
#define rd_cl45_pcs_speed40g()                        _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000004,13,15,__ERR)
#define rd_cl45_pcs_speed10p2b()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000004,14,15,__ERR)
#define rd_cl45_pcs_speed10g()                        _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000004,15,15,__ERR)
#define rd_cl45_pcs_seperated_pma3()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,4,15,__ERR)
#define rd_cl45_pcs_seperated_pma2()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,5,15,__ERR)
#define rd_cl45_pcs_seperated_pma1()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,6,15,__ERR)
#define rd_cl45_pcs_seperated_pma0()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,7,15,__ERR)
#define rd_cl45_pcs_an()                              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,8,15,__ERR)
#define rd_cl45_pcs_tc()                              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,9,15,__ERR)
#define rd_cl45_pcs_dte_xs()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,10,15,__ERR)
#define rd_cl45_pcs_phy_xs()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,11,15,__ERR)
#define rd_cl45_pcs_xs()                              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,12,15,__ERR)
#define rd_cl45_pcs_wis()                             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,13,15,__ERR)
#define rd_cl45_pcs_pma_pmd()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,14,15,__ERR)
#define rd_cl45_pcs_clause22()                        _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000005,15,15,__ERR)
#define rd_cl45_pcs_vendor2()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000006,0,15,__ERR)
#define rd_cl45_pcs_vendor1()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000006,1,15,__ERR)
#define rd_cl45_pcs_cl22_ext()                        _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000006,2,15,__ERR)
#define rd_cl45_pcs_type_sel()                        _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000007,13,13,__ERR)
#define wr_cl45_pcs_type_sel(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000007,0x0007,0,wr_val)
#define rd_cl45_pcs_dev_present()                     _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000008,0,14,__ERR)
#define rd_cl45_pcs_tx_fault()                        _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000008,4,15,__ERR)
#define rd_cl45_pcs_rx_fault()                        _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000008,5,15,__ERR)
#define rd_cl45_pcs_100gbase_r_able()                 _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000008,10,15,__ERR)
#define rd_cl45_pcs_40gbase_r_able()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000008,11,15,__ERR)
#define rd_cl45_pcs_10gbase_t_able()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000008,12,15,__ERR)
#define rd_cl45_pcs_10gbase_w_able()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000008,13,15,__ERR)
#define rd_cl45_pcs_10gbase_x_able()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000008,14,15,__ERR)
#define rd_cl45_pcs_10gbase_r_able()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000008,15,15,__ERR)
#define rd_cl45_pcs_link_status()                     _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000020,3,15,__ERR)
#define rd_cl45_pcs_prbs9_ability()                   _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000020,12,15,__ERR)
#define rd_cl45_pcs_prbs31_ability()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000020,13,15,__ERR)
#define rd_cl45_pcs_hi_ber()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000020,14,15,__ERR)
#define rd_cl45_pcs_block_lock()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000020,15,15,__ERR)
#define rd_cl45_pcs_latch_block_lock()                _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000021,0,15,__ERR)
#define wr_cl45_pcs_latch_block_lock(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000021,0x8000,15,wr_val)
#define rd_cl45_pcs_latch_hi_ber()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000021,1,15,__ERR)
#define wr_cl45_pcs_latch_hi_ber(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000021,0x4000,14,wr_val)
#define rd_cl45_pcs_ber()                             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000021,2,10,__ERR)
#define wr_cl45_pcs_ber(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000021,0x3f00,8,wr_val)
#define rd_cl45_pcs_errored_blocks()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x18000021,8,8,__ERR)
#define wr_cl45_pcs_errored_blocks(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x18000021,0x00ff,0,wr_val)
#define rd_cl45_pma_pmd_rst_sw()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000000,0,15,__ERR)
#define wr_cl45_pma_pmd_rst_sw(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000000,0x8000,15,wr_val)
#define rd_cl45_pma_pmd_speed_selection0()            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000000,2,15,__ERR)
#define wr_cl45_pma_pmd_speed_selection0(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000000,0x2000,13,wr_val)
#define rd_cl45_pma_pmd_pwrdwn_sw_10g()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000000,4,15,__ERR)
#define wr_cl45_pma_pmd_pwrdwn_sw_10g(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000000,0x0800,11,wr_val)
#define rd_cl45_pma_pmd_speed_selection1()            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000000,9,15,__ERR)
#define wr_cl45_pma_pmd_speed_selection1(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000000,0x0040,6,wr_val)
#define rd_cl45_pma_pmd_speed_selection2()            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000000,10,12,__ERR)
#define wr_cl45_pma_pmd_speed_selection2(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000000,0x003c,2,wr_val)
#define rd_cl45_pma_pmd_gloop10g()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000000,15,15,__ERR)
#define wr_cl45_pma_pmd_gloop10g(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000000,0x0001,0,wr_val)
#define rd_cl45_pma_pmd_fault()                       _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000001,8,15,__ERR)
#define rd_cl45_pma_pmd_rx_link_status()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000001,13,15,__ERR)
#define rd_cl45_pma_pmd_low_power_ability()           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000001,14,15,__ERR)
#define rd_cl45_pma_pmd_speed10m()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000004,9,15,__ERR)
#define rd_cl45_pma_pmd_speed100m()                   _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000004,10,15,__ERR)
#define rd_cl45_pma_pmd_speed1000m()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000004,11,15,__ERR)
#define rd_cl45_pma_pmd_speed10pass_ts()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000004,13,15,__ERR)
#define rd_cl45_pma_pmd_speed2base_tl()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000004,14,15,__ERR)
#define rd_cl45_pma_pmd_speed10g()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000004,15,15,__ERR)
#define rd_cl45_pma_pmd_seperated_pma3()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,4,15,__ERR)
#define rd_cl45_pma_pmd_seperated_pma2()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,5,15,__ERR)
#define rd_cl45_pma_pmd_seperated_pma1()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,6,15,__ERR)
#define rd_cl45_pma_pmd_seperated_pma0()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,7,15,__ERR)
#define rd_cl45_pma_pmd_an()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,8,15,__ERR)
#define rd_cl45_pma_pmd_tc()                          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,9,15,__ERR)
#define rd_cl45_pma_pmd_dte_xs()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,10,15,__ERR)
#define rd_cl45_pma_pmd_phy_xs()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,11,15,__ERR)
#define rd_cl45_pma_pmd_pcs_xs()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,12,15,__ERR)
#define rd_cl45_pma_pmd_wis()                         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,13,15,__ERR)
#define rd_cl45_pma_pmd_pma_pmd()                     _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,14,15,__ERR)
#define rd_cl45_pma_pmd_clause22()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000005,15,15,__ERR)
#define rd_cl45_pma_pmd_vendor2()                     _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000006,0,15,__ERR)
#define rd_cl45_pma_pmd_vendor1()                     _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000006,1,15,__ERR)
#define rd_cl45_pma_pmd_cl22_ext()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000006,2,15,__ERR)
#define rd_cl45_pma_pmd_type_sel()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000007,10,10,__ERR)
#define wr_cl45_pma_pmd_type_sel(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000007,0x003f,0,wr_val)
#define rd_cl45_pma_pmd_dev_present()                 _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,0,14,__ERR)
#define rd_cl45_pma_pmd_tx_fault_ability()            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,2,15,__ERR)
#define rd_cl45_pma_pmd_rx_fault_ability()            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,3,15,__ERR)
#define rd_cl45_pma_pmd_tx_fault()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,4,15,__ERR)
#define rd_cl45_pma_pmd_rx_fault()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,5,15,__ERR)
#define rd_cl45_pma_pmd_ext_abilities()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,6,15,__ERR)
#define rd_cl45_pma_pmd_tx_disable_able()             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,7,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_sr_able()             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,8,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_lr_able()             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,9,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_er_able()             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,10,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_lx4_able()            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,11,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_sw_able()             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,12,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_lw_able()             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,13,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_ew_able()             _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,14,15,__ERR)
#define rd_cl45_pma_pmd_loopback_able()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000008,15,15,__ERR)
#define rd_cl45_pma_pmd_tx_disable_ln3()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000009,11,15,__ERR)
#define wr_cl45_pma_pmd_tx_disable_ln3(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000009,0x0010,4,wr_val)
#define rd_cl45_pma_pmd_tx_disable_ln2()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000009,12,15,__ERR)
#define wr_cl45_pma_pmd_tx_disable_ln2(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000009,0x0008,3,wr_val)
#define rd_cl45_pma_pmd_tx_disable_ln1()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000009,13,15,__ERR)
#define wr_cl45_pma_pmd_tx_disable_ln1(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000009,0x0004,2,wr_val)
#define rd_cl45_pma_pmd_tx_disable_ln0()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000009,14,15,__ERR)
#define wr_cl45_pma_pmd_tx_disable_ln0(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000009,0x0002,1,wr_val)
#define rd_cl45_pma_pmd_tx_disable_global()           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x8000009,15,15,__ERR)
#define wr_cl45_pma_pmd_tx_disable_global(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x8000009,0x0001,0,wr_val)
#define rd_cl45_pma_pmd_rx_sigdet_ln3()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000a,11,15,__ERR)
#define rd_cl45_pma_pmd_rx_sigdet_ln2()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000a,12,15,__ERR)
#define rd_cl45_pma_pmd_rx_sigdet_ln1()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000a,13,15,__ERR)
#define rd_cl45_pma_pmd_rx_sigdet_ln0()               _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000a,14,15,__ERR)
#define rd_cl45_pma_pmd_rx_sigdet_global()            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000a,15,15,__ERR)
#define rd_cl45_pma_pmd_10base_t_ability()            _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000b,7,15,__ERR)
#define rd_cl45_pma_pmd_100base_tx_ability()          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000b,8,15,__ERR)
#define rd_cl45_pma_pmd_1000base_kx_ability()         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000b,9,15,__ERR)
#define rd_cl45_pma_pmd_1000base_t_ability()          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000b,10,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_kr_ability()          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000b,11,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_kx4_ability()         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000b,12,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_t_ability()           _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000b,13,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_lrm_ability()         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000b,14,15,__ERR)
#define rd_cl45_pma_pmd_10gbase_cx4_ability()         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x800000b,15,15,__ERR)
#define rd_cl45_pma_pmd_tx_disable()                  _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000a0,15,15,__ERR)
#define wr_cl45_pma_pmd_tx_disable(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x80000a0,0x0001,0,wr_val)
#define rd_cl45_pma_pmd_kx_tx_fault_ability()         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000a1,2,15,__ERR)
#define rd_cl45_pma_pmd_kx_rx_fault_ability()         _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000a1,3,15,__ERR)
#define rd_cl45_pma_pmd_kx_tx_fault()                 _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000a1,4,15,__ERR)
#define rd_cl45_pma_pmd_kx_rs_fault()                 _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000a1,5,15,__ERR)
#define rd_cl45_pma_pmd_tx_disable_ability()          _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000a1,7,15,__ERR)
#define rd_cl45_pma_pmd_sigdet()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000a1,15,15,__ERR)
#define rd_cl45_pma_pmd_error_cnt_able()              _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000aa,14,15,__ERR)
#define rd_cl45_pma_pmd_fec_able()                    _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000aa,15,15,__ERR)
#define rd_cl45_pma_pmd_fec_err_indicator_en()        _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000ab,14,15,__ERR)
#define wr_cl45_pma_pmd_fec_err_indicator_en(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x80000ab,0x0002,1,wr_val)
#define rd_cl45_pma_pmd_fec_en()                      _merlin_mptwo_pmd_rde_field_byte_addr32(ma,0x80000ab,15,15,__ERR)
#define wr_cl45_pma_pmd_fec_en(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte_addr32(ma,0x80000ab,0x0001,0,wr_val)
#define rd_cl45_pma_pmd_cor_count_l()                 _merlin_mptwo_pmd_rde_reg_addr32(ma,0x80000ac,__ERR)
#define wr_cl45_pma_pmd_cor_count_l(wr_val)           merlin_mptwo_pmd_wr_reg_addr32(ma,0x80000ac,wr_val)
#define rd_cl45_pma_pmd_cor_count_h()                 _merlin_mptwo_pmd_rde_reg_addr32(ma,0x80000ad,__ERR)
#define wr_cl45_pma_pmd_cor_count_h(wr_val)           merlin_mptwo_pmd_wr_reg_addr32(ma,0x80000ad,wr_val)
#define rd_cl45_pma_pmd_uncor_count_l()               _merlin_mptwo_pmd_rde_reg_addr32(ma,0x80000ae,__ERR)
#define wr_cl45_pma_pmd_uncor_count_l(wr_val)         merlin_mptwo_pmd_wr_reg_addr32(ma,0x80000ae,wr_val)
#define rd_cl45_pma_pmd_uncor_count_h()               _merlin_mptwo_pmd_rde_reg_addr32(ma,0x80000af,__ERR)
#define wr_cl45_pma_pmd_uncor_count_h(wr_val)         merlin_mptwo_pmd_wr_reg_addr32(ma,0x80000af,wr_val)
#define rdc_blk_addr()                                _merlin_mptwo_pmd_rde_field(ma,0xffdf,1,5,__ERR)
#define wrc_blk_addr(wr_val)                          merlin_mptwo_pmd_mwr_reg(ma,0xffdf,0x7ff0,4,wr_val)
#define rdc_mdio_drv_comclk()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xffdc,0,15,__ERR)
#define wrc_mdio_drv_comclk(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xffdc,0x8000,15,wr_val)
#define rdc_mdio_brcst_port_addr()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xffdc,11,11,__ERR)
#define wrc_mdio_brcst_port_addr(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xffdc,0x001f,0,wr_val)
#define rdc_mdio_multi_prts_en()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xffdd,0,15,__ERR)
#define wrc_mdio_multi_prts_en(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xffdd,0x8000,15,wr_val)
#define rdc_mdio_multi_mmds_en()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xffdd,1,15,__ERR)
#define wrc_mdio_multi_mmds_en(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xffdd,0x4000,14,wr_val)
#define rdc_mdio_dev_pcs_en()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xffdd,9,15,__ERR)
#define wrc_mdio_dev_pcs_en(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xffdd,0x0040,6,wr_val)
#define rdc_mdio_dev_dte_en()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xffdd,10,15,__ERR)
#define wrc_mdio_dev_dte_en(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xffdd,0x0020,5,wr_val)
#define rdc_mdio_dev_phy_en()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xffdd,11,15,__ERR)
#define wrc_mdio_dev_phy_en(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xffdd,0x0010,4,wr_val)
#define rdc_mdio_dev_an_en()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xffdd,12,15,__ERR)
#define wrc_mdio_dev_an_en(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xffdd,0x0008,3,wr_val)
#define rdc_mdio_dev_pmd_en()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xffdd,13,15,__ERR)
#define wrc_mdio_dev_pmd_en(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xffdd,0x0004,2,wr_val)
#define rdc_mdio_dev_cl22_en()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xffdd,15,15,__ERR)
#define wrc_mdio_dev_cl22_en(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xffdd,0x0001,0,wr_val)
#define rdc_mdio_aer()                                _merlin_mptwo_pmd_rde_reg(ma,0xffde,__ERR)
#define wrc_mdio_aer(wr_val)                          merlin_mptwo_pmd_wr_reg(ma,0xffde,wr_val)
#define rdc_micro_ram_count()                         _merlin_mptwo_pmd_rde_reg(ma,0xd200,__ERR)
#define wrc_micro_ram_count(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0xd200,wr_val)
#define rdc_micro_ram_address()                       _merlin_mptwo_pmd_rde_reg(ma,0xd201,__ERR)
#define wrc_micro_ram_address(wr_val)                 merlin_mptwo_pmd_wr_reg(ma,0xd201,wr_val)
#define rdc_micro_init_cmd()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,0,15,__ERR)
#define wrc_micro_init_cmd(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x8000,15,wr_val)
#define rdc_micro_pmi_hp_ack_frc_val()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,1,15,__ERR)
#define wrc_micro_pmi_hp_ack_frc_val(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x4000,14,wr_val)
#define rdc_micro_pmi_hp_ack_frc()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,2,15,__ERR)
#define wrc_micro_pmi_hp_ack_frc(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x2000,13,wr_val)
#define rdc_micro_mdio_prog_ram_cs_frc_val()          _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,3,15,__ERR)
#define wrc_micro_mdio_prog_ram_cs_frc_val(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x1000,12,wr_val)
#define rdc_micro_mdio_prog_ram_cs_frc()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,4,15,__ERR)
#define wrc_micro_mdio_prog_ram_cs_frc(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x0800,11,wr_val)
#define rdc_micro_mdio_autowakeup()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,5,15,__ERR)
#define wrc_micro_mdio_autowakeup(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x0400,10,wr_val)
#define rdc_micro_byte_mode()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,6,15,__ERR)
#define wrc_micro_byte_mode(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x0200,9,wr_val)
#define rdc_micro_mdio_ram_access_mode()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,7,14,__ERR)
#define wrc_micro_mdio_ram_access_mode(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x0180,7,wr_val)
#define rdc_micro_mdio_ram_read_autoinc_en()          _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,9,15,__ERR)
#define wrc_micro_mdio_ram_read_autoinc_en(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x0040,6,wr_val)
#define rdc_micro_mdio_dw8051_reset_n()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,11,15,__ERR)
#define wrc_micro_mdio_dw8051_reset_n(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x0010,4,wr_val)
#define rdc_micro_write()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,12,15,__ERR)
#define wrc_micro_write(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x0008,3,wr_val)
#define rdc_micro_read()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,13,15,__ERR)
#define wrc_micro_read(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x0004,2,wr_val)
#define rdc_micro_stop()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,14,15,__ERR)
#define wrc_micro_stop(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x0002,1,wr_val)
#define rdc_micro_run()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd202,15,15,__ERR)
#define wrc_micro_run(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd202,0x0001,0,wr_val)
#define rdc_micro_ram_wrdata()                        _merlin_mptwo_pmd_rde_reg(ma,0xd203,__ERR)
#define wrc_micro_ram_wrdata(wr_val)                  merlin_mptwo_pmd_wr_reg(ma,0xd203,wr_val)
#define rdc_micro_ram_rddata()                        _merlin_mptwo_pmd_rde_reg(ma,0xd204,__ERR)
#define rdc_micro_init_done()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd205,0,15,__ERR)
#define rdc_micro_fsm()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd205,10,12,__ERR)
#define rdc_micro_err1()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd205,14,15,__ERR)
#define rdc_micro_err0()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd205,15,15,__ERR)
#define rdc_micro_status_muxed()                      _merlin_mptwo_pmd_rde_reg(ma,0xd206,__ERR)
#define rdc_micro_mdio_uc_mailbox_msw()               _merlin_mptwo_pmd_rde_reg(ma,0xd207,__ERR)
#define wrc_micro_mdio_uc_mailbox_msw(wr_val)         merlin_mptwo_pmd_wr_reg(ma,0xd207,wr_val)
#define rdc_micro_mdio_uc_mailbox_lsw()               _merlin_mptwo_pmd_rde_reg(ma,0xd208,__ERR)
#define wrc_micro_mdio_uc_mailbox_lsw(wr_val)         merlin_mptwo_pmd_wr_reg(ma,0xd208,wr_val)
#define rdc_micro_uc_mdio_mailbox_msw()               _merlin_mptwo_pmd_rde_reg(ma,0xd20b,__ERR)
#define rdc_micro_uc_mdio_mailbox_lsw()               _merlin_mptwo_pmd_rde_reg(ma,0xd209,__ERR)
#define rdc_micro_srst_dw8051_to_pmi()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd20a,0,15,__ERR)
#define wrc_micro_srst_dw8051_to_pmi(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20a,0x8000,15,wr_val)
#define rdc_micro_srst_mdio_program_access()          _merlin_mptwo_pmd_rde_field_byte(ma,0xd20a,1,15,__ERR)
#define wrc_micro_srst_mdio_program_access(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20a,0x4000,14,wr_val)
#define rdc_micro_srst_mdio_load_program_ram()        _merlin_mptwo_pmd_rde_field_byte(ma,0xd20a,2,15,__ERR)
#define wrc_micro_srst_mdio_load_program_ram(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20a,0x2000,13,wr_val)
#define rdc_micro_zero_rom_dataout()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd20a,3,15,__ERR)
#define wrc_micro_zero_rom_dataout(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20a,0x1000,12,wr_val)
#define rdc_micro_ram_clk_invert()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd20a,4,15,__ERR)
#define wrc_micro_ram_clk_invert(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20a,0x0800,11,wr_val)
#define rdc_micro_srst_mdio_dataram_access()          _merlin_mptwo_pmd_rde_field_byte(ma,0xd20a,5,15,__ERR)
#define wrc_micro_srst_mdio_dataram_access(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20a,0x0400,10,wr_val)
#define rdc_micro_pmi_ack_timeout_val()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd20a,12,12,__ERR)
#define wrc_micro_pmi_ack_timeout_val(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20a,0x000f,0,wr_val)
#define rdc_micro_gen_status_sel()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd20c,0,13,__ERR)
#define wrc_micro_gen_status_sel(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20c,0xe000,13,wr_val)
#define rdc_micro_disable_ecc()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd20c,3,15,__ERR)
#define wrc_micro_disable_ecc(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20c,0x1000,12,wr_val)
#define rdc_micro_inrush_current_frc_val()            _merlin_mptwo_pmd_rde_field_byte(ma,0xd20c,4,15,__ERR)
#define wrc_micro_inrush_current_frc_val(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20c,0x0800,11,wr_val)
#define rdc_micro_inrush_current_frc()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd20c,5,15,__ERR)
#define wrc_micro_inrush_current_frc(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20c,0x0400,10,wr_val)
#define rdc_micro_pram_if_rstb()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd20c,13,15,__ERR)
#define wrc_micro_pram_if_rstb(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20c,0x0004,2,wr_val)
#define rdc_micro_pram_if_flop_bypass()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd20c,14,15,__ERR)
#define wrc_micro_pram_if_flop_bypass(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20c,0x0002,1,wr_val)
#define rdc_micro_pram_if_en()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd20c,15,15,__ERR)
#define wrc_micro_pram_if_en(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20c,0x0001,0,wr_val)
#define rdc_micro_system_reset_n()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd20d,14,15,__ERR)
#define wrc_micro_system_reset_n(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20d,0x0002,1,wr_val)
#define rdc_micro_system_clk_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd20d,15,15,__ERR)
#define wrc_micro_system_clk_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd20d,0x0001,0,wr_val)
#define rdc_micro_tempature_data()                    _merlin_mptwo_pmd_rde_reg(ma,0xd20e,__ERR)
#define rdc_micro_program_ram_tm()                    _merlin_mptwo_pmd_rde_field(ma,0xd210,6,6,__ERR)
#define wrc_micro_program_ram_tm(wr_val)              merlin_mptwo_pmd_mwr_reg(ma,0xd210,0x03ff,0,wr_val)
#define rdc_micro_program_ram_wbt()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd211,6,14,__ERR)
#define wrc_micro_program_ram_wbt(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd211,0x0300,8,wr_val)
#define rdc_micro_program_ram_rdt()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd211,10,14,__ERR)
#define wrc_micro_program_ram_rdt(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd211,0x0030,4,wr_val)
#define rdc_micro_program_ram_lvm()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd211,15,15,__ERR)
#define wrc_micro_program_ram_lvm(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd211,0x0001,0,wr_val)
#define rdc_micro_dataram_tm()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd214,10,10,__ERR)
#define wrc_micro_dataram_tm(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd214,0x003f,0,wr_val)
#define rdc_micro_dataram_wbt()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd215,6,14,__ERR)
#define wrc_micro_dataram_wbt(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd215,0x0300,8,wr_val)
#define rdc_micro_dataram_rdt()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd215,10,14,__ERR)
#define wrc_micro_dataram_rdt(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd215,0x0030,4,wr_val)
#define rdc_micro_dataram_lvm()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd215,15,15,__ERR)
#define wrc_micro_dataram_lvm(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd215,0x0001,0,wr_val)
#define rdc_micro_iram_tm()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd218,10,10,__ERR)
#define wrc_micro_iram_tm(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd218,0x003f,0,wr_val)
#define rdc_micro_iram_wbt()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd219,6,14,__ERR)
#define wrc_micro_iram_wbt(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd219,0x0300,8,wr_val)
#define rdc_micro_iram_rdt()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd219,10,14,__ERR)
#define wrc_micro_iram_rdt(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd219,0x0030,4,wr_val)
#define rdc_micro_iram_lvm()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd219,15,15,__ERR)
#define wrc_micro_iram_lvm(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd219,0x0001,0,wr_val)
#define rdc_pcs_patgen_reg0()                         _merlin_mptwo_pmd_rde_reg(ma,0x9130,__ERR)
#define wrc_pcs_patgen_reg0(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9130,wr_val)
#define rdc_pcs_patgen_reg1()                         _merlin_mptwo_pmd_rde_reg(ma,0x9131,__ERR)
#define wrc_pcs_patgen_reg1(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9131,wr_val)
#define rdc_pcs_patgen_reg2()                         _merlin_mptwo_pmd_rde_reg(ma,0x9132,__ERR)
#define wrc_pcs_patgen_reg2(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9132,wr_val)
#define rdc_pcs_patgen_reg3()                         _merlin_mptwo_pmd_rde_reg(ma,0x9133,__ERR)
#define wrc_pcs_patgen_reg3(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9133,wr_val)
#define rdc_pcs_patgen_reg4()                         _merlin_mptwo_pmd_rde_reg(ma,0x9134,__ERR)
#define wrc_pcs_patgen_reg4(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9134,wr_val)
#define rdc_pcs_patgen_reg5()                         _merlin_mptwo_pmd_rde_reg(ma,0x9135,__ERR)
#define wrc_pcs_patgen_reg5(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9135,wr_val)
#define rdc_pcs_patgen_reg6()                         _merlin_mptwo_pmd_rde_reg(ma,0x9136,__ERR)
#define wrc_pcs_patgen_reg6(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9136,wr_val)
#define rdc_pcs_patgen_reg7()                         _merlin_mptwo_pmd_rde_reg(ma,0x9137,__ERR)
#define wrc_pcs_patgen_reg7(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9137,wr_val)
#define rdc_pcs_patgen_reg8()                         _merlin_mptwo_pmd_rde_reg(ma,0x9138,__ERR)
#define wrc_pcs_patgen_reg8(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9138,wr_val)
#define rdc_pcs_patgen_reg9()                         _merlin_mptwo_pmd_rde_reg(ma,0x9139,__ERR)
#define wrc_pcs_patgen_reg9(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0x9139,wr_val)
#define rdc_pcs_patgen_reg10()                        _merlin_mptwo_pmd_rde_reg(ma,0x913a,__ERR)
#define wrc_pcs_patgen_reg10(wr_val)                  merlin_mptwo_pmd_wr_reg(ma,0x913a,wr_val)
#define rdc_pcs_patgen_reg11()                        _merlin_mptwo_pmd_rde_reg(ma,0x913b,__ERR)
#define wrc_pcs_patgen_reg11(wr_val)                  merlin_mptwo_pmd_wr_reg(ma,0x913b,wr_val)
#define rdc_pcs_patgen_reg12()                        _merlin_mptwo_pmd_rde_reg(ma,0x913c,__ERR)
#define wrc_pcs_patgen_reg12(wr_val)                  merlin_mptwo_pmd_wr_reg(ma,0x913c,wr_val)
#define rdc_pcs_patgen_reg13()                        _merlin_mptwo_pmd_rde_reg(ma,0x913d,__ERR)
#define wrc_pcs_patgen_reg13(wr_val)                  merlin_mptwo_pmd_wr_reg(ma,0x913d,wr_val)
#define rdc_pcs_patgen_reg14()                        _merlin_mptwo_pmd_rde_reg(ma,0x913e,__ERR)
#define wrc_pcs_patgen_reg14(wr_val)                  merlin_mptwo_pmd_wr_reg(ma,0x913e,wr_val)
#define rdc_pcs_patgen_reg15()                        _merlin_mptwo_pmd_rde_reg(ma,0x9140,__ERR)
#define wrc_pcs_patgen_reg15(wr_val)                  merlin_mptwo_pmd_wr_reg(ma,0x9140,wr_val)
#define rdc_pcs_patgen_good_blk_cnt_to_lock()         _merlin_mptwo_pmd_rde_field_byte(ma,0x9141,5,13,__ERR)
#define wrc_pcs_patgen_good_blk_cnt_to_lock(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9141,0x0700,8,wr_val)
#define rdc_pcs_patgen_err_blk_cnt_to_unlock()        _merlin_mptwo_pmd_rde_field_byte(ma,0x9141,8,11,__ERR)
#define wrc_pcs_patgen_err_blk_cnt_to_unlock(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9141,0x00f8,3,wr_val)
#define rdc_pcs_patgen_burst_ignore_cnt()             _merlin_mptwo_pmd_rde_field_byte(ma,0x9141,13,13,__ERR)
#define wrc_pcs_patgen_burst_ignore_cnt(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9141,0x0007,0,wr_val)
#define rdc_patt_gen_seq_0()                          _merlin_mptwo_pmd_rde_reg(ma,0xd100,__ERR)
#define wrc_patt_gen_seq_0(wr_val)                    merlin_mptwo_pmd_wr_reg(ma,0xd100,wr_val)
#define rdc_patt_gen_seq_1()                          _merlin_mptwo_pmd_rde_reg(ma,0xd101,__ERR)
#define wrc_patt_gen_seq_1(wr_val)                    merlin_mptwo_pmd_wr_reg(ma,0xd101,wr_val)
#define rdc_patt_gen_seq_2()                          _merlin_mptwo_pmd_rde_reg(ma,0xd102,__ERR)
#define wrc_patt_gen_seq_2(wr_val)                    merlin_mptwo_pmd_wr_reg(ma,0xd102,wr_val)
#define rdc_patt_gen_seq_3()                          _merlin_mptwo_pmd_rde_reg(ma,0xd103,__ERR)
#define wrc_patt_gen_seq_3(wr_val)                    merlin_mptwo_pmd_wr_reg(ma,0xd103,wr_val)
#define rdc_patt_gen_seq_4()                          _merlin_mptwo_pmd_rde_reg(ma,0xd104,__ERR)
#define wrc_patt_gen_seq_4(wr_val)                    merlin_mptwo_pmd_wr_reg(ma,0xd104,wr_val)
#define rdc_patt_gen_seq_5()                          _merlin_mptwo_pmd_rde_reg(ma,0xd105,__ERR)
#define wrc_patt_gen_seq_5(wr_val)                    merlin_mptwo_pmd_wr_reg(ma,0xd105,wr_val)
#define rdc_patt_gen_seq_6()                          _merlin_mptwo_pmd_rde_reg(ma,0xd106,__ERR)
#define wrc_patt_gen_seq_6(wr_val)                    merlin_mptwo_pmd_wr_reg(ma,0xd106,wr_val)
#define rdc_patt_gen_seq_7()                          _merlin_mptwo_pmd_rde_reg(ma,0xd107,__ERR)
#define wrc_patt_gen_seq_7(wr_val)                    merlin_mptwo_pmd_wr_reg(ma,0xd107,wr_val)
#define rdc_patt_gen_seq_8()                          _merlin_mptwo_pmd_rde_reg(ma,0xd108,__ERR)
#define wrc_patt_gen_seq_8(wr_val)                    merlin_mptwo_pmd_wr_reg(ma,0xd108,wr_val)
#define rdc_patt_gen_seq_9()                          _merlin_mptwo_pmd_rde_reg(ma,0xd109,__ERR)
#define wrc_patt_gen_seq_9(wr_val)                    merlin_mptwo_pmd_wr_reg(ma,0xd109,wr_val)
#define rdc_patt_gen_seq_10()                         _merlin_mptwo_pmd_rde_reg(ma,0xd10a,__ERR)
#define wrc_patt_gen_seq_10(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0xd10a,wr_val)
#define rdc_patt_gen_seq_11()                         _merlin_mptwo_pmd_rde_reg(ma,0xd10b,__ERR)
#define wrc_patt_gen_seq_11(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0xd10b,wr_val)
#define rdc_patt_gen_seq_12()                         _merlin_mptwo_pmd_rde_reg(ma,0xd10c,__ERR)
#define wrc_patt_gen_seq_12(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0xd10c,wr_val)
#define rdc_patt_gen_seq_13()                         _merlin_mptwo_pmd_rde_reg(ma,0xd10d,__ERR)
#define wrc_patt_gen_seq_13(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0xd10d,wr_val)
#define rdc_patt_gen_seq_14()                         _merlin_mptwo_pmd_rde_reg(ma,0xd10e,__ERR)
#define wrc_patt_gen_seq_14(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0xd10e,wr_val)
#define rdc_pcs_main_refclk_sel()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x9100,0,13,__ERR)
#define wrc_pcs_main_refclk_sel(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9100,0xe000,13,wr_val)
#define rdc_pcs_main_cl49_low_latency_en()            _merlin_mptwo_pmd_rde_field_byte(ma,0x9100,3,15,__ERR)
#define wrc_pcs_main_cl49_low_latency_en(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9100,0x1000,12,wr_val)
#define rdc_pcs_main_port_mode_sel()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x9100,9,13,__ERR)
#define wrc_pcs_main_port_mode_sel(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9100,0x0070,4,wr_val)
#define rdc_pcs_main_single_port_mode()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9100,12,15,__ERR)
#define wrc_pcs_main_single_port_mode(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9100,0x0008,3,wr_val)
#define rdc_pcs_main_stand_alone_mode()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9100,13,15,__ERR)
#define wrc_pcs_main_stand_alone_mode(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9100,0x0004,2,wr_val)
#define rdc_pcs_main_pmd_ieee_rst_decouple_en()       _merlin_mptwo_pmd_rde_field_byte(ma,0x9100,14,15,__ERR)
#define wrc_pcs_main_pmd_ieee_rst_decouple_en(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9100,0x0002,1,wr_val)
#define rdc_pcs_main_mdioreg_rst_sw()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x9100,15,15,__ERR)
#define wrc_pcs_main_mdioreg_rst_sw(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9100,0x0001,0,wr_val)
#define rdc_pcs_main_tick_override()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x9107,0,15,__ERR)
#define wrc_pcs_main_tick_override(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9107,0x8000,15,wr_val)
#define rdc_pcs_main_tick_numerator_upper()           _merlin_mptwo_pmd_rde_field(ma,0x9107,1,1,__ERR)
#define wrc_pcs_main_tick_numerator_upper(wr_val)     merlin_mptwo_pmd_mwr_reg(ma,0x9107,0x7fff,0,wr_val)
#define rdc_pcs_main_tick_numerator_lower()           _merlin_mptwo_pmd_rde_field_byte(ma,0x9108,0,12,__ERR)
#define wrc_pcs_main_tick_numerator_lower(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9108,0xf000,12,wr_val)
#define rdc_pcs_main_tick_denominator()               _merlin_mptwo_pmd_rde_field(ma,0x9108,4,6,__ERR)
#define wrc_pcs_main_tick_denominator(wr_val)         merlin_mptwo_pmd_mwr_reg(ma,0x9108,0x0ffc,2,wr_val)
#define rdc_pcs_main_remote_pcs_loopback_enable()     _merlin_mptwo_pmd_rde_field_byte(ma,0x9109,0,12,__ERR)
#define wrc_pcs_main_remote_pcs_loopback_enable(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9109,0xf000,12,wr_val)
#define rdc_pcs_main_remote_pmd_loopback_enable()     _merlin_mptwo_pmd_rde_field_byte(ma,0x9109,4,12,__ERR)
#define wrc_pcs_main_remote_pmd_loopback_enable(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9109,0x0f00,8,wr_val)
#define rdc_pcs_main_local_pcs_loopback_enable()      _merlin_mptwo_pmd_rde_field_byte(ma,0x9109,8,12,__ERR)
#define wrc_pcs_main_local_pcs_loopback_enable(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9109,0x00f0,4,wr_val)
#define rdc_pcs_main_tla_pll_sequencer_fsm_status()   _merlin_mptwo_pmd_rde_field_byte(ma,0x910d,11,11,__ERR)
#define rdc_pcs_main_rev_letter()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x910e,0,14,__ERR)
#define rdc_pcs_main_rev_number()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x910e,2,13,__ERR)
#define rdc_pcs_main_bonding()                        _merlin_mptwo_pmd_rde_field_byte(ma,0x910e,5,14,__ERR)
#define rdc_pcs_main_tech_proc()                      _merlin_mptwo_pmd_rde_field_byte(ma,0x910e,7,13,__ERR)
#define rdc_pcs_main_model_number()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x910e,10,10,__ERR)
#define rdc_pcs_main_pmi_lp_merge_method2_en()        _merlin_mptwo_pmd_rde_field_byte(ma,0x910c,13,15,__ERR)
#define wrc_pcs_main_pmi_lp_merge_method2_en(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x910c,0x0004,2,wr_val)
#define rdc_pcs_main_pcs_devid_override()             _merlin_mptwo_pmd_rde_field_byte(ma,0x910c,14,15,__ERR)
#define wrc_pcs_main_pcs_devid_override(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x910c,0x0002,1,wr_val)
#define rdc_pcs_main_pmd_devid_override()             _merlin_mptwo_pmd_rde_field_byte(ma,0x910c,15,15,__ERR)
#define wrc_pcs_main_pmd_devid_override(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x910c,0x0001,0,wr_val)
#define rdc_cal_th()                                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd120,0,14,__ERR)
#define wrc_cal_th(wr_val)                            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd120,0xc000,14,wr_val)
#define rdc_calib_step_time()                         _merlin_mptwo_pmd_rde_field(ma,0xd120,3,3,__ERR)
#define wrc_calib_step_time(wr_val)                   merlin_mptwo_pmd_mwr_reg(ma,0xd120,0x1fff,0,wr_val)
#define rdc_freqdet_time()                            _merlin_mptwo_pmd_rde_reg(ma,0xd121,__ERR)
#define wrc_freqdet_time(wr_val)                      merlin_mptwo_pmd_wr_reg(ma,0xd121,wr_val)
#define rdc_calib_cap_charge_time()                   _merlin_mptwo_pmd_rde_field(ma,0xd122,4,4,__ERR)
#define wrc_calib_cap_charge_time(wr_val)             merlin_mptwo_pmd_mwr_reg(ma,0xd122,0x0fff,0,wr_val)
#define rdc_ext_state()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd123,0,12,__ERR)
#define wrc_ext_state(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd123,0xf000,12,wr_val)
#define rdc_accel_en()                                _merlin_mptwo_pmd_rde_field_byte(ma,0xd123,4,15,__ERR)
#define wrc_accel_en(wr_val)                          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd123,0x0800,11,wr_val)
#define rdc_debug_clr()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd123,5,15,__ERR)
#define wrc_debug_clr(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd123,0x0400,10,wr_val)
#define rdc_freqdet_time_msb()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd123,6,15,__ERR)
#define wrc_freqdet_time_msb(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd123,0x0200,9,wr_val)
#define rdc_freqdet_win()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd123,8,8,__ERR)
#define wrc_freqdet_win(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd123,0x00ff,0,wr_val)
#define rdc_halfstep_en()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd124,0,15,__ERR)
#define wrc_halfstep_en(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd124,0x8000,15,wr_val)
#define rdc_pll_force_cap_pass_en()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd124,1,15,__ERR)
#define wrc_pll_force_cap_pass_en(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd124,0x4000,14,wr_val)
#define rdc_pll_force_cap_pass()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd124,2,15,__ERR)
#define wrc_pll_force_cap_pass(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd124,0x2000,13,wr_val)
#define rdc_cal_pause_en()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd124,3,15,__ERR)
#define wrc_cal_pause_en(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd124,0x1000,12,wr_val)
#define rdc_cal_pause_rel()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd124,4,15,__ERR)
#define wrc_cal_pause_rel(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd124,0x0800,11,wr_val)
#define rdc_cap_delay()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd124,5,15,__ERR)
#define wrc_cap_delay(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd124,0x0400,10,wr_val)
#define rdc_calib_start()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd124,6,15,__ERR)
#define wrc_calib_start(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd124,0x0200,9,wr_val)
#define rdc_en_calib_n()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd124,7,15,__ERR)
#define wrc_en_calib_n(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd124,0x0100,8,wr_val)
#define rdc_ext_range()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd124,9,9,__ERR)
#define wrc_ext_range(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd124,0x007f,0,wr_val)
#define rdc_pll_seq_start()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,0,15,__ERR)
#define wrc_pll_seq_start(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x8000,15,wr_val)
#define rdc_lkdt_pause_en()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,1,15,__ERR)
#define wrc_lkdt_pause_en(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x4000,14,wr_val)
#define rdc_lkdt_pause_rel()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,2,15,__ERR)
#define wrc_lkdt_pause_rel(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x2000,13,wr_val)
#define rdc_vco_rst_en()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,3,15,__ERR)
#define wrc_vco_rst_en(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x1000,12,wr_val)
#define rdc_autocal_en()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,7,15,__ERR)
#define wrc_autocal_en(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x0100,8,wr_val)
#define rdc_autocal_cnt()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,8,13,__ERR)
#define wrc_autocal_cnt(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x00e0,5,wr_val)
#define rdc_lkdt_byp()                                _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,11,15,__ERR)
#define wrc_lkdt_byp(wr_val)                          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x0010,4,wr_val)
#define rdc_pll_lock_frc_val()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,12,15,__ERR)
#define wrc_pll_lock_frc_val(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x0008,3,wr_val)
#define rdc_pll_lock_frc()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,13,15,__ERR)
#define wrc_pll_lock_frc(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x0004,2,wr_val)
#define rdc_pllforce_fdone()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,14,15,__ERR)
#define wrc_pllforce_fdone(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x0002,1,wr_val)
#define rdc_pllforce_fdone_en()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd125,15,15,__ERR)
#define wrc_pllforce_fdone_en(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd125,0x0001,0,wr_val)
#define rdc_band_iqbuf_sel()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd126,8,15,__ERR)
#define wrc_band_iqbuf_sel(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd126,0x0080,7,wr_val)
#define rdc_vcorange_sel()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd126,9,15,__ERR)
#define wrc_vcorange_sel(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd126,0x0040,6,wr_val)
#define rdc_vcobufpon_sel()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd126,10,15,__ERR)
#define wrc_vcobufpon_sel(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd126,0x0020,5,wr_val)
#define rdc_vcopon_sel()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd126,12,15,__ERR)
#define wrc_vcopon_sel(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd126,0x0008,3,wr_val)
#define rdc_pllpon_sel()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd126,14,15,__ERR)
#define wrc_pllpon_sel(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd126,0x0002,1,wr_val)
#define rdc_pll_fail_stky()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd128,0,15,__ERR)
#define rdc_cal_state()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd128,1,12,__ERR)
#define rdc_cal_valid()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd128,5,15,__ERR)
#define rdc_pll_lock()                                _merlin_mptwo_pmd_rde_field_byte(ma,0xd128,6,15,__ERR)
#define rdc_pll_lock_bar_stky()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd128,7,15,__ERR)
#define rdc_pll_range()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd128,9,9,__ERR)
#define rdc_lkdtref_counter_msb()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd129,0,15,__ERR)
#define rdc_lkdtvco_counter_msb()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd129,1,15,__ERR)
#define rdc_calref_counter()                          _merlin_mptwo_pmd_rde_field(ma,0xd129,3,3,__ERR)
#define rdc_band_iqbuf_mux()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd12a,0,13,__ERR)
#define rdc_calvco_counter()                          _merlin_mptwo_pmd_rde_field(ma,0xd12a,3,3,__ERR)
#define rdc_lkdtref_counter()                         _merlin_mptwo_pmd_rde_reg(ma,0xd12b,__ERR)
#define rdc_lkdtvco_counter()                         _merlin_mptwo_pmd_rde_reg(ma,0xd12c,__ERR)
#define rdc_vcobufpon_mux()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd12d,2,12,__ERR)
#define rdc_calstate_onehot()                         _merlin_mptwo_pmd_rde_field(ma,0xd12d,6,6,__ERR)
#define rdc_pll_pwrdn_or()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd12e,0,15,__ERR)
#define rdc_vco_range_mux()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd12e,1,9,__ERR)
#define rdc_vcopon_mux()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd12e,8,12,__ERR)
#define rdc_pllpon_mux()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd12e,12,12,__ERR)
#define rdc_pcs_rx_descr1_mode_custom()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9220,12,14,__ERR)
#define wrc_pcs_rx_descr1_mode_custom(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9220,0x000c,2,wr_val)
#define rdc_pcs_rx_descr1_mode_bypass()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9220,14,14,__ERR)
#define wrc_pcs_rx_descr1_mode_bypass(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9220,0x0003,0,wr_val)
#define rdc_pcs_rx_blocksync_mode_custom()            _merlin_mptwo_pmd_rde_field_byte(ma,0x9221,4,13,__ERR)
#define wrc_pcs_rx_blocksync_mode_custom(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9221,0x0e00,9,wr_val)
#define rdc_pcs_rx_blocksync_mode_fec()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9221,7,13,__ERR)
#define wrc_pcs_rx_blocksync_mode_fec(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9221,0x01c0,6,wr_val)
#define rdc_pcs_rx_blocksync_mode_cl49()              _merlin_mptwo_pmd_rde_field_byte(ma,0x9221,10,13,__ERR)
#define wrc_pcs_rx_blocksync_mode_cl49(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9221,0x0038,3,wr_val)
#define rdc_pcs_rx_blocksync_mode_8b10b()             _merlin_mptwo_pmd_rde_field_byte(ma,0x9221,13,13,__ERR)
#define wrc_pcs_rx_blocksync_mode_8b10b(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9221,0x0007,0,wr_val)
#define rdc_pcs_rx_decoder_mode_custom()              _merlin_mptwo_pmd_rde_field_byte(ma,0x9222,7,13,__ERR)
#define wrc_pcs_rx_decoder_mode_custom(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9222,0x01c0,6,wr_val)
#define rdc_pcs_rx_decoder_mode_cl49()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9222,10,13,__ERR)
#define wrc_pcs_rx_decoder_mode_cl49(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9222,0x0038,3,wr_val)
#define rdc_pcs_rx_decoder_mode_cl36()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9222,13,13,__ERR)
#define wrc_pcs_rx_decoder_mode_cl36(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9222,0x0007,0,wr_val)
#define rdc_pcs_rx_deskew_mode_custom()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9223,7,13,__ERR)
#define wrc_pcs_rx_deskew_mode_custom(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9223,0x01c0,6,wr_val)
#define rdc_pcs_rx_deskew_mode_bypass()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9223,10,13,__ERR)
#define wrc_pcs_rx_deskew_mode_bypass(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9223,0x0038,3,wr_val)
#define rdc_pcs_rx_deskew_mode_cl36_10b()             _merlin_mptwo_pmd_rde_field_byte(ma,0x9223,13,13,__ERR)
#define wrc_pcs_rx_deskew_mode_cl36_10b(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9223,0x0007,0,wr_val)
#define rdc_pcs_rx_idle_force_link_down()             _merlin_mptwo_pmd_rde_field_byte(ma,0x9224,10,15,__ERR)
#define wrc_pcs_rx_idle_force_link_down(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9224,0x0020,5,wr_val)
#define rdc_pcs_rx_force_tx_till_link()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9224,11,15,__ERR)
#define wrc_pcs_rx_force_tx_till_link(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9224,0x0010,4,wr_val)
#define rdc_pcs_rx_force_tx_till_pmdlock()            _merlin_mptwo_pmd_rde_field_byte(ma,0x9224,12,15,__ERR)
#define wrc_pcs_rx_force_tx_till_pmdlock(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9224,0x0008,3,wr_val)
#define rdc_pcs_rx_reorder_mode_custom()              _merlin_mptwo_pmd_rde_field_byte(ma,0x9224,13,15,__ERR)
#define wrc_pcs_rx_reorder_mode_custom(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9224,0x0004,2,wr_val)
#define rdc_pcs_rx_reorder_mode_none()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9224,14,15,__ERR)
#define wrc_pcs_rx_reorder_mode_none(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9224,0x0002,1,wr_val)
#define rdc_pcs_rx_reorder_mode_cl36()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9224,15,15,__ERR)
#define wrc_pcs_rx_reorder_mode_cl36(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9224,0x0001,0,wr_val)
#define rdc_pcs_rx_desc2_byte_deletion_none()         _merlin_mptwo_pmd_rde_field_byte(ma,0x9225,1,14,__ERR)
#define wrc_pcs_rx_desc2_byte_deletion_none(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9225,0x6000,13,wr_val)
#define rdc_pcs_rx_desc2_byte_deletion_100m()         _merlin_mptwo_pmd_rde_field_byte(ma,0x9225,3,14,__ERR)
#define wrc_pcs_rx_desc2_byte_deletion_100m(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9225,0x1800,11,wr_val)
#define rdc_pcs_rx_desc2_byte_deletion_10m()          _merlin_mptwo_pmd_rde_field_byte(ma,0x9225,5,14,__ERR)
#define wrc_pcs_rx_desc2_byte_deletion_10m(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9225,0x0600,9,wr_val)
#define rdc_pcs_rx_desc2_mode_custom()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9225,7,13,__ERR)
#define wrc_pcs_rx_desc2_mode_custom(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9225,0x01c0,6,wr_val)
#define rdc_pcs_rx_desc2_mode_cl49()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x9225,10,13,__ERR)
#define wrc_pcs_rx_desc2_mode_cl49(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9225,0x0038,3,wr_val)
#define rdc_pcs_rx_desc2_mode_cl36()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x9225,13,13,__ERR)
#define wrc_pcs_rx_desc2_mode_cl36(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9225,0x0007,0,wr_val)
#define rdc_pcs_rx_set_ber_window_512()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9226,0,15,__ERR)
#define wrc_pcs_rx_set_ber_window_512(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9226,0x8000,15,wr_val)
#define rdc_pcs_rx_cl49_ber_limit()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x9226,8,10,__ERR)
#define wrc_pcs_rx_cl49_ber_limit(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9226,0x00fc,2,wr_val)
#define rdc_pcs_rx_cl49_valid_sh_cnt()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9227,0,8,__ERR)
#define wrc_pcs_rx_cl49_valid_sh_cnt(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9227,0xff00,8,wr_val)
#define rdc_pcs_rx_cl49_invalid_sh_cnt()              _merlin_mptwo_pmd_rde_field_byte(ma,0x9227,8,8,__ERR)
#define wrc_pcs_rx_cl49_invalid_sh_cnt(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9227,0x00ff,0,wr_val)
#define rdc_pcs_rx_reg10m_modulo()                    _merlin_mptwo_pmd_rde_field(ma,0x9230,7,7,__ERR)
#define wrc_pcs_rx_reg10m_modulo(wr_val)              merlin_mptwo_pmd_mwr_reg(ma,0x9230,0x01ff,0,wr_val)
#define rdc_pcs_rx_reg100m_modulo()                   _merlin_mptwo_pmd_rde_field(ma,0x9231,7,7,__ERR)
#define wrc_pcs_rx_reg100m_modulo(wr_val)             merlin_mptwo_pmd_mwr_reg(ma,0x9231,0x01ff,0,wr_val)
#define rdc_pcs_rx_reg1g_modulo()                     _merlin_mptwo_pmd_rde_field(ma,0x9232,7,7,__ERR)
#define wrc_pcs_rx_reg1g_modulo(wr_val)               merlin_mptwo_pmd_mwr_reg(ma,0x9232,0x01ff,0,wr_val)
#define rdc_pcs_rx_reg2p5g_modulo()                   _merlin_mptwo_pmd_rde_field(ma,0x9233,7,7,__ERR)
#define wrc_pcs_rx_reg2p5g_modulo(wr_val)             merlin_mptwo_pmd_mwr_reg(ma,0x9233,0x01ff,0,wr_val)
#define rdc_pcs_rx_reg_user_defined_spd_modulo()      _merlin_mptwo_pmd_rde_field(ma,0x9234,7,7,__ERR)
#define wrc_pcs_rx_reg_user_defined_spd_modulo(wr_val)  merlin_mptwo_pmd_mwr_reg(ma,0x9234,0x01ff,0,wr_val)
#define rdc_pcs_rx_reg5g_modulo()                     _merlin_mptwo_pmd_rde_field(ma,0x9235,7,7,__ERR)
#define wrc_pcs_rx_reg5g_modulo(wr_val)               merlin_mptwo_pmd_mwr_reg(ma,0x9235,0x01ff,0,wr_val)
#define rd_pcs_rx_lpi_enable()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc450,13,15,__ERR)
#define wr_pcs_rx_lpi_enable(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc450,0x0004,2,wr_val)
#define rd_pcs_rx_fec_err_enable()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc451,2,15,__ERR)
#define wr_pcs_rx_fec_err_enable(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc451,0x2000,13,wr_val)
#define rd_pcs_rx_error_en_ovr()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc451,3,15,__ERR)
#define wr_pcs_rx_error_en_ovr(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc451,0x1000,12,wr_val)
#define rd_pcs_rx_error_en_ovr_val()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc451,4,15,__ERR)
#define wr_pcs_rx_error_en_ovr_val(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc451,0x0800,11,wr_val)
#define rd_pcs_rx_dbg_enable()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc451,5,15,__ERR)
#define wr_pcs_rx_dbg_enable(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc451,0x0400,10,wr_val)
#define rd_pcs_rx_fast_lock_en()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc451,6,15,__ERR)
#define wr_pcs_rx_fast_lock_en(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc451,0x0200,9,wr_val)
#define rd_pcs_rx_fec_error_code_all()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc452,0,15,__ERR)
#define wr_pcs_rx_fec_error_code_all(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc452,0x8000,15,wr_val)
#define rd_pcs_rx_good_parity_cnt()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc452,1,13,__ERR)
#define wr_pcs_rx_good_parity_cnt(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc452,0x7000,12,wr_val)
#define rd_pcs_rx_invalid_parity_cnt()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc452,4,12,__ERR)
#define wr_pcs_rx_invalid_parity_cnt(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc452,0x0f00,8,wr_val)
#define rd_pcs_rx_dec_max_pm()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc452,8,10,__ERR)
#define wr_pcs_rx_dec_max_pm(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc452,0x00fc,2,wr_val)
#define rd_pcs_rx_burst_err_status_mode()             _merlin_mptwo_pmd_rde_field_byte(ma,0xc452,14,15,__ERR)
#define wr_pcs_rx_burst_err_status_mode(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc452,0x0002,1,wr_val)
#define rd_pcs_rx_dbg_err_mode()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc452,15,15,__ERR)
#define wr_pcs_rx_dbg_err_mode(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc452,0x0001,0,wr_val)
#define rd_pcs_rx_dec_pm_mode()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc453,0,11,__ERR)
#define wr_pcs_rx_dec_pm_mode(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc453,0xf800,11,wr_val)
#define rd_pcs_rx_dec_18b_burst_gap_count()           _merlin_mptwo_pmd_rde_field_byte(ma,0xc453,8,13,__ERR)
#define wr_pcs_rx_dec_18b_burst_gap_count(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc453,0x00e0,5,wr_val)
#define rd_pcs_rx_dec_17b_burst_gap_count()           _merlin_mptwo_pmd_rde_field_byte(ma,0xc453,11,13,__ERR)
#define wr_pcs_rx_dec_17b_burst_gap_count(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc453,0x001c,2,wr_val)
#define rd_pcs_rx_dec_gap_count_mode()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc453,14,15,__ERR)
#define wr_pcs_rx_dec_gap_count_mode(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc453,0x0002,1,wr_val)
#define rd_pcs_rx_bypass_cl49rxsm()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc454,0,15,__ERR)
#define wr_pcs_rx_bypass_cl49rxsm(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc454,0x8000,15,wr_val)
#define rd_pcs_rx_r_test_mode_cfg()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc454,1,15,__ERR)
#define wr_pcs_rx_r_test_mode_cfg(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc454,0x4000,14,wr_val)
#define rd_pcs_rx_hg2_message_invalid_code_enable()   _merlin_mptwo_pmd_rde_field_byte(ma,0xc454,2,15,__ERR)
#define wr_pcs_rx_hg2_message_invalid_code_enable(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc454,0x2000,13,wr_val)
#define rd_pcs_rx_hg2_enable()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc454,3,15,__ERR)
#define wr_pcs_rx_hg2_enable(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc454,0x1000,12,wr_val)
#define rd_pcs_rx_disable_cl49_bermon()               _merlin_mptwo_pmd_rde_field_byte(ma,0xc454,7,15,__ERR)
#define wr_pcs_rx_disable_cl49_bermon(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc454,0x0100,8,wr_val)
#define rd_pcs_rx_cl49_rx_li_enable()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc454,9,15,__ERR)
#define wr_pcs_rx_cl49_rx_li_enable(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc454,0x0040,6,wr_val)
#define rd_pcs_rx_cl49_rx_lf_enable()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc454,10,15,__ERR)
#define wr_pcs_rx_cl49_rx_lf_enable(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc454,0x0020,5,wr_val)
#define rd_pcs_rx_cl49_rx_rf_enable()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc454,11,15,__ERR)
#define wr_pcs_rx_cl49_rx_rf_enable(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc454,0x0010,4,wr_val)
#define rd_pcs_rx_block_sync_mode()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc454,13,13,__ERR)
#define wr_pcs_rx_block_sync_mode(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc454,0x0007,0,wr_val)
#define rd_pcs_rx_cl36_ber_en()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc456,10,15,__ERR)
#define wr_pcs_rx_cl36_ber_en(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc456,0x0020,5,wr_val)
#define rd_pcs_rx_spd_2p5g_sel()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc456,11,15,__ERR)
#define wr_pcs_rx_spd_2p5g_sel(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc456,0x0010,4,wr_val)
#define rd_pcs_rx_cl36_force_comma_align_enable()     _merlin_mptwo_pmd_rde_field_byte(ma,0xc456,12,15,__ERR)
#define wr_pcs_rx_cl36_force_comma_align_enable(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc456,0x0008,3,wr_val)
#define rd_pcs_rx_disable_carrier_extend()            _merlin_mptwo_pmd_rde_field_byte(ma,0xc456,13,15,__ERR)
#define wr_pcs_rx_disable_carrier_extend(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc456,0x0004,2,wr_val)
#define rd_pcs_rx_gbox_prst()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc457,12,15,__ERR)
#define wr_pcs_rx_gbox_prst(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc457,0x0008,3,wr_val)
#define rd_pcs_rx_gbox_err_det_clr()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc457,13,15,__ERR)
#define wr_pcs_rx_gbox_err_det_clr(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc457,0x0004,2,wr_val)
#define rd_pcs_rx_gbox_afrst_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc457,14,15,__ERR)
#define wr_pcs_rx_gbox_afrst_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc457,0x0002,1,wr_val)
#define rd_pcs_rx_rstb_lane()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc457,15,15,__ERR)
#define wr_pcs_rx_rstb_lane(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc457,0x0001,0,wr_val)
#define rd_pcs_rx_enable_ext_signal_detect_filtering()  _merlin_mptwo_pmd_rde_field_byte(ma,0xc458,6,15,__ERR)
#define wr_pcs_rx_enable_ext_signal_detect_filtering(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc458,0x0200,9,wr_val)
#define rd_pcs_rx_use_cx4_signal_detect_filter_sel()  _merlin_mptwo_pmd_rde_field_byte(ma,0xc458,7,15,__ERR)
#define wr_pcs_rx_use_cx4_signal_detect_filter_sel(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc458,0x0100,8,wr_val)
#define rd_pcs_rx_external_signal_detect_invert()     _merlin_mptwo_pmd_rde_field_byte(ma,0xc458,9,15,__ERR)
#define wr_pcs_rx_external_signal_detect_invert(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc458,0x0040,6,wr_val)
#define rd_pcs_rx_afe_signal_detect_invert()          _merlin_mptwo_pmd_rde_field_byte(ma,0xc458,10,15,__ERR)
#define wr_pcs_rx_afe_signal_detect_invert(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc458,0x0020,5,wr_val)
#define rd_pcs_rx_external_signal_detect_enable()     _merlin_mptwo_pmd_rde_field_byte(ma,0xc458,11,15,__ERR)
#define wr_pcs_rx_external_signal_detect_enable(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc458,0x0010,4,wr_val)
#define rd_pcs_rx_afe_signal_detect_enable()          _merlin_mptwo_pmd_rde_field_byte(ma,0xc458,12,15,__ERR)
#define wr_pcs_rx_afe_signal_detect_enable(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc458,0x0008,3,wr_val)
#define rd_pcs_rx_override_signal_ok()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc458,13,15,__ERR)
#define wr_pcs_rx_override_signal_ok(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc458,0x0004,2,wr_val)
#define rd_pcs_rx_override_value_signal_ok()          _merlin_mptwo_pmd_rde_field_byte(ma,0xc458,14,15,__ERR)
#define wr_pcs_rx_override_value_signal_ok(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc458,0x0002,1,wr_val)
#define rd_pcs_rx_enable_afe_signal_detect_filtering()  _merlin_mptwo_pmd_rde_field_byte(ma,0xc458,15,15,__ERR)
#define wr_pcs_rx_enable_afe_signal_detect_filtering(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc458,0x0001,0,wr_val)
#define rd_pcs_rx_latch_linkdown_enable()             _merlin_mptwo_pmd_rde_field_byte(ma,0xc459,15,15,__ERR)
#define wr_pcs_rx_latch_linkdown_enable(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc459,0x0001,0,wr_val)
#define rd_pcs_rx_an_tx_disable_en()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc45a,14,15,__ERR)
#define wr_pcs_rx_an_tx_disable_en(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc45a,0x0002,1,wr_val)
#define rd_pcs_rx_cl72_rx_trained()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc45a,15,15,__ERR)
#define wr_pcs_rx_cl72_rx_trained(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc45a,0x0001,0,wr_val)
#define rd_pcs_rx_dbg_err_l()                         _merlin_mptwo_pmd_rde_reg(ma,0xc460,__ERR)
#define wr_pcs_rx_dbg_err_l(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0xc460,wr_val)
#define rd_pcs_rx_dbg_err_h()                         _merlin_mptwo_pmd_rde_reg(ma,0xc461,__ERR)
#define wr_pcs_rx_dbg_err_h(wr_val)                   merlin_mptwo_pmd_wr_reg(ma,0xc461,wr_val)
#define rd_pcs_rx_burst_err_status_l()                _merlin_mptwo_pmd_rde_reg(ma,0xc462,__ERR)
#define wr_pcs_rx_burst_err_status_l(wr_val)          merlin_mptwo_pmd_wr_reg(ma,0xc462,wr_val)
#define rd_pcs_rx_burst_err_status_h()                _merlin_mptwo_pmd_rde_reg(ma,0xc463,__ERR)
#define wr_pcs_rx_burst_err_status_h(wr_val)          merlin_mptwo_pmd_wr_reg(ma,0xc463,wr_val)
#define rd_pcs_rx_shift_ammount()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc464,8,8,__ERR)
#define rd_pcs_rx_lsm_his_state()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc465,11,13,__ERR)
#define wr_pcs_rx_lsm_his_state(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc465,0x001c,2,wr_val)
#define rd_pcs_rx_lsm_curr_state()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc465,14,14,__ERR)
#define wr_pcs_rx_lsm_curr_state(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc465,0x0003,0,wr_val)
#define rd_pcs_rx_cl49_r_type_coded()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc466,0,12,__ERR)
#define wr_pcs_rx_cl49_r_type_coded(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc466,0xf000,12,wr_val)
#define rd_pcs_rx_cl49_rxsm_history_state()           _merlin_mptwo_pmd_rde_field_byte(ma,0xc466,5,8,__ERR)
#define wr_pcs_rx_cl49_rxsm_history_state(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc466,0x07f8,3,wr_val)
#define rd_pcs_rx_cl49_rxsm_current_state()           _merlin_mptwo_pmd_rde_field_byte(ma,0xc466,13,13,__ERR)
#define wr_pcs_rx_cl49_rxsm_current_state(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc466,0x0007,0,wr_val)
#define rd_pcs_rx_cl49_bermon_history_state()         _merlin_mptwo_pmd_rde_field_byte(ma,0xc467,6,11,__ERR)
#define wr_pcs_rx_cl49_bermon_history_state(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc467,0x03e0,5,wr_val)
#define rd_pcs_rx_cl49_bermon_current_state()         _merlin_mptwo_pmd_rde_field_byte(ma,0xc467,11,11,__ERR)
#define wr_pcs_rx_cl49_bermon_current_state(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc467,0x001f,0,wr_val)
#define rd_pcs_rx_sync66err_count()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc468,0,8,__ERR)
#define wr_pcs_rx_sync66err_count(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc468,0xff00,8,wr_val)
#define rd_pcs_rx_kcode66err_count()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc468,8,8,__ERR)
#define wr_pcs_rx_kcode66err_count(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc468,0x00ff,0,wr_val)
#define rd_pcs_rx_gbox_overflow_err_det_latch()       _merlin_mptwo_pmd_rde_field_byte(ma,0xc469,4,15,__ERR)
#define wr_pcs_rx_gbox_overflow_err_det_latch(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc469,0x0800,11,wr_val)
#define rd_pcs_rx_gbox_underflow_err_det_latch()      _merlin_mptwo_pmd_rde_field_byte(ma,0xc469,5,15,__ERR)
#define wr_pcs_rx_gbox_underflow_err_det_latch(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc469,0x0400,10,wr_val)
#define rd_pcs_rx_cl49ieee_errored_blocks()           _merlin_mptwo_pmd_rde_field_byte(ma,0xc469,6,8,__ERR)
#define wr_pcs_rx_cl49ieee_errored_blocks(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc469,0x03fc,2,wr_val)
#define rd_pcs_rx_cl36_syncacq_state_coded_per_ln()   _merlin_mptwo_pmd_rde_field_byte(ma,0xc46c,12,12,__ERR)
#define rd_pcs_rx_cl36_syncacq_his_state_per_ln()     _merlin_mptwo_pmd_rde_field(ma,0xc46d,3,3,__ERR)
#define wr_pcs_rx_cl36_syncacq_his_state_per_ln(wr_val)  merlin_mptwo_pmd_mwr_reg(ma,0xc46d,0x1fff,0,wr_val)
#define rd_pcs_rx_ber_count_per_ln()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc46e,8,8,__ERR)
#define wr_pcs_rx_ber_count_per_ln(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc46e,0x00ff,0,wr_val)
#define rd_pcs_rx_pll_power_down()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,5,15,__ERR)
#define rd_pcs_rx_pll_reset()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,6,15,__ERR)
#define rd_pcs_rx_tx_low_power_6g()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,7,15,__ERR)
#define rd_pcs_rx_tx_ana_power_down()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,8,15,__ERR)
#define rd_pcs_rx_tx_ana_reset()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,9,15,__ERR)
#define rd_pcs_rx_ana_power_down()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,10,15,__ERR)
#define rd_pcs_rx_ana_reset()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,11,15,__ERR)
#define rd_pcs_rx_pmd_lock()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,12,15,__ERR)
#define rd_pcs_rx_external_signal_detect()            _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,13,15,__ERR)
#define rd_pcs_rx_afe_signal_detect()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,14,15,__ERR)
#define rd_pcs_rx_signal_ok()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc470,15,15,__ERR)
#define rd_pcs_rx_external_signal_detect_lh()         _merlin_mptwo_pmd_rde_field_byte(ma,0xc471,10,15,__ERR)
#define wr_pcs_rx_external_signal_detect_lh(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc471,0x0020,5,wr_val)
#define rd_pcs_rx_external_signal_detect_ll()         _merlin_mptwo_pmd_rde_field_byte(ma,0xc471,11,15,__ERR)
#define wr_pcs_rx_external_signal_detect_ll(wr_val)   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc471,0x0010,4,wr_val)
#define rd_pcs_rx_afe_signal_detect_lh()              _merlin_mptwo_pmd_rde_field_byte(ma,0xc471,12,15,__ERR)
#define wr_pcs_rx_afe_signal_detect_lh(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc471,0x0008,3,wr_val)
#define rd_pcs_rx_afe_signal_detect_ll()              _merlin_mptwo_pmd_rde_field_byte(ma,0xc471,13,15,__ERR)
#define wr_pcs_rx_afe_signal_detect_ll(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc471,0x0004,2,wr_val)
#define rd_pcs_rx_signal_ok_lh()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc471,14,15,__ERR)
#define wr_pcs_rx_signal_ok_lh(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc471,0x0002,1,wr_val)
#define rd_pcs_rx_signal_ok_ll()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc471,15,15,__ERR)
#define wr_pcs_rx_signal_ok_ll(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc471,0x0001,0,wr_val)
#define rd_pcs_rx_local_fault_lh()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc472,0,15,__ERR)
#define wr_pcs_rx_local_fault_lh(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc472,0x8000,15,wr_val)
#define rd_pcs_rx_remote_fault_lh()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc472,1,15,__ERR)
#define wr_pcs_rx_remote_fault_lh(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc472,0x4000,14,wr_val)
#define rd_pcs_rx_link_interrupt_lh()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc472,2,15,__ERR)
#define wr_pcs_rx_link_interrupt_lh(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc472,0x2000,13,wr_val)
#define rd_pcs_rx_lpi_received_lh()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc472,12,15,__ERR)
#define wr_pcs_rx_lpi_received_lh(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc472,0x0008,3,wr_val)
#define rd_pcs_rx_hi_ber_lh()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc473,4,15,__ERR)
#define wr_pcs_rx_hi_ber_lh(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc473,0x0800,11,wr_val)
#define rd_pcs_rx_hi_ber_ll()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc473,5,15,__ERR)
#define wr_pcs_rx_hi_ber_ll(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc473,0x0400,10,wr_val)
#define rd_pcs_rx_link_status_lh()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc473,6,15,__ERR)
#define wr_pcs_rx_link_status_lh(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc473,0x0200,9,wr_val)
#define rd_pcs_rx_link_status_ll()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc473,7,15,__ERR)
#define wr_pcs_rx_link_status_ll(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc473,0x0100,8,wr_val)
#define rd_pcs_rx_sync_status_lh()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc473,8,15,__ERR)
#define wr_pcs_rx_sync_status_lh(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc473,0x0080,7,wr_val)
#define rd_pcs_rx_sync_status_ll()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc473,9,15,__ERR)
#define wr_pcs_rx_sync_status_ll(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc473,0x0040,6,wr_val)
#define rd_pcs_rx_local_fault()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc474,7,15,__ERR)
#define rd_pcs_rx_remote_fault()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc474,8,15,__ERR)
#define rd_pcs_rx_link_interrupt()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc474,9,15,__ERR)
#define rd_pcs_rx_lpi_received()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc474,10,15,__ERR)
#define rd_pcs_rx_hi_ber()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xc474,13,15,__ERR)
#define rd_pcs_rx_link_status()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc474,14,15,__ERR)
#define rd_pcs_rx_sync_status()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc474,15,15,__ERR)
#define rd_pcs_rx_pmd_rx_dme_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc475,4,15,__ERR)
#define rd_pcs_rx_pmd_tx_disable()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc475,5,15,__ERR)
#define rd_pcs_rx_pmd_osr_mode()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc475,6,12,__ERR)
#define rd_pcs_rx_r_ll_0_actual_speed()               _merlin_mptwo_pmd_rde_field_byte(ma,0xc475,10,10,__ERR)
#define rd_signal_detect_filter_count()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c0,11,11,__ERR)
#define wr_signal_detect_filter_count(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c0,0x001f,0,wr_val)
#define rd_los_filter_count()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c0,6,11,__ERR)
#define wr_los_filter_count(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c0,0x03e0,5,wr_val)
#define rd_energy_detect_mask_count()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c0,1,11,__ERR)
#define wr_energy_detect_mask_count(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c0,0x7c00,10,wr_val)
#define rd_afe_signal_detect_dis()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c1,15,15,__ERR)
#define wr_afe_signal_detect_dis(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c1,0x0001,0,wr_val)
#define rd_ext_los_en()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c1,14,15,__ERR)
#define wr_ext_los_en(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c1,0x0002,1,wr_val)
#define rd_ext_los_inv()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c1,13,15,__ERR)
#define wr_ext_los_inv(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c1,0x0004,2,wr_val)
#define rd_ignore_lp_mode()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c1,12,15,__ERR)
#define wr_ignore_lp_mode(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c1,0x0008,3,wr_val)
#define rd_signal_detect_filter_1us()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c1,11,15,__ERR)
#define wr_signal_detect_filter_1us(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c1,0x0010,4,wr_val)
#define rd_energy_detect_frc()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c1,10,15,__ERR)
#define wr_energy_detect_frc(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c1,0x0020,5,wr_val)
#define rd_energy_detect_frc_val()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c1,9,15,__ERR)
#define wr_energy_detect_frc_val(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c1,0x0040,6,wr_val)
#define rd_signal_detect_frc()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c1,8,15,__ERR)
#define wr_signal_detect_frc(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c1,0x0080,7,wr_val)
#define rd_signal_detect_frc_val()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c1,7,15,__ERR)
#define wr_signal_detect_frc_val(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c1,0x0100,8,wr_val)
#define rd_los_thresh()                               _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c2,12,12,__ERR)
#define wr_los_thresh(wr_val)                         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c2,0x000f,0,wr_val)
#define rd_signal_detect_thresh()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c2,8,12,__ERR)
#define wr_signal_detect_thresh(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c2,0x00f0,4,wr_val)
#define rd_hold_los_count()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c2,5,13,__ERR)
#define wr_hold_los_count(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c2,0x0700,8,wr_val)
#define rd_hold_sd_count()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c2,2,13,__ERR)
#define wr_hold_sd_count(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0c2,0x3800,11,wr_val)
#define rd_signal_detect()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c8,15,15,__ERR)
#define rd_signal_detect_change()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c8,14,15,__ERR)
#define rd_energy_detect()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c8,13,15,__ERR)
#define rd_energy_detect_change()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c8,12,15,__ERR)
#define rd_signal_detect_raw()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c8,11,15,__ERR)
#define rd_signal_detect_raw_change()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c8,10,15,__ERR)
#define rd_afe_sigdet_thresh()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0c8,4,12,__ERR)
#define rd_pcs_pktgen_number_bit()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc400,0,13,__ERR)
#define wr_pcs_pktgen_number_bit(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc400,0xe000,13,wr_val)
#define rd_pcs_pktgen_rx_fixed_pattern_check_enable()  _merlin_mptwo_pmd_rde_field_byte(ma,0xc400,7,15,__ERR)
#define wr_pcs_pktgen_rx_fixed_pattern_check_enable(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc400,0x0100,8,wr_val)
#define rd_pcs_pktgen_testgen_bus_width_rx()          _merlin_mptwo_pmd_rde_field_byte(ma,0xc400,8,15,__ERR)
#define wr_pcs_pktgen_testgen_bus_width_rx(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc400,0x0080,7,wr_val)
#define rd_pcs_pktgen_testgen_bus_width_tx()          _merlin_mptwo_pmd_rde_field_byte(ma,0xc400,9,15,__ERR)
#define wr_pcs_pktgen_testgen_bus_width_tx(wr_val)    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc400,0x0040,6,wr_val)
#define rd_pcs_pktgen_clr_rxcnt()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc400,10,15,__ERR)
#define wr_pcs_pktgen_clr_rxcnt(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc400,0x0020,5,wr_val)
#define rd_pcs_pktgen_clr_txcnt()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc400,11,15,__ERR)
#define wr_pcs_pktgen_clr_txcnt(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc400,0x0010,4,wr_val)
#define rd_pcs_pktgen_patgen_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc400,12,15,__ERR)
#define wr_pcs_pktgen_patgen_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc400,0x0008,3,wr_val)
#define rd_pcs_pktgen_prbs_rx_en()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc400,13,15,__ERR)
#define wr_pcs_pktgen_prbs_rx_en(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc400,0x0004,2,wr_val)
#define rd_pcs_pktgen_prbs_tx_en()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc400,14,15,__ERR)
#define wr_pcs_pktgen_prbs_tx_en(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc400,0x0002,1,wr_val)
#define rd_pcs_pktgen_testsource_sel()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc400,15,15,__ERR)
#define wr_pcs_pktgen_testsource_sel(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc400,0x0001,0,wr_val)
#define rd_pcs_pktgen_prbs_check_mode()               _merlin_mptwo_pmd_rde_field_byte(ma,0xc401,1,13,__ERR)
#define wr_pcs_pktgen_prbs_check_mode(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc401,0x7000,12,wr_val)
#define rd_pcs_pktgen_prbs_inv_rx()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc401,4,15,__ERR)
#define wr_pcs_pktgen_prbs_inv_rx(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc401,0x0800,11,wr_val)
#define rd_pcs_pktgen_prbs_sel_rx()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc401,5,13,__ERR)
#define wr_pcs_pktgen_prbs_sel_rx(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc401,0x0700,8,wr_val)
#define rd_pcs_pktgen_load_prbs_seed()                _merlin_mptwo_pmd_rde_field_byte(ma,0xc401,11,15,__ERR)
#define wr_pcs_pktgen_load_prbs_seed(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc401,0x0010,4,wr_val)
#define rd_pcs_pktgen_prbs_inv_tx()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc401,12,15,__ERR)
#define wr_pcs_pktgen_prbs_inv_tx(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc401,0x0008,3,wr_val)
#define rd_pcs_pktgen_prbs_sel_tx()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc401,13,13,__ERR)
#define wr_pcs_pktgen_prbs_sel_tx(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc401,0x0007,0,wr_val)
#define rd_pcs_pktgen_prbs_lock_lost_lh()             _merlin_mptwo_pmd_rde_field_byte(ma,0xc402,0,15,__ERR)
#define rd_pcs_pktgen_prbs_error_hi()                 _merlin_mptwo_pmd_rde_field(ma,0xc402,1,1,__ERR)
#define rd_pcs_pktgen_prbs_error_lo()                 _merlin_mptwo_pmd_rde_reg(ma,0xc403,__ERR)
#define rd_pcs_pktgen_prbs_lock()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc404,14,15,__ERR)
#define rd_pcs_pktgen_prtp_lock()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc404,15,15,__ERR)
#define rd_pcs_pktgen_txpktcnt_u()                    _merlin_mptwo_pmd_rde_reg(ma,0xc410,__ERR)
#define rd_pcs_pktgen_txpktcnt_l()                    _merlin_mptwo_pmd_rde_reg(ma,0xc411,__ERR)
#define rd_pcs_pktgen_rxpktcnt_u()                    _merlin_mptwo_pmd_rde_reg(ma,0xc412,__ERR)
#define rd_pcs_pktgen_rxpktcnt_l()                    _merlin_mptwo_pmd_rde_reg(ma,0xc413,__ERR)
#define rdc_pcs_pktgen_number_pkt()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x9110,0,12,__ERR)
#define wrc_pcs_pktgen_number_pkt(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9110,0xf000,12,wr_val)
#define rdc_pcs_pktgen_rx_pkt_check_en()              _merlin_mptwo_pmd_rde_field_byte(ma,0x9110,4,15,__ERR)
#define wrc_pcs_pktgen_rx_pkt_check_en(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9110,0x0800,11,wr_val)
#define rdc_pcs_pktgen_rx_msbus_type()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9110,5,15,__ERR)
#define wrc_pcs_pktgen_rx_msbus_type(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9110,0x0400,10,wr_val)
#define rdc_pcs_pktgen_clr_crccnt()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x9110,6,15,__ERR)
#define wrc_pcs_pktgen_clr_crccnt(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9110,0x0200,9,wr_val)
#define rdc_pcs_pktgen_rx_port_sel()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x9110,7,14,__ERR)
#define wrc_pcs_pktgen_rx_port_sel(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9110,0x0180,7,wr_val)
#define rdc_pcs_pktgen_tx_prtp_en()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x9110,9,15,__ERR)
#define wrc_pcs_pktgen_tx_prtp_en(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9110,0x0040,6,wr_val)
#define rdc_pcs_pktgen_prtp_data_pattern_sel()        _merlin_mptwo_pmd_rde_field_byte(ma,0x9110,10,15,__ERR)
#define wrc_pcs_pktgen_prtp_data_pattern_sel(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9110,0x0020,5,wr_val)
#define rdc_pcs_pktgen_lpi_en()                       _merlin_mptwo_pmd_rde_field_byte(ma,0x9110,12,15,__ERR)
#define wrc_pcs_pktgen_lpi_en(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9110,0x0008,3,wr_val)
#define rdc_pcs_pktgen_tx_test_port_sel()             _merlin_mptwo_pmd_rde_field_byte(ma,0x9110,13,14,__ERR)
#define wrc_pcs_pktgen_tx_test_port_sel(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9110,0x0006,1,wr_val)
#define rdc_pcs_pktgen_pkt_or_prtp()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x9110,15,15,__ERR)
#define wrc_pcs_pktgen_pkt_or_prtp(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9110,0x0001,0,wr_val)
#define rdc_pcs_pktgen_en()                           _merlin_mptwo_pmd_rde_field_byte(ma,0x9111,0,15,__ERR)
#define wrc_pcs_pktgen_en(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9111,0x8000,15,wr_val)
#define rdc_pcs_pktgen_tx_msbus_type()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9111,1,15,__ERR)
#define wrc_pcs_pktgen_tx_msbus_type(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9111,0x4000,14,wr_val)
#define rdc_pcs_pktgen_payload_type()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x9111,2,13,__ERR)
#define wrc_pcs_pktgen_payload_type(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9111,0x3800,11,wr_val)
#define rdc_pcs_pktgen_pkt_size()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x9111,5,10,__ERR)
#define wrc_pcs_pktgen_pkt_size(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9111,0x07e0,5,wr_val)
#define rdc_pcs_pktgen_ipg_size()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x9111,11,11,__ERR)
#define wrc_pcs_pktgen_ipg_size(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9111,0x001f,0,wr_val)
#define rdc_pcs_pktgen_errgen_en()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x9112,7,12,__ERR)
#define wrc_pcs_pktgen_errgen_en(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9112,0x01e0,5,wr_val)
#define rdc_pcs_pktgen_rx_prtp_en()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x9112,11,15,__ERR)
#define wrc_pcs_pktgen_rx_prtp_en(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9112,0x0010,4,wr_val)
#define rdc_pcs_pktgen_prtp_match_cnt()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9112,12,12,__ERR)
#define wrc_pcs_pktgen_prtp_match_cnt(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9112,0x000f,0,wr_val)
#define rdc_pcs_pktgen_crcerrcnt()                    _merlin_mptwo_pmd_rde_reg(ma,0x9113,__ERR)
#define rdc_pcs_pktgen_prtp_err_count()               _merlin_mptwo_pmd_rde_reg(ma,0x9114,__ERR)
#define rdc_pcs_pktgen_seed_a0()                      _merlin_mptwo_pmd_rde_reg(ma,0x9117,__ERR)
#define wrc_pcs_pktgen_seed_a0(wr_val)                merlin_mptwo_pmd_wr_reg(ma,0x9117,wr_val)
#define rdc_pcs_pktgen_seed_a1()                      _merlin_mptwo_pmd_rde_reg(ma,0x9118,__ERR)
#define wrc_pcs_pktgen_seed_a1(wr_val)                merlin_mptwo_pmd_wr_reg(ma,0x9118,wr_val)
#define rdc_pcs_pktgen_seed_a2()                      _merlin_mptwo_pmd_rde_reg(ma,0x9119,__ERR)
#define wrc_pcs_pktgen_seed_a2(wr_val)                merlin_mptwo_pmd_wr_reg(ma,0x9119,wr_val)
#define rdc_pcs_pktgen_seed_a3()                      _merlin_mptwo_pmd_rde_field(ma,0x911a,6,6,__ERR)
#define wrc_pcs_pktgen_seed_a3(wr_val)                merlin_mptwo_pmd_mwr_reg(ma,0x911a,0x03ff,0,wr_val)
#define rdc_pcs_pktgen_seed_b0()                      _merlin_mptwo_pmd_rde_reg(ma,0x911b,__ERR)
#define wrc_pcs_pktgen_seed_b0(wr_val)                merlin_mptwo_pmd_wr_reg(ma,0x911b,wr_val)
#define rdc_pcs_pktgen_seed_b1()                      _merlin_mptwo_pmd_rde_reg(ma,0x911c,__ERR)
#define wrc_pcs_pktgen_seed_b1(wr_val)                merlin_mptwo_pmd_wr_reg(ma,0x911c,wr_val)
#define rdc_pcs_pktgen_seed_b2()                      _merlin_mptwo_pmd_rde_reg(ma,0x911d,__ERR)
#define wrc_pcs_pktgen_seed_b2(wr_val)                merlin_mptwo_pmd_wr_reg(ma,0x911d,wr_val)
#define rdc_pcs_pktgen_seed_b3()                      _merlin_mptwo_pmd_rde_field(ma,0x911e,6,6,__ERR)
#define wrc_pcs_pktgen_seed_b3(wr_val)                merlin_mptwo_pmd_mwr_reg(ma,0x911e,0x03ff,0,wr_val)
#define rdc_pcs_pktgen_byte1()                        _merlin_mptwo_pmd_rde_field_byte(ma,0x9120,0,8,__ERR)
#define wrc_pcs_pktgen_byte1(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9120,0xff00,8,wr_val)
#define rdc_pcs_pktgen_byte0()                        _merlin_mptwo_pmd_rde_field_byte(ma,0x9120,8,8,__ERR)
#define wrc_pcs_pktgen_byte0(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9120,0x00ff,0,wr_val)
#define rdc_pcs_pktgen_error_mask_79_64()             _merlin_mptwo_pmd_rde_reg(ma,0x9121,__ERR)
#define wrc_pcs_pktgen_error_mask_79_64(wr_val)       merlin_mptwo_pmd_wr_reg(ma,0x9121,wr_val)
#define rdc_pcs_pktgen_error_mask_63_48()             _merlin_mptwo_pmd_rde_reg(ma,0x9122,__ERR)
#define wrc_pcs_pktgen_error_mask_63_48(wr_val)       merlin_mptwo_pmd_wr_reg(ma,0x9122,wr_val)
#define rdc_pcs_pktgen_error_mask_47_32()             _merlin_mptwo_pmd_rde_reg(ma,0x9123,__ERR)
#define wrc_pcs_pktgen_error_mask_47_32(wr_val)       merlin_mptwo_pmd_wr_reg(ma,0x9123,wr_val)
#define rdc_pcs_pktgen_error_mask_31_16()             _merlin_mptwo_pmd_rde_reg(ma,0x9124,__ERR)
#define wrc_pcs_pktgen_error_mask_31_16(wr_val)       merlin_mptwo_pmd_wr_reg(ma,0x9124,wr_val)
#define rdc_pcs_pktgen_error_mask_15_0()              _merlin_mptwo_pmd_rde_reg(ma,0x9125,__ERR)
#define wrc_pcs_pktgen_error_mask_15_0(wr_val)        merlin_mptwo_pmd_wr_reg(ma,0x9125,wr_val)
#define rdc_pcs_pktgen_sync_cnt()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x9126,0,8,__ERR)
#define wrc_pcs_pktgen_sync_cnt(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9126,0xff00,8,wr_val)
#define rdc_pcs_pktgen_block_cnt()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x9126,8,8,__ERR)
#define wrc_pcs_pktgen_block_cnt(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9126,0x00ff,0,wr_val)
#define rd_prbs_chk_clk_en_frc_on()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d1,4,15,__ERR)
#define wr_prbs_chk_clk_en_frc_on(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d1,0x0800,11,wr_val)
#define rd_trnsum_error_count_en()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d1,5,15,__ERR)
#define wr_trnsum_error_count_en(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d1,0x0400,10,wr_val)
#define rd_prbs_chk_err_cnt_burst_mode()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d1,6,15,__ERR)
#define wr_prbs_chk_err_cnt_burst_mode(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d1,0x0200,9,wr_val)
#define rd_prbs_chk_out_of_lock_mode_31()             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d1,7,15,__ERR)
#define wr_prbs_chk_out_of_lock_mode_31(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d1,0x0100,8,wr_val)
#define rd_prbs_chk_en_auto_mode()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d1,8,15,__ERR)
#define wr_prbs_chk_en_auto_mode(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d1,0x0080,7,wr_val)
#define rd_prbs_chk_mode()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d1,9,14,__ERR)
#define wr_prbs_chk_mode(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d1,0x0060,5,wr_val)
#define rd_prbs_chk_inv()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d1,11,15,__ERR)
#define wr_prbs_chk_inv(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d1,0x0010,4,wr_val)
#define rd_prbs_chk_mode_sel()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d1,12,13,__ERR)
#define wr_prbs_chk_mode_sel(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d1,0x000e,1,wr_val)
#define rd_prbs_chk_en()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d1,15,15,__ERR)
#define wr_prbs_chk_en(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d1,0x0001,0,wr_val)
#define rd_dig_lpbk_pd_bias_en()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d2,12,15,__ERR)
#define wr_dig_lpbk_pd_bias_en(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d2,0x0008,3,wr_val)
#define rd_dig_lpbk_pd_flt_bypass()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d2,13,15,__ERR)
#define wr_dig_lpbk_pd_flt_bypass(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d2,0x0004,2,wr_val)
#define rd_dig_lpbk_pd_mode()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d2,14,15,__ERR)
#define wr_dig_lpbk_pd_mode(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d2,0x0002,1,wr_val)
#define rd_dig_lpbk_en()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d2,15,15,__ERR)
#define wr_dig_lpbk_en(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d2,0x0001,0,wr_val)
#define rd_dbg_mask_dig_lpbk_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d3,13,15,__ERR)
#define wr_dbg_mask_dig_lpbk_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d3,0x0004,2,wr_val)
#define rd_rx_aggregator_bypass_en()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d3,14,15,__ERR)
#define wr_rx_aggregator_bypass_en(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d3,0x0002,1,wr_val)
#define rd_rx_pmd_dp_invert()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d3,15,15,__ERR)
#define wr_rx_pmd_dp_invert(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d3,0x0001,0,wr_val)
#define rd_prbs_chk_en_timeout()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d4,7,11,__ERR)
#define wr_prbs_chk_en_timeout(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d4,0x01f0,4,wr_val)
#define rd_prbs_chk_en_timer_mode()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d4,14,14,__ERR)
#define wr_prbs_chk_en_timer_mode(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0d4,0x0003,0,wr_val)
#define rd_dig_lpbk_pd_early_ind()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d8,14,15,__ERR)
#define rd_dig_lpbk_pd_late_ind()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d8,15,15,__ERR)
#define rd_prbs_chk_lock()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd0d9,15,15,__ERR)
#define rd_prbs_chk_lock_lost_lh()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0da,0,15,__ERR)
#define rd_prbs_chk_err_cnt_msb()                     _merlin_mptwo_pmd_rde_field(ma,0xd0da,1,1,__ERR)
#define rd_prbs_chk_err_cnt_lsb()                     _merlin_mptwo_pmd_rde_reg(ma,0xd0db,__ERR)
#define rd_pmd_rx_lock()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0dc,15,15,__ERR)
#define rd_pmd_rx_lock_change()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0dc,14,15,__ERR)
#define rd_patt_gen_start_pos()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e0,0,12,__ERR)
#define wr_patt_gen_start_pos(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e0,0xf000,12,wr_val)
#define rd_patt_gen_stop_pos()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e0,4,12,__ERR)
#define wr_patt_gen_stop_pos(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e0,0x0f00,8,wr_val)
#define rd_patt_gen_mode_sel()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e0,12,13,__ERR)
#define wr_patt_gen_mode_sel(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e0,0x000e,1,wr_val)
#define rd_patt_gen_en()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e0,15,15,__ERR)
#define wr_patt_gen_en(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e0,0x0001,0,wr_val)
#define rd_prbs_gen_err_ins()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e1,10,15,__ERR)
#define wr_prbs_gen_err_ins(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e1,0x0020,5,wr_val)
#define rd_prbs_gen_inv()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e1,11,15,__ERR)
#define wr_prbs_gen_inv(wr_val)                       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e1,0x0010,4,wr_val)
#define rd_prbs_gen_mode_sel()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e1,12,13,__ERR)
#define wr_prbs_gen_mode_sel(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e1,0x000e,1,wr_val)
#define rd_prbs_gen_en()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e1,15,15,__ERR)
#define wr_prbs_gen_en(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e1,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_frc_on()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e2,13,15,__ERR)
#define wr_rmt_lpbk_pd_frc_on(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e2,0x0004,2,wr_val)
#define rd_rmt_lpbk_pd_mode()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e2,14,15,__ERR)
#define wr_rmt_lpbk_pd_mode(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e2,0x0002,1,wr_val)
#define rd_rmt_lpbk_en()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e2,15,15,__ERR)
#define wr_rmt_lpbk_en(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e2,0x0001,0,wr_val)
#define rd_tx_mux_sel_order()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e3,13,15,__ERR)
#define wr_tx_mux_sel_order(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e3,0x0004,2,wr_val)
#define rd_tx_pcs_native_ana_frmt_en()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e3,14,15,__ERR)
#define wr_tx_pcs_native_ana_frmt_en(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e3,0x0002,1,wr_val)
#define rd_tx_pmd_dp_invert()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e3,15,15,__ERR)
#define wr_tx_pmd_dp_invert(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd0e3,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_early_ind()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e8,14,15,__ERR)
#define rd_rmt_lpbk_pd_late_ind()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd0e8,15,15,__ERR)
#define rd_txfir_post_override()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd110,6,11,__ERR)
#define wr_txfir_post_override(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd110,0x03e0,5,wr_val)
#define rd_txfir_pre_override()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd110,12,12,__ERR)
#define wr_txfir_pre_override(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd110,0x000f,0,wr_val)
#define rd_txfir_override_en()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd111,0,15,__ERR)
#define wr_txfir_override_en(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd111,0x8000,15,wr_val)
#define rd_txfir_post2()                              _merlin_mptwo_pmd_rde_field_byte(ma,0xd111,5,12,__ERR)
#define wr_txfir_post2(wr_val)                        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd111,0x0780,7,wr_val)
#define rd_txfir_main_override()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd111,10,10,__ERR)
#define wr_txfir_main_override(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd111,0x003f,0,wr_val)
#define rd_txfir_post2_offset()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd112,0,12,__ERR)
#define wr_txfir_post2_offset(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd112,0xf000,12,wr_val)
#define rd_txfir_post_offset()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd112,4,12,__ERR)
#define wr_txfir_post_offset(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd112,0x0f00,8,wr_val)
#define rd_txfir_main_offset()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd112,8,12,__ERR)
#define wr_txfir_main_offset(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd112,0x00f0,4,wr_val)
#define rd_txfir_pre_offset()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd112,12,12,__ERR)
#define wr_txfir_pre_offset(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd112,0x000f,0,wr_val)
#define rd_txfir_post_after_ovr()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd113,6,11,__ERR)
#define rd_txfir_pre_after_ovr()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd113,12,12,__ERR)
#define rd_txfir_main_after_ovr()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd114,10,10,__ERR)
#define rd_txfir_post_adjusted()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd115,6,11,__ERR)
#define rd_txfir_pre_adjusted()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd115,12,12,__ERR)
#define rd_txfir_post2_adjusted()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd116,5,12,__ERR)
#define rd_txfir_main_adjusted()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd116,10,10,__ERR)
#define rd_micro_tx_disable()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd117,15,15,__ERR)
#define wr_micro_tx_disable(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd117,0x0001,0,wr_val)
#define rd_dp_reset_tx_disable_dis()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd118,3,15,__ERR)
#define wr_dp_reset_tx_disable_dis(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd118,0x1000,12,wr_val)
#define rd_tx_disable_output_sel()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd118,4,14,__ERR)
#define wr_tx_disable_output_sel(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd118,0x0c00,10,wr_val)
#define rd_tx_eee_alert_en()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd118,6,15,__ERR)
#define wr_tx_eee_alert_en(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd118,0x0200,9,wr_val)
#define rd_tx_eee_quiet_en()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd118,7,15,__ERR)
#define wr_tx_eee_quiet_en(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd118,0x0100,8,wr_val)
#define rd_tx_disable_timer_ctrl()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd118,8,10,__ERR)
#define wr_tx_disable_timer_ctrl(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd118,0x00fc,2,wr_val)
#define rd_pmd_tx_disable_pkill()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd118,14,15,__ERR)
#define wr_pmd_tx_disable_pkill(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd118,0x0002,1,wr_val)
#define rd_sdk_tx_disable()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd118,15,15,__ERR)
#define wr_sdk_tx_disable(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd118,0x0001,0,wr_val)
#define rd_txfir_dc_level_frc_en()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd119,0,15,__ERR)
#define wr_txfir_dc_level_frc_en(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd119,0x8000,15,wr_val)
#define rd_txfir_dc_level_lsb_frc_val()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd119,1,15,__ERR)
#define wr_txfir_dc_level_lsb_frc_val(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd119,0x4000,14,wr_val)
#define rd_txfir_dc_level_pre_frc_val()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd119,2,13,__ERR)
#define wr_txfir_dc_level_pre_frc_val(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd119,0x3800,11,wr_val)
#define rd_txfir_dc_level_post1_frc_val()             _merlin_mptwo_pmd_rde_field_byte(ma,0xd119,5,12,__ERR)
#define wr_txfir_dc_level_post1_frc_val(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd119,0x0780,7,wr_val)
#define rd_txfir_dc_level_post2_frc_val()             _merlin_mptwo_pmd_rde_field_byte(ma,0xd119,9,12,__ERR)
#define wr_txfir_dc_level_post2_frc_val(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd119,0x0078,3,wr_val)
#define rd_txfir_dc_level_shared_frc_val()            _merlin_mptwo_pmd_rde_field_byte(ma,0xd119,13,13,__ERR)
#define wr_txfir_dc_level_shared_frc_val(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd119,0x0007,0,wr_val)
#define rd_txfir_post2_hw_limit_max_sel()             _merlin_mptwo_pmd_rde_field_byte(ma,0xd11a,15,15,__ERR)
#define wr_txfir_post2_hw_limit_max_sel(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd11a,0x0001,0,wr_val)
#define rd_tx_elec_idle_status()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd11b,14,15,__ERR)
#define rd_tx_disable_status()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd11b,15,15,__ERR)
#define rd_tx_pi_en()                                 _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,15,15,__ERR)
#define wr_tx_pi_en(wr_val)                           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0001,0,wr_val)
#define rd_tx_pi_jitter_filter_en()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,14,15,__ERR)
#define wr_tx_pi_jitter_filter_en(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0002,1,wr_val)
#define rd_tx_pi_ext_ctrl_en()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,13,15,__ERR)
#define wr_tx_pi_ext_ctrl_en(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0004,2,wr_val)
#define rd_tx_pi_freq_override_en()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,12,15,__ERR)
#define wr_tx_pi_freq_override_en(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0008,3,wr_val)
#define rd_tx_pi_sj_gen_en()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,11,15,__ERR)
#define wr_tx_pi_sj_gen_en(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0010,4,wr_val)
#define rd_tx_pi_ssc_gen_en()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,10,15,__ERR)
#define wr_tx_pi_ssc_gen_en(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0020,5,wr_val)
#define rd_tx_pi_jit_ssc_freq_mode()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,9,15,__ERR)
#define wr_tx_pi_jit_ssc_freq_mode(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0040,6,wr_val)
#define rd_tx_pi_reset_code_dbg()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,8,15,__ERR)
#define wr_tx_pi_reset_code_dbg(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0080,7,wr_val)
#define rd_tx_pi_second_order_loop_en()               _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,7,15,__ERR)
#define wr_tx_pi_second_order_loop_en(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0100,8,wr_val)
#define rd_tx_pi_rmt_lpbk_bypass_flt()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,6,15,__ERR)
#define wr_tx_pi_rmt_lpbk_bypass_flt(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0200,9,wr_val)
#define rd_tx_pi_first_order_bwsel_integ()            _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,4,14,__ERR)
#define wr_tx_pi_first_order_bwsel_integ(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x0c00,10,wr_val)
#define rd_tx_pi_second_order_bwsel_integ()           _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,2,14,__ERR)
#define wr_tx_pi_second_order_bwsel_integ(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x3000,12,wr_val)
#define rd_tx_pi_frc_phase_step_mux_sel()             _merlin_mptwo_pmd_rde_field_byte(ma,0xd070,0,15,__ERR)
#define wr_tx_pi_frc_phase_step_mux_sel(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd070,0x8000,15,wr_val)
#define rd_tx_pi_freq_override_val()                  _merlin_mptwo_pmd_rde_field_signed(ma,0xd071,1,1,__ERR)
#define wr_tx_pi_freq_override_val(wr_val)            merlin_mptwo_pmd_mwr_reg(ma,0xd071,0x7fff,0,wr_val)
#define rd_tx_pi_jit_freq_idx()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd072,10,10,__ERR)
#define wr_tx_pi_jit_freq_idx(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd072,0x003f,0,wr_val)
#define rd_tx_pi_jit_amp()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd072,4,10,__ERR)
#define wr_tx_pi_jit_amp(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd072,0x0fc0,6,wr_val)
#define rd_tx_pi_phase_override()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd073,15,15,__ERR)
#define wr_tx_pi_phase_override(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd073,0x0001,0,wr_val)
#define rd_tx_pi_phase_strobe()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd073,14,15,__ERR)
#define wr_tx_pi_phase_strobe(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd073,0x0002,1,wr_val)
#define rd_tx_pi_phase_step_dir()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd073,13,15,__ERR)
#define wr_tx_pi_phase_step_dir(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd073,0x0004,2,wr_val)
#define rd_tx_pi_phase_step_osr()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd073,12,15,__ERR)
#define wr_tx_pi_phase_step_osr(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd073,0x0008,3,wr_val)
#define rd_tx_pi_phase_invert()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd073,11,15,__ERR)
#define wr_tx_pi_phase_invert(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd073,0x0010,4,wr_val)
#define rd_tx_pi_ext_phase_bwsel_integ()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd073,1,13,__ERR)
#define wr_tx_pi_ext_phase_bwsel_integ(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd073,0x7000,12,wr_val)
#define rd_tx_pi_frz_frc()                            _merlin_mptwo_pmd_rde_field_byte(ma,0xd074,15,15,__ERR)
#define wr_tx_pi_frz_frc(wr_val)                      _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd074,0x0001,0,wr_val)
#define rd_tx_pi_frz_frc_val()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd074,14,15,__ERR)
#define wr_tx_pi_frz_frc_val(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd074,0x0002,1,wr_val)
#define rd_tx_pi_frz_mode()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd074,13,15,__ERR)
#define wr_tx_pi_frz_mode(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd074,0x0004,2,wr_val)
#define rd_tx_pi_sampler_max_cnt()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd074,4,12,__ERR)
#define wr_tx_pi_sampler_max_cnt(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd074,0x0f00,8,wr_val)
#define rd_tx_pi_hs_fifo_phserr_invert()              _merlin_mptwo_pmd_rde_field_byte(ma,0xd075,14,15,__ERR)
#define wr_tx_pi_hs_fifo_phserr_invert(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd075,0x0002,1,wr_val)
#define rd_tx_pi_repeater_mode_en()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xd075,13,15,__ERR)
#define wr_tx_pi_repeater_mode_en(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd075,0x0004,2,wr_val)
#define rd_tx_pi_ext_pd_sel()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd075,12,15,__ERR)
#define wr_tx_pi_ext_pd_sel(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd075,0x0008,3,wr_val)
#define rd_afe_tx_fifo_resetb()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xd075,7,15,__ERR)
#define wr_afe_tx_fifo_resetb(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd075,0x0100,8,wr_val)
#define rd_afe_tx_fifo_resetb_frc_on()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd075,6,15,__ERR)
#define wr_afe_tx_fifo_resetb_frc_on(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd075,0x0200,9,wr_val)
#define rd_tx_pi_pd_bypass_flt()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd075,5,15,__ERR)
#define wr_tx_pi_pd_bypass_flt(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd075,0x0400,10,wr_val)
#define rd_tx_pi_pd_bypass_vco()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd075,4,15,__ERR)
#define wr_tx_pi_pd_bypass_vco(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd075,0x0800,11,wr_val)
#define rd_tx_pi_phase_cntr()                         _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd078,9,9,__ERR)
#define rd_tx_pi_integ1_reg()                         _merlin_mptwo_pmd_rde_field_signed(ma,0xd079,2,2,__ERR)
#define rd_tx_pi_integ2_reg()                         _merlin_mptwo_pmd_rde_field_signed(ma,0xd07a,1,1,__ERR)
#define rd_tx_pi_phase_err()                          _merlin_mptwo_pmd_rde_field_signed_byte(ma,0xd07b,10,10,__ERR)
#define rd_st_afe_tx_fifo_resetb()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xd07c,14,15,__ERR)
#define rd_tx_pi_hs_fifo_phserr()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd07c,15,15,__ERR)
#define rd_tx_fifo_ovfb_fall_edge_lh()                _merlin_mptwo_pmd_rde_field_byte(ma,0xd07d,14,15,__ERR)
#define rd_tx_fifo_ovfb()                             _merlin_mptwo_pmd_rde_field_byte(ma,0xd07d,15,15,__ERR)
#define rdc_pcs_tx_os_mode_cl49()                     _merlin_mptwo_pmd_rde_field_byte(ma,0x9200,12,12,__ERR)
#define wrc_pcs_tx_os_mode_cl49(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9200,0x000f,0,wr_val)
#define rdc_pcs_tx_os_mode_cl36_2500m()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9201,0,12,__ERR)
#define wrc_pcs_tx_os_mode_cl36_2500m(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9201,0xf000,12,wr_val)
#define rdc_pcs_tx_os_mode_cl36_1000m()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9201,4,12,__ERR)
#define wrc_pcs_tx_os_mode_cl36_1000m(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9201,0x0f00,8,wr_val)
#define rdc_pcs_tx_os_mode_cl36_100m()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9201,8,12,__ERR)
#define wrc_pcs_tx_os_mode_cl36_100m(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9201,0x00f0,4,wr_val)
#define rdc_pcs_tx_os_mode_cl36_10m()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x9201,12,12,__ERR)
#define wrc_pcs_tx_os_mode_cl36_10m(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9201,0x000f,0,wr_val)
#define rdc_pcs_tx_osr_mode_cl73()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x9202,0,12,__ERR)
#define wrc_pcs_tx_osr_mode_cl73(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9202,0xf000,12,wr_val)
#define rdc_pcs_tx_osr_mode_cl36()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x9202,4,12,__ERR)
#define wrc_pcs_tx_osr_mode_cl36(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9202,0x0f00,8,wr_val)
#define rdc_pcs_tx_osr_mode_cl36_2p5()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9202,8,12,__ERR)
#define wrc_pcs_tx_osr_mode_cl36_2p5(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9202,0x00f0,4,wr_val)
#define rdc_pcs_tx_osr_mode_cl49()                    _merlin_mptwo_pmd_rde_field_byte(ma,0x9202,12,12,__ERR)
#define wrc_pcs_tx_osr_mode_cl49(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9202,0x000f,0,wr_val)
#define rdc_pcs_tx_encode_mode_custom()               _merlin_mptwo_pmd_rde_field_byte(ma,0x9203,7,13,__ERR)
#define wrc_pcs_tx_encode_mode_custom(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9203,0x01c0,6,wr_val)
#define rdc_pcs_tx_encode_mode_cl49()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x9203,10,13,__ERR)
#define wrc_pcs_tx_encode_mode_cl49(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9203,0x0038,3,wr_val)
#define rdc_pcs_tx_encode_mode_cl36()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x9203,13,13,__ERR)
#define wrc_pcs_tx_encode_mode_cl36(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9203,0x0007,0,wr_val)
#define rdc_pcs_tx_t_scr_mode_custom()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9204,10,14,__ERR)
#define wrc_pcs_tx_t_scr_mode_custom(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9204,0x0030,4,wr_val)
#define rdc_pcs_tx_t_scr_mode_64b()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x9204,12,14,__ERR)
#define wrc_pcs_tx_t_scr_mode_64b(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9204,0x000c,2,wr_val)
#define rdc_pcs_tx_t_scr_mode_bypass()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9204,14,14,__ERR)
#define wrc_pcs_tx_t_scr_mode_bypass(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9204,0x0003,0,wr_val)
#define rdc_pcs_tx_os_mode_cl36_5()                   _merlin_mptwo_pmd_rde_field_byte(ma,0x9205,12,12,__ERR)
#define wrc_pcs_tx_os_mode_cl36_5(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9205,0x000f,0,wr_val)
#define rdc_pcs_tx_osr_mode_cl36_5()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x9206,12,12,__ERR)
#define wrc_pcs_tx_osr_mode_cl36_5(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9206,0x000f,0,wr_val)
#define rdc_pcs_txcred_10m_clock_count0()             _merlin_mptwo_pmd_rde_field(ma,0x9260,2,2,__ERR)
#define wrc_pcs_txcred_10m_clock_count0(wr_val)       merlin_mptwo_pmd_mwr_reg(ma,0x9260,0x3fff,0,wr_val)
#define rdc_pcs_txcred_10m_loopcnt0()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x9261,0,8,__ERR)
#define wrc_pcs_txcred_10m_loopcnt0(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9261,0xff00,8,wr_val)
#define rdc_pcs_txcred_10m_clock_count1()             _merlin_mptwo_pmd_rde_field_byte(ma,0x9261,8,8,__ERR)
#define wrc_pcs_txcred_10m_clock_count1(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9261,0x00ff,0,wr_val)
#define rdc_pcs_txcred_10m_pcs_clock_count0()         _merlin_mptwo_pmd_rde_field(ma,0x9262,2,2,__ERR)
#define wrc_pcs_txcred_10m_pcs_clock_count0(wr_val)   merlin_mptwo_pmd_mwr_reg(ma,0x9262,0x3fff,0,wr_val)
#define rdc_pcs_txcred_10m_loopcnt1_lo()              _merlin_mptwo_pmd_rde_field_byte(ma,0x9263,0,13,__ERR)
#define wrc_pcs_txcred_10m_loopcnt1_lo(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9263,0xe000,13,wr_val)
#define rdc_pcs_txcred_10m_cgc()                      _merlin_mptwo_pmd_rde_field(ma,0x9263,3,3,__ERR)
#define wrc_pcs_txcred_10m_cgc(wr_val)                merlin_mptwo_pmd_mwr_reg(ma,0x9263,0x1fff,0,wr_val)
#define rdc_pcs_txcred_10m_loopcnt1_hi()              _merlin_mptwo_pmd_rde_field_byte(ma,0x9264,0,13,__ERR)
#define wrc_pcs_txcred_10m_loopcnt1_hi(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9264,0xe000,13,wr_val)
#define rdc_pcs_txcred_10m_pcs_cgc()                  _merlin_mptwo_pmd_rde_field(ma,0x9264,3,3,__ERR)
#define wrc_pcs_txcred_10m_pcs_cgc(wr_val)            merlin_mptwo_pmd_mwr_reg(ma,0x9264,0x1fff,0,wr_val)
#define rdc_pcs_txcred_100m_clock_count0()            _merlin_mptwo_pmd_rde_field(ma,0x9265,2,2,__ERR)
#define wrc_pcs_txcred_100m_clock_count0(wr_val)      merlin_mptwo_pmd_mwr_reg(ma,0x9265,0x3fff,0,wr_val)
#define rdc_pcs_txcred_100m_loopcnt0()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9266,0,8,__ERR)
#define wrc_pcs_txcred_100m_loopcnt0(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9266,0xff00,8,wr_val)
#define rdc_pcs_txcred_100m_clock_count1()            _merlin_mptwo_pmd_rde_field_byte(ma,0x9266,8,8,__ERR)
#define wrc_pcs_txcred_100m_clock_count1(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9266,0x00ff,0,wr_val)
#define rdc_pcs_txcred_100m_pcs_clock_count0()        _merlin_mptwo_pmd_rde_field(ma,0x9267,2,2,__ERR)
#define wrc_pcs_txcred_100m_pcs_clock_count0(wr_val)  merlin_mptwo_pmd_mwr_reg(ma,0x9267,0x3fff,0,wr_val)
#define rdc_pcs_txcred_100m_loopcnt1_lo()             _merlin_mptwo_pmd_rde_field_byte(ma,0x9268,0,13,__ERR)
#define wrc_pcs_txcred_100m_loopcnt1_lo(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9268,0xe000,13,wr_val)
#define rdc_pcs_txcred_100m_cgc()                     _merlin_mptwo_pmd_rde_field(ma,0x9268,3,3,__ERR)
#define wrc_pcs_txcred_100m_cgc(wr_val)               merlin_mptwo_pmd_mwr_reg(ma,0x9268,0x1fff,0,wr_val)
#define rdc_pcs_txcred_100m_loopcnt1_hi()             _merlin_mptwo_pmd_rde_field_byte(ma,0x9269,0,13,__ERR)
#define wrc_pcs_txcred_100m_loopcnt1_hi(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9269,0xe000,13,wr_val)
#define rdc_pcs_txcred_100m_pcs_cgc()                 _merlin_mptwo_pmd_rde_field(ma,0x9269,3,3,__ERR)
#define wrc_pcs_txcred_100m_pcs_cgc(wr_val)           merlin_mptwo_pmd_mwr_reg(ma,0x9269,0x1fff,0,wr_val)
#define rdc_pcs_txcred_1g_clock_count0()              _merlin_mptwo_pmd_rde_field(ma,0x926a,2,2,__ERR)
#define wrc_pcs_txcred_1g_clock_count0(wr_val)        merlin_mptwo_pmd_mwr_reg(ma,0x926a,0x3fff,0,wr_val)
#define rdc_pcs_txcred_1g_cgc()                       _merlin_mptwo_pmd_rde_field(ma,0x926b,3,3,__ERR)
#define wrc_pcs_txcred_1g_cgc(wr_val)                 merlin_mptwo_pmd_mwr_reg(ma,0x926b,0x1fff,0,wr_val)
#define rdc_pcs_txcred_1g_loopcnt0()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x926c,0,8,__ERR)
#define wrc_pcs_txcred_1g_loopcnt0(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x926c,0xff00,8,wr_val)
#define rdc_pcs_txcred_1g_clock_count1()              _merlin_mptwo_pmd_rde_field_byte(ma,0x926c,8,8,__ERR)
#define wrc_pcs_txcred_1g_clock_count1(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0x926c,0x00ff,0,wr_val)
#define rdc_pcs_txcred_1g_loopcnt1()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x926d,10,10,__ERR)
#define wrc_pcs_txcred_1g_loopcnt1(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x926d,0x003f,0,wr_val)
#define rdc_pcs_txcred_2p5g_clock_count0()            _merlin_mptwo_pmd_rde_field(ma,0x9270,2,2,__ERR)
#define wrc_pcs_txcred_2p5g_clock_count0(wr_val)      merlin_mptwo_pmd_mwr_reg(ma,0x9270,0x3fff,0,wr_val)
#define rdc_pcs_txcred_2p5g_cgc()                     _merlin_mptwo_pmd_rde_field(ma,0x9271,3,3,__ERR)
#define wrc_pcs_txcred_2p5g_cgc(wr_val)               merlin_mptwo_pmd_mwr_reg(ma,0x9271,0x1fff,0,wr_val)
#define rdc_pcs_txcred_2p5g_loopcnt0()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9272,0,8,__ERR)
#define wrc_pcs_txcred_2p5g_loopcnt0(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9272,0xff00,8,wr_val)
#define rdc_pcs_txcred_2p5g_clock_count1()            _merlin_mptwo_pmd_rde_field_byte(ma,0x9272,8,8,__ERR)
#define wrc_pcs_txcred_2p5g_clock_count1(wr_val)      _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9272,0x00ff,0,wr_val)
#define rdc_pcs_txcred_2p5g_loopcnt1()                _merlin_mptwo_pmd_rde_field_byte(ma,0x9273,10,10,__ERR)
#define wrc_pcs_txcred_2p5g_loopcnt1(wr_val)          _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9273,0x003f,0,wr_val)
#define rdc_pcs_txcred_10g_clock_count0()             _merlin_mptwo_pmd_rde_field(ma,0x9274,2,2,__ERR)
#define wrc_pcs_txcred_10g_clock_count0(wr_val)       merlin_mptwo_pmd_mwr_reg(ma,0x9274,0x3fff,0,wr_val)
#define rdc_pcs_txcred_10g_cgc()                      _merlin_mptwo_pmd_rde_field(ma,0x9275,3,3,__ERR)
#define wrc_pcs_txcred_10g_cgc(wr_val)                merlin_mptwo_pmd_mwr_reg(ma,0x9275,0x1fff,0,wr_val)
#define rdc_pcs_txcred_10g_loopcnt0()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x9276,0,8,__ERR)
#define wrc_pcs_txcred_10g_loopcnt0(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9276,0xff00,8,wr_val)
#define rdc_pcs_txcred_10g_clock_count1()             _merlin_mptwo_pmd_rde_field_byte(ma,0x9276,8,8,__ERR)
#define wrc_pcs_txcred_10g_clock_count1(wr_val)       _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9276,0x00ff,0,wr_val)
#define rdc_pcs_txcred_10g_loopcnt1()                 _merlin_mptwo_pmd_rde_field_byte(ma,0x9277,10,10,__ERR)
#define wrc_pcs_txcred_10g_loopcnt1(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9277,0x003f,0,wr_val)
#define rdc_pcs_txcred__user_defined_spd_clock_count0()  _merlin_mptwo_pmd_rde_field(ma,0x9278,2,2,__ERR)
#define wrc_pcs_txcred__user_defined_spd_clock_count0(wr_val)  merlin_mptwo_pmd_mwr_reg(ma,0x9278,0x3fff,0,wr_val)
#define rdc_pcs_txcred__user_defined_spd_pcs_clock_count0()  _merlin_mptwo_pmd_rde_field(ma,0x9279,2,2,__ERR)
#define wrc_pcs_txcred__user_defined_spd_pcs_clock_count0(wr_val)  merlin_mptwo_pmd_mwr_reg(ma,0x9279,0x3fff,0,wr_val)
#define rdc_pcs_txcred__user_defined_spd_cgc()        _merlin_mptwo_pmd_rde_field(ma,0x927a,3,3,__ERR)
#define wrc_pcs_txcred__user_defined_spd_cgc(wr_val)  merlin_mptwo_pmd_mwr_reg(ma,0x927a,0x1fff,0,wr_val)
#define rdc_pcs_txcred__user_defined_spd_pcs_cgc()    _merlin_mptwo_pmd_rde_field(ma,0x927b,3,3,__ERR)
#define wrc_pcs_txcred__user_defined_spd_pcs_cgc(wr_val)  merlin_mptwo_pmd_mwr_reg(ma,0x927b,0x1fff,0,wr_val)
#define rdc_pcs_txcred__user_defined_spd_clock_count1()  _merlin_mptwo_pmd_rde_field_byte(ma,0x927c,8,8,__ERR)
#define wrc_pcs_txcred__user_defined_spd_clock_count1(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x927c,0x00ff,0,wr_val)
#define rdc_pcs_txcred__user_defined_spd_loopcnt0()   _merlin_mptwo_pmd_rde_field_byte(ma,0x927d,2,8,__ERR)
#define wrc_pcs_txcred__user_defined_spd_loopcnt0(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x927d,0x3fc0,6,wr_val)
#define rdc_pcs_txcred__user_defined_spd_loopcnt1()   _merlin_mptwo_pmd_rde_field_byte(ma,0x927d,10,10,__ERR)
#define wrc_pcs_txcred__user_defined_spd_loopcnt1(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0x927d,0x003f,0,wr_val)
#define rdc_pcs_txcred_5g_clock_count0()              _merlin_mptwo_pmd_rde_field(ma,0x9280,2,2,__ERR)
#define wrc_pcs_txcred_5g_clock_count0(wr_val)        merlin_mptwo_pmd_mwr_reg(ma,0x9280,0x3fff,0,wr_val)
#define rdc_pcs_txcred_5g_cgc()                       _merlin_mptwo_pmd_rde_field(ma,0x9281,3,3,__ERR)
#define wrc_pcs_txcred_5g_cgc(wr_val)                 merlin_mptwo_pmd_mwr_reg(ma,0x9281,0x1fff,0,wr_val)
#define rdc_pcs_txcred_5g_loopcnt0()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x9282,0,8,__ERR)
#define wrc_pcs_txcred_5g_loopcnt0(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9282,0xff00,8,wr_val)
#define rdc_pcs_txcred_5g_clock_count1()              _merlin_mptwo_pmd_rde_field_byte(ma,0x9282,8,8,__ERR)
#define wrc_pcs_txcred_5g_clock_count1(wr_val)        _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9282,0x00ff,0,wr_val)
#define rdc_pcs_txcred_5g_loopcnt1()                  _merlin_mptwo_pmd_rde_field_byte(ma,0x9283,10,10,__ERR)
#define wrc_pcs_txcred_5g_loopcnt1(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0x9283,0x003f,0,wr_val)
#define rd_pcs_tx_hg2_codec()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc431,3,15,__ERR)
#define wr_pcs_tx_hg2_codec(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc431,0x1000,12,wr_val)
#define rd_pcs_tx_hg2_message_invalid_code_enable()   _merlin_mptwo_pmd_rde_field_byte(ma,0xc431,4,15,__ERR)
#define wr_pcs_tx_hg2_message_invalid_code_enable(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc431,0x0800,11,wr_val)
#define rd_pcs_tx_hg2_enable()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc431,5,15,__ERR)
#define wr_pcs_tx_hg2_enable(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc431,0x0400,10,wr_val)
#define rd_pcs_tx_cl49_bypass_txsm()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc431,6,15,__ERR)
#define wr_pcs_tx_cl49_bypass_txsm(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc431,0x0200,9,wr_val)
#define rd_pcs_tx_cl49_tx_tl_mode()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc431,9,14,__ERR)
#define wr_pcs_tx_cl49_tx_tl_mode(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc431,0x0060,5,wr_val)
#define rd_pcs_tx_encode_mode()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc431,11,13,__ERR)
#define wr_pcs_tx_encode_mode(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc431,0x001c,2,wr_val)
#define rd_pcs_tx_catch_all_8b10b_dis()               _merlin_mptwo_pmd_rde_field_byte(ma,0xc432,6,15,__ERR)
#define wr_pcs_tx_catch_all_8b10b_dis(wr_val)         _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc432,0x0200,9,wr_val)
#define rd_pcs_tx_prog_tl_en()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc432,7,15,__ERR)
#define wr_pcs_tx_prog_tl_en(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc432,0x0100,8,wr_val)
#define rd_pcs_tx_prog_tl_char()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc432,8,8,__ERR)
#define wr_pcs_tx_prog_tl_char(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc432,0x00ff,0,wr_val)
#define rd_pcs_tx_scr_mode()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,0,14,__ERR)
#define wr_pcs_tx_scr_mode(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0xc000,14,wr_val)
#define rd_pcs_tx_gbox_prst()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,2,15,__ERR)
#define wr_pcs_tx_gbox_prst(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x2000,13,wr_val)
#define rd_pcs_tx_gbox_err_det_clr()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,3,15,__ERR)
#define wr_pcs_tx_gbox_err_det_clr(wr_val)            _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x1000,12,wr_val)
#define rd_pcs_tx_gbox_afrst_en()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,4,15,__ERR)
#define wr_pcs_tx_gbox_afrst_en(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x0800,11,wr_val)
#define rd_pcs_tx_fec_enable()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,5,15,__ERR)
#define wr_pcs_tx_fec_enable(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x0400,10,wr_val)
#define rd_pcs_tx_gbox_errdet_sel()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,6,15,__ERR)
#define wr_pcs_tx_gbox_errdet_sel(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x0200,9,wr_val)
#define rd_pcs_tx_cl49_tx_li_enable()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,7,15,__ERR)
#define wr_pcs_tx_cl49_tx_li_enable(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x0100,8,wr_val)
#define rd_pcs_tx_cl49_tx_lf_enable()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,8,15,__ERR)
#define wr_pcs_tx_cl49_tx_lf_enable(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x0080,7,wr_val)
#define rd_pcs_tx_cl49_tx_rf_enable()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,9,15,__ERR)
#define wr_pcs_tx_cl49_tx_rf_enable(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x0040,6,wr_val)
#define rd_pcs_tx_fifo_watermark()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,12,14,__ERR)
#define wr_pcs_tx_fifo_watermark(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x000c,2,wr_val)
#define rd_pcs_tx_rstb_tx_lane()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,14,15,__ERR)
#define wr_pcs_tx_rstb_tx_lane(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x0002,1,wr_val)
#define rd_pcs_tx_enable_tx_lane()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc433,15,15,__ERR)
#define wr_pcs_tx_enable_tx_lane(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc433,0x0001,0,wr_val)
#define rd_pcs_tx_disable_trrr_tx()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc434,11,15,__ERR)
#define wr_pcs_tx_disable_trrr_tx(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc434,0x0010,4,wr_val)
#define rd_pcs_tx_disable_packet_misalign()           _merlin_mptwo_pmd_rde_field_byte(ma,0xc434,13,15,__ERR)
#define wr_pcs_tx_disable_packet_misalign(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc434,0x0004,2,wr_val)
#define rd_pcs_tx_cl49_t_type_coded()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc440,0,12,__ERR)
#define rd_pcs_tx_cl49_tx_fault_det()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc440,4,15,__ERR)
#define rd_pcs_tx_cl49_ltxsm_state()                  _merlin_mptwo_pmd_rde_field_byte(ma,0xc440,5,8,__ERR)
#define rd_pcs_tx_cl49_txsm_state()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc440,13,13,__ERR)
#define rd_pcs_tx_gbox_afrst_stky()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,4,15,__ERR)
#define wr_pcs_tx_gbox_afrst_stky(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0800,11,wr_val)
#define rd_pcs_tx_gbox_overflow_err_det_latch()       _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,5,15,__ERR)
#define wr_pcs_tx_gbox_overflow_err_det_latch(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0400,10,wr_val)
#define rd_pcs_tx_gbox_underflow_err_det_latch()      _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,6,15,__ERR)
#define wr_pcs_tx_gbox_underflow_err_det_latch(wr_val)  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0200,9,wr_val)
#define rd_pcs_tx_local_fault()                       _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,7,15,__ERR)
#define wr_pcs_tx_local_fault(wr_val)                 _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0100,8,wr_val)
#define rd_pcs_tx_remote_fault()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,8,15,__ERR)
#define wr_pcs_tx_remote_fault(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0080,7,wr_val)
#define rd_pcs_tx_link_interrupt()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,9,15,__ERR)
#define wr_pcs_tx_link_interrupt(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0040,6,wr_val)
#define rd_pcs_tx_lpi_received()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,10,15,__ERR)
#define wr_pcs_tx_lpi_received(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0020,5,wr_val)
#define rd_pcs_tx_link_interrupt_lh()                 _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,11,15,__ERR)
#define wr_pcs_tx_link_interrupt_lh(wr_val)           _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0010,4,wr_val)
#define rd_pcs_tx_local_fault_lh()                    _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,12,15,__ERR)
#define wr_pcs_tx_local_fault_lh(wr_val)              _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0008,3,wr_val)
#define rd_pcs_tx_remote_fault_lh()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,13,15,__ERR)
#define wr_pcs_tx_remote_fault_lh(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0004,2,wr_val)
#define rd_pcs_tx_reserved_ordered_set_lh()           _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,14,15,__ERR)
#define wr_pcs_tx_reserved_ordered_set_lh(wr_val)     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0002,1,wr_val)
#define rd_pcs_tx_lpi_received_lh()                   _merlin_mptwo_pmd_rde_field_byte(ma,0xc441,15,15,__ERR)
#define wr_pcs_tx_lpi_received_lh(wr_val)             _merlin_mptwo_pmd_mwr_reg_byte(ma,0xc441,0x0001,0,wr_val)
#define rdc_post_tap_limit()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd130,6,11,__ERR)
#define wrc_post_tap_limit(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd130,0x03e0,5,wr_val)
#define rdc_pre_tap_limit()                           _merlin_mptwo_pmd_rde_field_byte(ma,0xd130,12,12,__ERR)
#define wrc_pre_tap_limit(wr_val)                     _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd130,0x000f,0,wr_val)
#define rdc_main_tap_limit()                          _merlin_mptwo_pmd_rde_field_byte(ma,0xd131,10,10,__ERR)
#define wrc_main_tap_limit(wr_val)                    _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd131,0x003f,0,wr_val)
#define rdc_pre_tap_preset_val()                      _merlin_mptwo_pmd_rde_field_byte(ma,0xd132,6,12,__ERR)
#define wrc_pre_tap_preset_val(wr_val)                _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd132,0x03c0,6,wr_val)
#define rdc_post_tap_preset_val()                     _merlin_mptwo_pmd_rde_field_byte(ma,0xd132,11,11,__ERR)
#define wrc_post_tap_preset_val(wr_val)               _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd132,0x001f,0,wr_val)
#define rdc_tap_sum_max_val()                         _merlin_mptwo_pmd_rde_field_byte(ma,0xd133,2,9,__ERR)
#define wrc_tap_sum_max_val(wr_val)                   _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd133,0x3f80,7,wr_val)
#define rdc_main_tap_min_val()                        _merlin_mptwo_pmd_rde_field_byte(ma,0xd133,10,10,__ERR)
#define wrc_main_tap_min_val(wr_val)                  _merlin_mptwo_pmd_mwr_reg_byte(ma,0xd133,0x003f,0,wr_val)
#define rdc_max_wait_timer_period()                   _merlin_mptwo_pmd_rde_reg(ma,0xd134,__ERR)
#define wrc_max_wait_timer_period(wr_val)             merlin_mptwo_pmd_wr_reg(ma,0xd134,wr_val)
#define rdc_wait_cntr_limit()                         _merlin_mptwo_pmd_rde_field(ma,0xd135,7,7,__ERR)
#define wrc_wait_cntr_limit(wr_val)                   merlin_mptwo_pmd_mwr_reg(ma,0xd135,0x01ff,0,wr_val)

#endif
