// Seed: 414139947
module module_0;
  wire id_1;
  assign module_2.id_3 = 0;
  tri id_2;
  assign id_2 = -1 && -1;
  assign id_2 = {id_2, -1};
endmodule
module module_1 #(
    parameter id_1 = 32'd71
) (
    _id_1,
    id_2
);
  input wire id_2;
  input wire _id_1;
  struct {
    logic [1  ^  1  ==  -1 'h0 : 1 'b0 +  -1] id_3;
    logic [-1 'd0 : id_1  -  1 'h0] id_4;
  } id_5;
  module_0 modCall_1 ();
  logic id_6;
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri0 id_5
);
  logic id_7;
  module_0 modCall_1 ();
endmodule
