Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Single_Cyc_SoC_behav xil_defaultlib.tb_Single_Cyc_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sim_1/new/tb_Single_Cyc_SoC.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.fetch_stage
Compiling module xil_defaultlib.pipeline_register(REGISTER_WIDTH...
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.hazard_control_decoder
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.decode_stage
Compiling module xil_defaultlib.pipeline_register(REGISTER_WIDTH...
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.pipeline_register(REGISTER_WIDTH...
Compiling module xil_defaultlib.memory_stage
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.register_writeback_stage
Compiling module xil_defaultlib.halt_latch
Compiling module xil_defaultlib.decode_stage_hazard_decoder
Compiling module xil_defaultlib.execute_stage_hazard_decoder
Compiling module xil_defaultlib.memory_stage_hazard_decoder
Compiling module xil_defaultlib.register_writeback_stage_hazard_...
Compiling module xil_defaultlib.hazard_control
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.SoC_ad
Compiling module xil_defaultlib.SoC_mux4
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.fact_reg(w=4)
Compiling module xil_defaultlib.fact_reg(w=1)
Compiling module xil_defaultlib.fact_reg
Compiling module xil_defaultlib.fact_and
Compiling module xil_defaultlib.fact_mux4
Compiling module xil_defaultlib.fact_done_reg
Compiling module xil_defaultlib.fact_err_reg
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.cmp
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.fact_mux
Compiling module xil_defaultlib.regdff
Compiling module xil_defaultlib.fact_mul
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.fact
Compiling module xil_defaultlib.fact_top
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.gpio_reg
Compiling module xil_defaultlib.gpio_mux4
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.Single_Cyc_SoC
Compiling module xil_defaultlib.tb_Single_Cyc_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Single_Cyc_SoC_behav
