<stg><name>activation_accelerator_Pipeline_VITIS_LOOP_191_2</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %var = alloca i32 1

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean

]]></Node>
<StgValue><ssdm name="mean_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 0, i32 %var

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc9.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc9.i:0 %i_11 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc9.i:2 %icmp_ln191 = icmp_eq  i16 %i_11, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc9.i:5 %br_ln191 = br i1 %icmp_ln191, void %for.inc9.i.split, void %for.end11.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc9.i.split:2 %lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i_11, i32 4, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="11">
<![CDATA[
for.inc9.i.split:3 %zext_ln192 = zext i11 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:4 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:5 %x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:6 %x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:7 %x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:8 %x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_8_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:9 %x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_10_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:10 %x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_12_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:11 %x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_14_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:12 %x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_16_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:13 %x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_18_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:14 %x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_20_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:15 %x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_22_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:16 %x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_24_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:17 %x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_26_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:18 %x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_28_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:19 %x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_30_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:21 %x_load = load i11 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:22 %x_2_load = load i11 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:23 %x_4_load = load i11 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:24 %x_6_load = load i11 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:25 %x_8_load = load i11 %x_8_addr

]]></Node>
<StgValue><ssdm name="x_8_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:26 %x_10_load = load i11 %x_10_addr

]]></Node>
<StgValue><ssdm name="x_10_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:27 %x_12_load = load i11 %x_12_addr

]]></Node>
<StgValue><ssdm name="x_12_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:28 %x_14_load = load i11 %x_14_addr

]]></Node>
<StgValue><ssdm name="x_14_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:29 %x_16_load = load i11 %x_16_addr

]]></Node>
<StgValue><ssdm name="x_16_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:30 %x_18_load = load i11 %x_18_addr

]]></Node>
<StgValue><ssdm name="x_18_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:31 %x_20_load = load i11 %x_20_addr

]]></Node>
<StgValue><ssdm name="x_20_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:32 %x_22_load = load i11 %x_22_addr

]]></Node>
<StgValue><ssdm name="x_22_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:33 %x_24_load = load i11 %x_24_addr

]]></Node>
<StgValue><ssdm name="x_24_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:34 %x_26_load = load i11 %x_26_addr

]]></Node>
<StgValue><ssdm name="x_26_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:35 %x_28_load = load i11 %x_28_addr

]]></Node>
<StgValue><ssdm name="x_28_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:36 %x_30_load = load i11 %x_30_addr

]]></Node>
<StgValue><ssdm name="x_30_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc9.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc9.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc9.i:4 %add_ln191 = add i16 %i_11, i16 1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="16">
<![CDATA[
for.inc9.i.split:20 %trunc_ln192 = trunc i16 %i_11

]]></Node>
<StgValue><ssdm name="trunc_ln192"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:21 %x_load = load i11 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:22 %x_2_load = load i11 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:23 %x_4_load = load i11 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:24 %x_6_load = load i11 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:25 %x_8_load = load i11 %x_8_addr

]]></Node>
<StgValue><ssdm name="x_8_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:26 %x_10_load = load i11 %x_10_addr

]]></Node>
<StgValue><ssdm name="x_10_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:27 %x_12_load = load i11 %x_12_addr

]]></Node>
<StgValue><ssdm name="x_12_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:28 %x_14_load = load i11 %x_14_addr

]]></Node>
<StgValue><ssdm name="x_14_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:29 %x_16_load = load i11 %x_16_addr

]]></Node>
<StgValue><ssdm name="x_16_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:30 %x_18_load = load i11 %x_18_addr

]]></Node>
<StgValue><ssdm name="x_18_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:31 %x_20_load = load i11 %x_20_addr

]]></Node>
<StgValue><ssdm name="x_20_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:32 %x_22_load = load i11 %x_22_addr

]]></Node>
<StgValue><ssdm name="x_22_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:33 %x_24_load = load i11 %x_24_addr

]]></Node>
<StgValue><ssdm name="x_24_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:34 %x_26_load = load i11 %x_26_addr

]]></Node>
<StgValue><ssdm name="x_26_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:35 %x_28_load = load i11 %x_28_addr

]]></Node>
<StgValue><ssdm name="x_28_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="11">
<![CDATA[
for.inc9.i.split:36 %x_30_load = load i11 %x_30_addr

]]></Node>
<StgValue><ssdm name="x_30_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
for.inc9.i.split:37 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i32 %x_8_load, i32 %x_10_load, i32 %x_12_load, i32 %x_14_load, i32 %x_16_load, i32 %x_18_load, i32 %x_20_load, i32 %x_22_load, i32 %x_24_load, i32 %x_26_load, i32 %x_28_load, i32 %x_30_load, i4 %trunc_ln192

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.i.split:41 %store_ln191 = store i16 %add_ln191, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="81" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:38 %diff = fsub i32 %tmp_5, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="82" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:38 %diff = fsub i32 %tmp_5, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="83" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:38 %diff = fsub i32 %tmp_5, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="84" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:38 %diff = fsub i32 %tmp_5, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="85" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:39 %mul_i3 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="86" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:39 %mul_i3 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="87" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:39 %mul_i3 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc9.i.split:0 %var_load_1 = load i32 %var

]]></Node>
<StgValue><ssdm name="var_load_1"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:40 %var_1 = fadd i32 %var_load_1, i32 %mul_i3

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end11.i.exitStub:0 %var_load = load i32 %var

]]></Node>
<StgValue><ssdm name="var_load"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end11.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_1_out, i32 %var_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
for.end11.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="90" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:40 %var_1 = fadd i32 %var_load_1, i32 %mul_i3

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="91" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:40 %var_1 = fadd i32 %var_load_1, i32 %mul_i3

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.i.split:1 %specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln190"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:40 %var_1 = fadd i32 %var_load_1, i32 %mul_i3

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.i.split:42 %store_ln191 = store i32 %var_1, i32 %var

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i.split:43 %br_ln191 = br void %for.inc9.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="131" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="x_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="x_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="x_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="x_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="x_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="x_12" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="x_14" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="x_16" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="x_18" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="x_20" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="x_22" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="x_24" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="x_26" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="x_28" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="x_30" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="mean" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mean"/></StgValue>
</port>
<port id="148" name="var_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="var_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="150" from="StgValue_149" to="var" fromId="149" toId="16">
</dataflow>
<dataflow id="151" from="StgValue_149" to="i" fromId="149" toId="17">
</dataflow>
<dataflow id="153" from="_ssdm_op_Read.ap_auto.float" to="mean_read" fromId="152" toId="18">
</dataflow>
<dataflow id="154" from="mean" to="mean_read" fromId="147" toId="18">
</dataflow>
<dataflow id="156" from="StgValue_155" to="store_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="157" from="i" to="store_ln0" fromId="17" toId="19">
</dataflow>
<dataflow id="159" from="StgValue_158" to="store_ln0" fromId="158" toId="20">
</dataflow>
<dataflow id="160" from="var" to="store_ln0" fromId="16" toId="20">
</dataflow>
<dataflow id="161" from="i" to="i_11" fromId="17" toId="22">
</dataflow>
<dataflow id="162" from="i_11" to="icmp_ln191" fromId="22" toId="23">
</dataflow>
<dataflow id="164" from="StgValue_163" to="icmp_ln191" fromId="163" toId="23">
</dataflow>
<dataflow id="165" from="icmp_ln191" to="br_ln191" fromId="23" toId="24">
</dataflow>
<dataflow id="167" from="_ssdm_op_PartSelect.i11.i16.i32.i32" to="lshr_ln" fromId="166" toId="25">
</dataflow>
<dataflow id="168" from="i_11" to="lshr_ln" fromId="22" toId="25">
</dataflow>
<dataflow id="170" from="StgValue_169" to="lshr_ln" fromId="169" toId="25">
</dataflow>
<dataflow id="172" from="StgValue_171" to="lshr_ln" fromId="171" toId="25">
</dataflow>
<dataflow id="173" from="lshr_ln" to="zext_ln192" fromId="25" toId="26">
</dataflow>
<dataflow id="174" from="x" to="x_addr" fromId="131" toId="27">
</dataflow>
<dataflow id="176" from="StgValue_175" to="x_addr" fromId="175" toId="27">
</dataflow>
<dataflow id="177" from="zext_ln192" to="x_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="178" from="x_2" to="x_2_addr" fromId="132" toId="28">
</dataflow>
<dataflow id="179" from="StgValue_175" to="x_2_addr" fromId="175" toId="28">
</dataflow>
<dataflow id="180" from="zext_ln192" to="x_2_addr" fromId="26" toId="28">
</dataflow>
<dataflow id="181" from="x_4" to="x_4_addr" fromId="133" toId="29">
</dataflow>
<dataflow id="182" from="StgValue_175" to="x_4_addr" fromId="175" toId="29">
</dataflow>
<dataflow id="183" from="zext_ln192" to="x_4_addr" fromId="26" toId="29">
</dataflow>
<dataflow id="184" from="x_6" to="x_6_addr" fromId="134" toId="30">
</dataflow>
<dataflow id="185" from="StgValue_175" to="x_6_addr" fromId="175" toId="30">
</dataflow>
<dataflow id="186" from="zext_ln192" to="x_6_addr" fromId="26" toId="30">
</dataflow>
<dataflow id="187" from="x_8" to="x_8_addr" fromId="135" toId="31">
</dataflow>
<dataflow id="188" from="StgValue_175" to="x_8_addr" fromId="175" toId="31">
</dataflow>
<dataflow id="189" from="zext_ln192" to="x_8_addr" fromId="26" toId="31">
</dataflow>
<dataflow id="190" from="x_10" to="x_10_addr" fromId="136" toId="32">
</dataflow>
<dataflow id="191" from="StgValue_175" to="x_10_addr" fromId="175" toId="32">
</dataflow>
<dataflow id="192" from="zext_ln192" to="x_10_addr" fromId="26" toId="32">
</dataflow>
<dataflow id="193" from="x_12" to="x_12_addr" fromId="137" toId="33">
</dataflow>
<dataflow id="194" from="StgValue_175" to="x_12_addr" fromId="175" toId="33">
</dataflow>
<dataflow id="195" from="zext_ln192" to="x_12_addr" fromId="26" toId="33">
</dataflow>
<dataflow id="196" from="x_14" to="x_14_addr" fromId="138" toId="34">
</dataflow>
<dataflow id="197" from="StgValue_175" to="x_14_addr" fromId="175" toId="34">
</dataflow>
<dataflow id="198" from="zext_ln192" to="x_14_addr" fromId="26" toId="34">
</dataflow>
<dataflow id="199" from="x_16" to="x_16_addr" fromId="139" toId="35">
</dataflow>
<dataflow id="200" from="StgValue_175" to="x_16_addr" fromId="175" toId="35">
</dataflow>
<dataflow id="201" from="zext_ln192" to="x_16_addr" fromId="26" toId="35">
</dataflow>
<dataflow id="202" from="x_18" to="x_18_addr" fromId="140" toId="36">
</dataflow>
<dataflow id="203" from="StgValue_175" to="x_18_addr" fromId="175" toId="36">
</dataflow>
<dataflow id="204" from="zext_ln192" to="x_18_addr" fromId="26" toId="36">
</dataflow>
<dataflow id="205" from="x_20" to="x_20_addr" fromId="141" toId="37">
</dataflow>
<dataflow id="206" from="StgValue_175" to="x_20_addr" fromId="175" toId="37">
</dataflow>
<dataflow id="207" from="zext_ln192" to="x_20_addr" fromId="26" toId="37">
</dataflow>
<dataflow id="208" from="x_22" to="x_22_addr" fromId="142" toId="38">
</dataflow>
<dataflow id="209" from="StgValue_175" to="x_22_addr" fromId="175" toId="38">
</dataflow>
<dataflow id="210" from="zext_ln192" to="x_22_addr" fromId="26" toId="38">
</dataflow>
<dataflow id="211" from="x_24" to="x_24_addr" fromId="143" toId="39">
</dataflow>
<dataflow id="212" from="StgValue_175" to="x_24_addr" fromId="175" toId="39">
</dataflow>
<dataflow id="213" from="zext_ln192" to="x_24_addr" fromId="26" toId="39">
</dataflow>
<dataflow id="214" from="x_26" to="x_26_addr" fromId="144" toId="40">
</dataflow>
<dataflow id="215" from="StgValue_175" to="x_26_addr" fromId="175" toId="40">
</dataflow>
<dataflow id="216" from="zext_ln192" to="x_26_addr" fromId="26" toId="40">
</dataflow>
<dataflow id="217" from="x_28" to="x_28_addr" fromId="145" toId="41">
</dataflow>
<dataflow id="218" from="StgValue_175" to="x_28_addr" fromId="175" toId="41">
</dataflow>
<dataflow id="219" from="zext_ln192" to="x_28_addr" fromId="26" toId="41">
</dataflow>
<dataflow id="220" from="x_30" to="x_30_addr" fromId="146" toId="42">
</dataflow>
<dataflow id="221" from="StgValue_175" to="x_30_addr" fromId="175" toId="42">
</dataflow>
<dataflow id="222" from="zext_ln192" to="x_30_addr" fromId="26" toId="42">
</dataflow>
<dataflow id="223" from="x_addr" to="x_load" fromId="27" toId="43">
</dataflow>
<dataflow id="224" from="x_2_addr" to="x_2_load" fromId="28" toId="44">
</dataflow>
<dataflow id="225" from="x_4_addr" to="x_4_load" fromId="29" toId="45">
</dataflow>
<dataflow id="226" from="x_6_addr" to="x_6_load" fromId="30" toId="46">
</dataflow>
<dataflow id="227" from="x_8_addr" to="x_8_load" fromId="31" toId="47">
</dataflow>
<dataflow id="228" from="x_10_addr" to="x_10_load" fromId="32" toId="48">
</dataflow>
<dataflow id="229" from="x_12_addr" to="x_12_load" fromId="33" toId="49">
</dataflow>
<dataflow id="230" from="x_14_addr" to="x_14_load" fromId="34" toId="50">
</dataflow>
<dataflow id="231" from="x_16_addr" to="x_16_load" fromId="35" toId="51">
</dataflow>
<dataflow id="232" from="x_18_addr" to="x_18_load" fromId="36" toId="52">
</dataflow>
<dataflow id="233" from="x_20_addr" to="x_20_load" fromId="37" toId="53">
</dataflow>
<dataflow id="234" from="x_22_addr" to="x_22_load" fromId="38" toId="54">
</dataflow>
<dataflow id="235" from="x_24_addr" to="x_24_load" fromId="39" toId="55">
</dataflow>
<dataflow id="236" from="x_26_addr" to="x_26_load" fromId="40" toId="56">
</dataflow>
<dataflow id="237" from="x_28_addr" to="x_28_load" fromId="41" toId="57">
</dataflow>
<dataflow id="238" from="x_30_addr" to="x_30_load" fromId="42" toId="58">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="239" toId="59">
</dataflow>
<dataflow id="242" from="StgValue_241" to="specpipeline_ln0" fromId="241" toId="59">
</dataflow>
<dataflow id="244" from="StgValue_243" to="specpipeline_ln0" fromId="243" toId="59">
</dataflow>
<dataflow id="245" from="StgValue_149" to="specpipeline_ln0" fromId="149" toId="59">
</dataflow>
<dataflow id="246" from="StgValue_243" to="specpipeline_ln0" fromId="243" toId="59">
</dataflow>
<dataflow id="248" from="p_str" to="specpipeline_ln0" fromId="247" toId="59">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="249" toId="60">
</dataflow>
<dataflow id="252" from="StgValue_251" to="empty" fromId="251" toId="60">
</dataflow>
<dataflow id="253" from="StgValue_251" to="empty" fromId="251" toId="60">
</dataflow>
<dataflow id="254" from="StgValue_251" to="empty" fromId="251" toId="60">
</dataflow>
<dataflow id="255" from="i_11" to="add_ln191" fromId="22" toId="61">
</dataflow>
<dataflow id="257" from="StgValue_256" to="add_ln191" fromId="256" toId="61">
</dataflow>
<dataflow id="258" from="i_11" to="trunc_ln192" fromId="22" toId="62">
</dataflow>
<dataflow id="259" from="x_addr" to="x_load" fromId="27" toId="63">
</dataflow>
<dataflow id="260" from="x_2_addr" to="x_2_load" fromId="28" toId="64">
</dataflow>
<dataflow id="261" from="x_4_addr" to="x_4_load" fromId="29" toId="65">
</dataflow>
<dataflow id="262" from="x_6_addr" to="x_6_load" fromId="30" toId="66">
</dataflow>
<dataflow id="263" from="x_8_addr" to="x_8_load" fromId="31" toId="67">
</dataflow>
<dataflow id="264" from="x_10_addr" to="x_10_load" fromId="32" toId="68">
</dataflow>
<dataflow id="265" from="x_12_addr" to="x_12_load" fromId="33" toId="69">
</dataflow>
<dataflow id="266" from="x_14_addr" to="x_14_load" fromId="34" toId="70">
</dataflow>
<dataflow id="267" from="x_16_addr" to="x_16_load" fromId="35" toId="71">
</dataflow>
<dataflow id="268" from="x_18_addr" to="x_18_load" fromId="36" toId="72">
</dataflow>
<dataflow id="269" from="x_20_addr" to="x_20_load" fromId="37" toId="73">
</dataflow>
<dataflow id="270" from="x_22_addr" to="x_22_load" fromId="38" toId="74">
</dataflow>
<dataflow id="271" from="x_24_addr" to="x_24_load" fromId="39" toId="75">
</dataflow>
<dataflow id="272" from="x_26_addr" to="x_26_load" fromId="40" toId="76">
</dataflow>
<dataflow id="273" from="x_28_addr" to="x_28_load" fromId="41" toId="77">
</dataflow>
<dataflow id="274" from="x_30_addr" to="x_30_load" fromId="42" toId="78">
</dataflow>
<dataflow id="276" from="_ssdm_op_Mux.ap_auto.16f32.i4" to="tmp_5" fromId="275" toId="79">
</dataflow>
<dataflow id="277" from="x_load" to="tmp_5" fromId="63" toId="79">
</dataflow>
<dataflow id="278" from="x_2_load" to="tmp_5" fromId="64" toId="79">
</dataflow>
<dataflow id="279" from="x_4_load" to="tmp_5" fromId="65" toId="79">
</dataflow>
<dataflow id="280" from="x_6_load" to="tmp_5" fromId="66" toId="79">
</dataflow>
<dataflow id="281" from="x_8_load" to="tmp_5" fromId="67" toId="79">
</dataflow>
<dataflow id="282" from="x_10_load" to="tmp_5" fromId="68" toId="79">
</dataflow>
<dataflow id="283" from="x_12_load" to="tmp_5" fromId="69" toId="79">
</dataflow>
<dataflow id="284" from="x_14_load" to="tmp_5" fromId="70" toId="79">
</dataflow>
<dataflow id="285" from="x_16_load" to="tmp_5" fromId="71" toId="79">
</dataflow>
<dataflow id="286" from="x_18_load" to="tmp_5" fromId="72" toId="79">
</dataflow>
<dataflow id="287" from="x_20_load" to="tmp_5" fromId="73" toId="79">
</dataflow>
<dataflow id="288" from="x_22_load" to="tmp_5" fromId="74" toId="79">
</dataflow>
<dataflow id="289" from="x_24_load" to="tmp_5" fromId="75" toId="79">
</dataflow>
<dataflow id="290" from="x_26_load" to="tmp_5" fromId="76" toId="79">
</dataflow>
<dataflow id="291" from="x_28_load" to="tmp_5" fromId="77" toId="79">
</dataflow>
<dataflow id="292" from="x_30_load" to="tmp_5" fromId="78" toId="79">
</dataflow>
<dataflow id="293" from="trunc_ln192" to="tmp_5" fromId="62" toId="79">
</dataflow>
<dataflow id="294" from="add_ln191" to="store_ln191" fromId="61" toId="80">
</dataflow>
<dataflow id="295" from="i" to="store_ln191" fromId="17" toId="80">
</dataflow>
<dataflow id="296" from="tmp_5" to="diff" fromId="79" toId="81">
</dataflow>
<dataflow id="297" from="mean_read" to="diff" fromId="18" toId="81">
</dataflow>
<dataflow id="298" from="tmp_5" to="diff" fromId="79" toId="82">
</dataflow>
<dataflow id="299" from="mean_read" to="diff" fromId="18" toId="82">
</dataflow>
<dataflow id="300" from="tmp_5" to="diff" fromId="79" toId="83">
</dataflow>
<dataflow id="301" from="mean_read" to="diff" fromId="18" toId="83">
</dataflow>
<dataflow id="302" from="tmp_5" to="diff" fromId="79" toId="84">
</dataflow>
<dataflow id="303" from="mean_read" to="diff" fromId="18" toId="84">
</dataflow>
<dataflow id="304" from="diff" to="mul_i3" fromId="84" toId="85">
</dataflow>
<dataflow id="305" from="diff" to="mul_i3" fromId="84" toId="85">
</dataflow>
<dataflow id="306" from="diff" to="mul_i3" fromId="84" toId="86">
</dataflow>
<dataflow id="307" from="diff" to="mul_i3" fromId="84" toId="86">
</dataflow>
<dataflow id="308" from="diff" to="mul_i3" fromId="84" toId="87">
</dataflow>
<dataflow id="309" from="diff" to="mul_i3" fromId="84" toId="87">
</dataflow>
<dataflow id="310" from="var" to="var_load_1" fromId="16" toId="88">
</dataflow>
<dataflow id="311" from="var_load_1" to="var_1" fromId="88" toId="89">
</dataflow>
<dataflow id="312" from="mul_i3" to="var_1" fromId="87" toId="89">
</dataflow>
<dataflow id="313" from="var_load_1" to="var_1" fromId="88" toId="90">
</dataflow>
<dataflow id="314" from="mul_i3" to="var_1" fromId="87" toId="90">
</dataflow>
<dataflow id="315" from="var_load_1" to="var_1" fromId="88" toId="91">
</dataflow>
<dataflow id="316" from="mul_i3" to="var_1" fromId="87" toId="91">
</dataflow>
<dataflow id="318" from="_ssdm_op_SpecLoopName" to="specloopname_ln190" fromId="317" toId="92">
</dataflow>
<dataflow id="320" from="empty_6" to="specloopname_ln190" fromId="319" toId="92">
</dataflow>
<dataflow id="321" from="var_load_1" to="var_1" fromId="88" toId="93">
</dataflow>
<dataflow id="322" from="mul_i3" to="var_1" fromId="87" toId="93">
</dataflow>
<dataflow id="323" from="var_1" to="store_ln191" fromId="93" toId="94">
</dataflow>
<dataflow id="324" from="var" to="store_ln191" fromId="16" toId="94">
</dataflow>
<dataflow id="325" from="var" to="var_load" fromId="16" toId="96">
</dataflow>
<dataflow id="327" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="326" toId="97">
</dataflow>
<dataflow id="328" from="var_1_out" to="write_ln0" fromId="148" toId="97">
</dataflow>
<dataflow id="329" from="var_load" to="write_ln0" fromId="96" toId="97">
</dataflow>
<dataflow id="330" from="icmp_ln191" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="331" from="icmp_ln191" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="332" from="icmp_ln191" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="333" from="icmp_ln191" to="StgValue_11" fromId="23" toId="11">
</dataflow>
</dataflows>


</stg>
