#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 19 18:58:07 2019
# Process ID: 4260
# Current directory: F:/COD/lab3/lab3_FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5192 F:\COD\lab3\lab3_FIFO\lab3_FIFO.xpr
# Log file: F:/COD/lab3/lab3_FIFO/vivado.log
# Journal file: F:/COD/lab3/lab3_FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/COD/lab3/lab3_FIFO/lab3_FIFO.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/WZY/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21296-LAPTOP-NVHH3IQN/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 800.051 ; gain = 109.188
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_3BIT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_3BIT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-311] analyzing module LCU_RF
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module counter_3BIT
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/new/counter_3BIT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_3BIT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1708ada835cb4eab9c588cb08c4a3414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_3BIT_tb_behav xil_defaultlib.counter_3BIT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_3BIT
Compiling module xil_defaultlib.counter_3BIT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_3BIT_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim/xsim.dir/counter_3BIT_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 55.867 ; gain = 0.676
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 19 19:00:09 2019...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 831.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_3BIT_tb_behav -key {Behavioral:sim_1:Functional:counter_3BIT_tb} -tclbatch {counter_3BIT_tb.tcl} -view {F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/in was not found in the design.
WARNING: Simulation object /FIFO_tb/en_in was not found in the design.
WARNING: Simulation object /FIFO_tb/en_out was not found in the design.
WARNING: Simulation object /FIFO_tb/clk was not found in the design.
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/outer was not found in the design.
WARNING: Simulation object /FIFO_tb/an was not found in the design.
WARNING: Simulation object /FIFO_tb/seg was not found in the design.
WARNING: Simulation object /FIFO_tb/dp was not found in the design.
WARNING: Simulation object /FIFO_tb/FIFO_DUT/SCU_DUT/sclk was not found in the design.
source counter_3BIT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_3BIT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 831.441 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
open_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 19 19:04:34 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab3/lab3_FIFO/lab3_FIFO.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 852.754 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E9E2A
set_property PROGRAM.FILE {F:/COD/lab3/lab3_FIFO/lab3_FIFO.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab3/lab3_FIFO/lab3_FIFO.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property top FIFO_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1708ada835cb4eab9c588cb08c4a3414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.LCU_RF
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.seg_ctrl
Compiling module xil_defaultlib.display
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.counter_3BIT
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 19 19:07:55 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1528.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.672 ; gain = 6.020
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/SCU_DUT/display_DUT/an}} 
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/SCU_DUT/display_DUT/seg_sel}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/RF}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/outer}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/SCU_DUT/divider_DUT/clk_5m}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/SCU_DUT/divider_DUT/sclk}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1556.500 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-311] analyzing module LCU_RF
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module counter_3BIT
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1708ada835cb4eab9c588cb08c4a3414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.LCU_RF
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.seg_ctrl
Compiling module xil_defaultlib.display
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.counter_3BIT
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.500 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.500 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1556.500 ; gain = 0.000
reset_simulation -simset sim_1 -mode post-implementation -type functional
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'SCU_DUT/divider_DUT/d1/clk_in1' is not directly connected to top level port. Synthesis is ignored for d:/VIVADO_Project/COD/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [d:/VIVADO_Project/COD/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:297]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2404.891 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2404.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2479.859 ; gain = 923.066
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim/FIFO_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim/FIFO_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim/FIFO_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module LCU_RF
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module counter_3BIT
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1708ada835cb4eab9c588cb08c4a3414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FIFO_tb_func_impl xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.LCU
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.LCU_RF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.counter_3BIT
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.SCU
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot FIFO_tb_func_impl
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2485.410 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2485.410 ; gain = 928.617
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim/FIFO_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim/FIFO_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim/FIFO_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module LCU_RF
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module counter_3BIT
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1708ada835cb4eab9c588cb08c4a3414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FIFO_tb_func_impl xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.LCU
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.LCU_RF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.counter_3BIT
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.SCU
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_func_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2488.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_func_impl -key {Post-Implementation:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2488.449 ; gain = 3.039
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2488.449 ; gain = 0.000
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[0] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[1] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[2] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[3] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[4] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[5] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[6] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[7] }} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2488.449 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim/FIFO_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim/FIFO_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim/FIFO_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module LCU_RF
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module counter_3BIT
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1708ada835cb4eab9c588cb08c4a3414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FIFO_tb_func_impl xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.LCU
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.LCU_RF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.counter_3BIT
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.SCU
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_func_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2488.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2488.449 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2488.449 ; gain = 0.000
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim/FIFO_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim/FIFO_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim/FIFO_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim/FIFO_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim/FIFO_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module LCU_RF
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module counter_3BIT
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1708ada835cb4eab9c588cb08c4a3414 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FIFO_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FIFO_tb_time_impl.sdf", for root module "FIFO_tb/FIFO_DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FIFO_tb_time_impl.sdf", for root module "FIFO_tb/FIFO_DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.LCU
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.LCU_RF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.counter_3BIT
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.SCU
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_time_impl

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim/xsim.dir/FIFO_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 19 19:27:56 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_time_impl -key {Post-Implementation:sim_1:Timing:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2488.449 ; gain = 0.000
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[0] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[1] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[2] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[3] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[4] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[5] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[6] }} {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/RF_DUT/\RF_reg[7] }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2488.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1708ada835cb4eab9c588cb08c4a3414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.LCU_RF
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.seg_ctrl
Compiling module xil_defaultlib.display
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.counter_3BIT
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2488.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2489.262 ; gain = 0.813
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/SCU_DUT/counter_DUT/cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/SCU_DUT/display_DUT/decoder_DUT/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/SCU_DUT/display_DUT/rd1}} 
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/SCU_DUT/display_DUT/ra1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/SCU_DUT/display_DUT/decoder_DUT/en}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/SCU_DUT/display_DUT/valid}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/LCU_RF_DUT/valid}} 
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/debouncer_in_DUT/td}} 
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/debouncer_in_DUT/state}} 
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/debouncer_in_DUT/next_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/debouncer_in_DUT/x_pe}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-311] analyzing module LCU_RF
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module counter_3BIT
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1708ada835cb4eab9c588cb08c4a3414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.LCU_RF
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.seg_ctrl
Compiling module xil_defaultlib.display
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.counter_3BIT
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2606.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/imports/lab3_FIFO/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2606.184 ; gain = 0.016
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/debouncer_in_DUT/x_pe}} 
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/debouncer_in_DUT/state}} 
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/debouncer_in_DUT/next_state}} 
current_wave_config {FIFO_tb_behav.wcfg}
FIFO_tb_behav.wcfg
add_wave {{/FIFO_tb/FIFO_DUT/debouncer_in_DUT/x}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/COD/lab3/lab3_FIFO/lab3_FIFO.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 19 19:56:43 2019] Launched synth_1...
Run output will be captured here: F:/COD/lab3/lab3_FIFO/lab3_FIFO.runs/synth_1/runme.log
[Fri Apr 19 19:56:43 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab3/lab3_FIFO/lab3_FIFO.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab3/lab3_FIFO/lab3_FIFO.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2611.793 ; gain = 0.000
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2611.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 20:02:24 2019...
