

================================================================
== Vivado HLS Report for 'k2c_affine_matmul_2'
================================================================
* Date:           Tue Apr 23 22:37:01 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_3
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.318|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1      |    ?|    ?|       226|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.1.2  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.1.3  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.1.4  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.1.5  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.1.6  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.1.7  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.1.8  |   26|   26|        11|          1|          1|    16|    yes   |
        | + Loop 1.2      |    ?|    ?|       226|          -|          -|     ?|    no    |
        |  ++ Loop 1.2.1  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.2.2  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.2.3  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.2.4  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.2.5  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.2.6  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.2.7  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.2.8  |   26|   26|        11|          1|          1|    16|    yes   |
        | + Loop 1.3      |    ?|    ?|       226|          -|          -|     ?|    no    |
        |  ++ Loop 1.3.1  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.3.2  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.3.3  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.3.4  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.3.5  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.3.6  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.3.7  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.3.8  |   26|   26|        11|          1|          1|    16|    yes   |
        | + Loop 1.4      |    ?|    ?|       225|          -|          -|     ?|    no    |
        |  ++ Loop 1.4.1  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.4.2  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.4.3  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.4.4  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.4.5  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.4.6  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.4.7  |   26|   26|        11|          1|          1|    16|    yes   |
        |  ++ Loop 1.4.8  |   26|   26|        11|          1|          1|    16|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11
  * Pipeline-1: initiation interval (II) = 1, depth = 11
  * Pipeline-2: initiation interval (II) = 1, depth = 11
  * Pipeline-3: initiation interval (II) = 1, depth = 11
  * Pipeline-4: initiation interval (II) = 1, depth = 11
  * Pipeline-5: initiation interval (II) = 1, depth = 11
  * Pipeline-6: initiation interval (II) = 1, depth = 11
  * Pipeline-7: initiation interval (II) = 1, depth = 11
  * Pipeline-8: initiation interval (II) = 1, depth = 11
  * Pipeline-9: initiation interval (II) = 1, depth = 11
  * Pipeline-10: initiation interval (II) = 1, depth = 11
  * Pipeline-11: initiation interval (II) = 1, depth = 11
  * Pipeline-12: initiation interval (II) = 1, depth = 11
  * Pipeline-13: initiation interval (II) = 1, depth = 11
  * Pipeline-14: initiation interval (II) = 1, depth = 11
  * Pipeline-15: initiation interval (II) = 1, depth = 11
  * Pipeline-16: initiation interval (II) = 1, depth = 11
  * Pipeline-17: initiation interval (II) = 1, depth = 11
  * Pipeline-18: initiation interval (II) = 1, depth = 11
  * Pipeline-19: initiation interval (II) = 1, depth = 11
  * Pipeline-20: initiation interval (II) = 1, depth = 11
  * Pipeline-21: initiation interval (II) = 1, depth = 11
  * Pipeline-22: initiation interval (II) = 1, depth = 11
  * Pipeline-23: initiation interval (II) = 1, depth = 11
  * Pipeline-24: initiation interval (II) = 1, depth = 11
  * Pipeline-25: initiation interval (II) = 1, depth = 11
  * Pipeline-26: initiation interval (II) = 1, depth = 11
  * Pipeline-27: initiation interval (II) = 1, depth = 11
  * Pipeline-28: initiation interval (II) = 1, depth = 11
  * Pipeline-29: initiation interval (II) = 1, depth = 11
  * Pipeline-30: initiation interval (II) = 1, depth = 11
  * Pipeline-31: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 428
* Pipeline : 32
  Pipeline-0 : II = 1, D = 11, States = { 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-1 : II = 1, D = 11, States = { 23 24 25 26 27 28 29 30 31 32 33 }
  Pipeline-2 : II = 1, D = 11, States = { 35 36 37 38 39 40 41 42 43 44 45 }
  Pipeline-3 : II = 1, D = 11, States = { 47 48 49 50 51 52 53 54 55 56 57 }
  Pipeline-4 : II = 1, D = 11, States = { 59 60 61 62 63 64 65 66 67 68 69 }
  Pipeline-5 : II = 1, D = 11, States = { 71 72 73 74 75 76 77 78 79 80 81 }
  Pipeline-6 : II = 1, D = 11, States = { 83 84 85 86 87 88 89 90 91 92 93 }
  Pipeline-7 : II = 1, D = 11, States = { 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-8 : II = 1, D = 11, States = { 118 119 120 121 122 123 124 125 126 127 128 }
  Pipeline-9 : II = 1, D = 11, States = { 130 131 132 133 134 135 136 137 138 139 140 }
  Pipeline-10 : II = 1, D = 11, States = { 142 143 144 145 146 147 148 149 150 151 152 }
  Pipeline-11 : II = 1, D = 11, States = { 154 155 156 157 158 159 160 161 162 163 164 }
  Pipeline-12 : II = 1, D = 11, States = { 166 167 168 169 170 171 172 173 174 175 176 }
  Pipeline-13 : II = 1, D = 11, States = { 178 179 180 181 182 183 184 185 186 187 188 }
  Pipeline-14 : II = 1, D = 11, States = { 190 191 192 193 194 195 196 197 198 199 200 }
  Pipeline-15 : II = 1, D = 11, States = { 202 203 204 205 206 207 208 209 210 211 212 }
  Pipeline-16 : II = 1, D = 11, States = { 225 226 227 228 229 230 231 232 233 234 235 }
  Pipeline-17 : II = 1, D = 11, States = { 237 238 239 240 241 242 243 244 245 246 247 }
  Pipeline-18 : II = 1, D = 11, States = { 249 250 251 252 253 254 255 256 257 258 259 }
  Pipeline-19 : II = 1, D = 11, States = { 261 262 263 264 265 266 267 268 269 270 271 }
  Pipeline-20 : II = 1, D = 11, States = { 273 274 275 276 277 278 279 280 281 282 283 }
  Pipeline-21 : II = 1, D = 11, States = { 285 286 287 288 289 290 291 292 293 294 295 }
  Pipeline-22 : II = 1, D = 11, States = { 297 298 299 300 301 302 303 304 305 306 307 }
  Pipeline-23 : II = 1, D = 11, States = { 309 310 311 312 313 314 315 316 317 318 319 }
  Pipeline-24 : II = 1, D = 11, States = { 332 333 334 335 336 337 338 339 340 341 342 }
  Pipeline-25 : II = 1, D = 11, States = { 344 345 346 347 348 349 350 351 352 353 354 }
  Pipeline-26 : II = 1, D = 11, States = { 356 357 358 359 360 361 362 363 364 365 366 }
  Pipeline-27 : II = 1, D = 11, States = { 368 369 370 371 372 373 374 375 376 377 378 }
  Pipeline-28 : II = 1, D = 11, States = { 380 381 382 383 384 385 386 387 388 389 390 }
  Pipeline-29 : II = 1, D = 11, States = { 392 393 394 395 396 397 398 399 400 401 402 }
  Pipeline-30 : II = 1, D = 11, States = { 404 405 406 407 408 409 410 411 412 413 414 }
  Pipeline-31 : II = 1, D = 11, States = { 416 417 418 419 420 421 422 423 424 425 426 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	108  / (exitcond1)
	11  / (!exitcond1)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (exitcond)
	11  / (!exitcond)
22 --> 
	108  / (exitcond1_0_1)
	23  / (!exitcond1_0_1)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / (exitcond_0_1)
	23  / (!exitcond_0_1)
34 --> 
	108  / (exitcond1_0_2)
	35  / (!exitcond1_0_2)
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / (exitcond_0_2)
	35  / (!exitcond_0_2)
46 --> 
	108  / (exitcond1_0_3)
	47  / (!exitcond1_0_3)
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / (exitcond_0_3)
	47  / (!exitcond_0_3)
58 --> 
	108  / (exitcond1_0_4)
	59  / (!exitcond1_0_4)
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / (exitcond_0_4)
	59  / (!exitcond_0_4)
70 --> 
	108  / (exitcond1_0_5)
	71  / (!exitcond1_0_5)
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / (exitcond_0_5)
	71  / (!exitcond_0_5)
82 --> 
	108  / (exitcond1_0_6)
	83  / (!exitcond1_0_6)
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / (exitcond_0_6)
	83  / (!exitcond_0_6)
94 --> 
	108  / (exitcond1_0_7)
	95  / (!exitcond1_0_7)
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / (exitcond_0_7)
	95  / (!exitcond_0_7)
106 --> 
	107  / true
107 --> 
	10  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	215  / (exitcond1_1)
	118  / (!exitcond1_1)
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / (exitcond_1)
	118  / (!exitcond_1)
129 --> 
	215  / (exitcond1_1_1)
	130  / (!exitcond1_1_1)
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / (exitcond_1_1)
	130  / (!exitcond_1_1)
141 --> 
	215  / (exitcond1_1_2)
	142  / (!exitcond1_1_2)
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / (exitcond_1_2)
	142  / (!exitcond_1_2)
153 --> 
	215  / (exitcond1_1_3)
	154  / (!exitcond1_1_3)
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / (exitcond_1_3)
	154  / (!exitcond_1_3)
165 --> 
	215  / (exitcond1_1_4)
	166  / (!exitcond1_1_4)
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / (exitcond_1_4)
	166  / (!exitcond_1_4)
177 --> 
	215  / (exitcond1_1_5)
	178  / (!exitcond1_1_5)
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / (exitcond_1_5)
	178  / (!exitcond_1_5)
189 --> 
	215  / (exitcond1_1_6)
	190  / (!exitcond1_1_6)
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / (exitcond_1_6)
	190  / (!exitcond_1_6)
201 --> 
	215  / (exitcond1_1_7)
	202  / (!exitcond1_1_7)
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / (exitcond_1_7)
	202  / (!exitcond_1_7)
213 --> 
	214  / true
214 --> 
	117  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	322  / (exitcond1_2)
	225  / (!exitcond1_2)
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / (exitcond_2)
	225  / (!exitcond_2)
236 --> 
	322  / (exitcond1_2_1)
	237  / (!exitcond1_2_1)
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / (exitcond_2_1)
	237  / (!exitcond_2_1)
248 --> 
	322  / (exitcond1_2_2)
	249  / (!exitcond1_2_2)
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / (exitcond_2_2)
	249  / (!exitcond_2_2)
260 --> 
	322  / (exitcond1_2_3)
	261  / (!exitcond1_2_3)
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / (exitcond_2_3)
	261  / (!exitcond_2_3)
272 --> 
	322  / (exitcond1_2_4)
	273  / (!exitcond1_2_4)
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / (exitcond_2_4)
	273  / (!exitcond_2_4)
284 --> 
	322  / (exitcond1_2_5)
	285  / (!exitcond1_2_5)
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / (exitcond_2_5)
	285  / (!exitcond_2_5)
296 --> 
	322  / (exitcond1_2_6)
	297  / (!exitcond1_2_6)
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / (exitcond_2_6)
	297  / (!exitcond_2_6)
308 --> 
	322  / (exitcond1_2_7)
	309  / (!exitcond1_2_7)
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / (exitcond_2_7)
	309  / (!exitcond_2_7)
320 --> 
	321  / true
321 --> 
	224  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	428  / (exitcond1_3)
	332  / (!exitcond1_3)
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / (exitcond_3)
	332  / (!exitcond_3)
343 --> 
	428  / (exitcond1_3_1)
	344  / (!exitcond1_3_1)
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / (exitcond_3_1)
	344  / (!exitcond_3_1)
355 --> 
	428  / (exitcond1_3_2)
	356  / (!exitcond1_3_2)
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / (exitcond_3_2)
	356  / (!exitcond_3_2)
367 --> 
	428  / (exitcond1_3_3)
	368  / (!exitcond1_3_3)
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / (exitcond_3_3)
	368  / (!exitcond_3_3)
379 --> 
	428  / (exitcond1_3_4)
	380  / (!exitcond1_3_4)
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / (exitcond_3_4)
	380  / (!exitcond_3_4)
391 --> 
	428  / (exitcond1_3_5)
	392  / (!exitcond1_3_5)
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / (exitcond_3_5)
	392  / (!exitcond_3_5)
403 --> 
	428  / (exitcond1_3_6)
	404  / (!exitcond1_3_6)
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / (exitcond_3_6)
	404  / (!exitcond_3_6)
415 --> 
	428  / (exitcond1_3_7)
	416  / (!exitcond1_3_7)
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / (exitcond_3_7)
	416  / (!exitcond_3_7)
427 --> 
	331  / true
428 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%outrows_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %outrows)"   --->   Operation 429 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%outrows_cast = zext i6 %outrows_read to i64"   --->   Operation 430 'zext' 'outrows_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [2 x float]* %C, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 431 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%C1_addr = getelementptr [2 x float]* %C1, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 432 'getelementptr' 'C1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%C2_addr = getelementptr [2 x float]* %C2, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 433 'getelementptr' 'C2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%C3_addr = getelementptr [2 x float]* %C3, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 434 'getelementptr' 'C3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%C4_addr = getelementptr [2 x float]* %C4, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 435 'getelementptr' 'C4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%C5_addr = getelementptr [2 x float]* %C5, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 436 'getelementptr' 'C5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%C6_addr = getelementptr [2 x float]* %C6, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 437 'getelementptr' 'C6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%C7_addr = getelementptr [2 x float]* %C7, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 438 'getelementptr' 'C7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (1.35ns)   --->   "br label %1" [Group_5/sample.c:1886]   --->   Operation 439 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %0 ], [ %j_1_lcssa_3, %170 ]"   --->   Operation 440 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%k = phi i6 [ 0, %0 ], [ %k_2_3, %170 ]" [Group_5/sample.c:1886]   --->   Operation 441 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%inneridx = phi i64 [ 0, %0 ], [ %inneridx_1_lcssa_3, %170 ]" [Group_5/sample.c:1894]   --->   Operation 442 'phi' 'inneridx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%sum = phi float [ 0.000000e+00, %0 ], [ %sum_1_lcssa_3, %170 ]" [Group_5/sample.c:1903]   --->   Operation 443 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (1.22ns)   --->   "%exitcond2 = icmp eq i6 %k, -32" [Group_5/sample.c:1886]   --->   Operation 444 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 445 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %171, label %44" [Group_5/sample.c:1886]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_112 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k, i32 2, i32 4)" [Group_5/sample.c:1886]   --->   Operation 447 'partselect' 'tmp_112' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_113 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %j, i32 3, i32 5)"   --->   Operation 448 'partselect' 'tmp_113' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_123 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_112, i3 %tmp_113)" [Group_5/sample.c:1886]   --->   Operation 449 'bitconcatenate' 'tmp_123' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%newIndex12_cast = zext i6 %tmp_123 to i64" [Group_5/sample.c:1886]   --->   Operation 450 'zext' 'newIndex12_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_40 = getelementptr [64 x float]* @dense_15_kernel_arra, i64 0, i64 %newIndex12_cast" [Group_5/sample.c:1886]   --->   Operation 451 'getelementptr' 'dense_15_kernel_arra_40' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 452 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_41 = load float* %dense_15_kernel_arra_40, align 4" [Group_5/sample.c:1886]   --->   Operation 452 'load' 'dense_15_kernel_arra_41' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_42 = getelementptr [64 x float]* @dense_15_kernel_arra_7, i64 0, i64 %newIndex12_cast" [Group_5/sample.c:1886]   --->   Operation 453 'getelementptr' 'dense_15_kernel_arra_42' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 454 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_43 = load float* %dense_15_kernel_arra_42, align 4" [Group_5/sample.c:1886]   --->   Operation 454 'load' 'dense_15_kernel_arra_43' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_44 = getelementptr [64 x float]* @dense_15_kernel_arra_6, i64 0, i64 %newIndex12_cast" [Group_5/sample.c:1886]   --->   Operation 455 'getelementptr' 'dense_15_kernel_arra_44' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 456 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_45 = load float* %dense_15_kernel_arra_44, align 4" [Group_5/sample.c:1886]   --->   Operation 456 'load' 'dense_15_kernel_arra_45' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_46 = getelementptr [64 x float]* @dense_15_kernel_arra_5, i64 0, i64 %newIndex12_cast" [Group_5/sample.c:1886]   --->   Operation 457 'getelementptr' 'dense_15_kernel_arra_46' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 458 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_47 = load float* %dense_15_kernel_arra_46, align 4" [Group_5/sample.c:1886]   --->   Operation 458 'load' 'dense_15_kernel_arra_47' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_48 = getelementptr [64 x float]* @dense_15_kernel_arra_4, i64 0, i64 %newIndex12_cast" [Group_5/sample.c:1886]   --->   Operation 459 'getelementptr' 'dense_15_kernel_arra_48' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 460 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_49 = load float* %dense_15_kernel_arra_48, align 4" [Group_5/sample.c:1886]   --->   Operation 460 'load' 'dense_15_kernel_arra_49' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1977]   --->   Operation 461 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%k_cast = zext i6 %k to i7" [Group_5/sample.c:1886]   --->   Operation 462 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_157 = trunc i64 %inneridx to i7" [Group_5/sample.c:1886]   --->   Operation 463 'trunc' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (1.66ns)   --->   "%sum3 = add i7 %tmp_157, %k_cast" [Group_5/sample.c:1886]   --->   Operation 464 'add' 'sum3' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%newIndex = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %sum3, i32 3, i32 6)" [Group_5/sample.c:1886]   --->   Operation 465 'partselect' 'newIndex' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i4 %newIndex to i64" [Group_5/sample.c:1886]   --->   Operation 466 'zext' 'newIndex_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [4 x float]* %A, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 467 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [2/2] (1.75ns)   --->   "%A_load = load float* %A_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 468 'load' 'A_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%A8_addr = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 469 'getelementptr' 'A8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [2/2] (1.75ns)   --->   "%A8_load = load float* %A8_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 470 'load' 'A8_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%A9_addr = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 471 'getelementptr' 'A9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [2/2] (1.75ns)   --->   "%A9_load = load float* %A9_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 472 'load' 'A9_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%A10_addr = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 473 'getelementptr' 'A10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [2/2] (1.75ns)   --->   "%A10_load = load float* %A10_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 474 'load' 'A10_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%A11_addr = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 475 'getelementptr' 'A11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [2/2] (1.75ns)   --->   "%A11_load = load float* %A11_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 476 'load' 'A11_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%A12_addr = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 477 'getelementptr' 'A12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [2/2] (1.75ns)   --->   "%A12_load = load float* %A12_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 478 'load' 'A12_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%A13_addr = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 479 'getelementptr' 'A13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [2/2] (1.75ns)   --->   "%A13_load = load float* %A13_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 480 'load' 'A13_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%A14_addr = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 481 'getelementptr' 'A14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 482 [2/2] (1.75ns)   --->   "%A14_load = load float* %A14_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 482 'load' 'A14_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_160 = trunc i6 %j to i3"   --->   Operation 483 'trunc' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_41 = load float* %dense_15_kernel_arra_40, align 4" [Group_5/sample.c:1886]   --->   Operation 484 'load' 'dense_15_kernel_arra_41' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 485 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_43 = load float* %dense_15_kernel_arra_42, align 4" [Group_5/sample.c:1886]   --->   Operation 485 'load' 'dense_15_kernel_arra_43' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 486 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_45 = load float* %dense_15_kernel_arra_44, align 4" [Group_5/sample.c:1886]   --->   Operation 486 'load' 'dense_15_kernel_arra_45' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 487 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_47 = load float* %dense_15_kernel_arra_46, align 4" [Group_5/sample.c:1886]   --->   Operation 487 'load' 'dense_15_kernel_arra_47' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 488 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_49 = load float* %dense_15_kernel_arra_48, align 4" [Group_5/sample.c:1886]   --->   Operation 488 'load' 'dense_15_kernel_arra_49' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_50 = getelementptr [64 x float]* @dense_15_kernel_arra_3, i64 0, i64 %newIndex12_cast" [Group_5/sample.c:1886]   --->   Operation 489 'getelementptr' 'dense_15_kernel_arra_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 490 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_51 = load float* %dense_15_kernel_arra_50, align 4" [Group_5/sample.c:1886]   --->   Operation 490 'load' 'dense_15_kernel_arra_51' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_52 = getelementptr [64 x float]* @dense_15_kernel_arra_2, i64 0, i64 %newIndex12_cast" [Group_5/sample.c:1886]   --->   Operation 491 'getelementptr' 'dense_15_kernel_arra_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_53 = load float* %dense_15_kernel_arra_52, align 4" [Group_5/sample.c:1886]   --->   Operation 492 'load' 'dense_15_kernel_arra_53' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_54 = getelementptr [64 x float]* @dense_15_kernel_arra_1, i64 0, i64 %newIndex12_cast" [Group_5/sample.c:1886]   --->   Operation 493 'getelementptr' 'dense_15_kernel_arra_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 494 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_55 = load float* %dense_15_kernel_arra_54, align 4" [Group_5/sample.c:1886]   --->   Operation 494 'load' 'dense_15_kernel_arra_55' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 495 [1/1] (1.00ns)   --->   "%sel_tmp_i1 = icmp eq i3 %tmp_160, 0"   --->   Operation 495 'icmp' 'sel_tmp_i1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i1)   --->   "%sel_tmp1_i1 = select i1 %sel_tmp_i1, float %dense_15_kernel_arra_43, float %dense_15_kernel_arra_41" [Group_5/sample.c:1886]   --->   Operation 496 'select' 'sel_tmp1_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (1.00ns)   --->   "%sel_tmp2_i1 = icmp eq i3 %tmp_160, 1"   --->   Operation 497 'icmp' 'sel_tmp2_i1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp3_i1 = select i1 %sel_tmp2_i1, float %dense_15_kernel_arra_45, float %sel_tmp1_i1" [Group_5/sample.c:1886]   --->   Operation 498 'select' 'sel_tmp3_i1' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (1.00ns)   --->   "%sel_tmp4_i1 = icmp eq i3 %tmp_160, 2"   --->   Operation 499 'icmp' 'sel_tmp4_i1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i1)   --->   "%sel_tmp5_i1 = select i1 %sel_tmp4_i1, float %dense_15_kernel_arra_47, float %sel_tmp3_i1" [Group_5/sample.c:1886]   --->   Operation 500 'select' 'sel_tmp5_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (1.00ns)   --->   "%sel_tmp6_i1 = icmp eq i3 %tmp_160, 3"   --->   Operation 501 'icmp' 'sel_tmp6_i1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp7_i1 = select i1 %sel_tmp6_i1, float %dense_15_kernel_arra_49, float %sel_tmp5_i1" [Group_5/sample.c:1886]   --->   Operation 502 'select' 'sel_tmp7_i1' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_158 = trunc i6 %k to i3" [Group_5/sample.c:1886]   --->   Operation 503 'trunc' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_159 = trunc i64 %inneridx to i3" [Group_5/sample.c:1894]   --->   Operation 504 'trunc' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (1.34ns)   --->   "%arrayNo_trunc = add i3 %tmp_158, %tmp_159" [Group_5/sample.c:1886]   --->   Operation 505 'add' 'arrayNo_trunc' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %arrayNo_trunc to i64" [Group_5/sample.c:1886]   --->   Operation 506 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 507 [1/2] (1.75ns)   --->   "%A_load = load float* %A_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 507 'load' 'A_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 508 [1/2] (1.75ns)   --->   "%A8_load = load float* %A8_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 508 'load' 'A8_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 509 [1/2] (1.75ns)   --->   "%A9_load = load float* %A9_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 509 'load' 'A9_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 510 [1/2] (1.75ns)   --->   "%A10_load = load float* %A10_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 510 'load' 'A10_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 511 [1/2] (1.75ns)   --->   "%A11_load = load float* %A11_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 511 'load' 'A11_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 512 [1/2] (1.75ns)   --->   "%A12_load = load float* %A12_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 512 'load' 'A12_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 513 [1/2] (1.75ns)   --->   "%A13_load = load float* %A13_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 513 'load' 'A13_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 514 [1/2] (1.75ns)   --->   "%A14_load = load float* %A14_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 514 'load' 'A14_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 515 [1/1] (1.83ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load, float %A8_load, float %A9_load, float %A10_load, float %A11_load, float %A12_load, float %A13_load, float %A14_load, i64 %arrayNo)" [Group_5/sample.c:1886]   --->   Operation 515 'mux' 'tmp_s' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_51 = load float* %dense_15_kernel_arra_50, align 4" [Group_5/sample.c:1886]   --->   Operation 516 'load' 'dense_15_kernel_arra_51' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 517 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_53 = load float* %dense_15_kernel_arra_52, align 4" [Group_5/sample.c:1886]   --->   Operation 517 'load' 'dense_15_kernel_arra_53' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 518 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_55 = load float* %dense_15_kernel_arra_54, align 4" [Group_5/sample.c:1886]   --->   Operation 518 'load' 'dense_15_kernel_arra_55' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 519 [1/1] (1.00ns)   --->   "%sel_tmp8_i1 = icmp eq i3 %tmp_160, -4"   --->   Operation 519 'icmp' 'sel_tmp8_i1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i1)   --->   "%sel_tmp9_i1 = select i1 %sel_tmp8_i1, float %dense_15_kernel_arra_51, float %sel_tmp7_i1" [Group_5/sample.c:1886]   --->   Operation 520 'select' 'sel_tmp9_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (1.00ns)   --->   "%sel_tmp10_i1 = icmp eq i3 %tmp_160, -3"   --->   Operation 521 'icmp' 'sel_tmp10_i1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp11_i1 = select i1 %sel_tmp10_i1, float %dense_15_kernel_arra_53, float %sel_tmp9_i1" [Group_5/sample.c:1886]   --->   Operation 522 'select' 'sel_tmp11_i1' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (1.00ns)   --->   "%sel_tmp12_i1 = icmp eq i3 %tmp_160, -2"   --->   Operation 523 'icmp' 'sel_tmp12_i1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (0.77ns) (out node of the LUT)   --->   "%UnifiedRetVal_i1 = select i1 %sel_tmp12_i1, float %dense_15_kernel_arra_55, float %sel_tmp11_i1" [Group_5/sample.c:1886]   --->   Operation 524 'select' 'UnifiedRetVal_i1' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 525 [5/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i1" [Group_5/sample.c:1903]   --->   Operation 525 'fmul' 'tmp_36' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 526 [4/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i1" [Group_5/sample.c:1903]   --->   Operation 526 'fmul' 'tmp_36' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 527 [3/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i1" [Group_5/sample.c:1903]   --->   Operation 527 'fmul' 'tmp_36' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 528 [2/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i1" [Group_5/sample.c:1903]   --->   Operation 528 'fmul' 'tmp_36' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 529 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %k to i5" [Group_5/sample.c:1886]   --->   Operation 529 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 530 [1/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i1" [Group_5/sample.c:1903]   --->   Operation 530 'fmul' 'tmp_36' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 531 [1/1] (1.35ns)   --->   "br label %2" [Group_5/sample.c:1891]   --->   Operation 531 'br' <Predicate = true> <Delay = 1.35>

State 10 <SV = 9> <Delay = 4.14>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %44 ], [ %i_33_0_7, %39 ]" [Group_5/sample.c:1891]   --->   Operation 532 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (0.00ns)   --->   "%j_1 = phi i6 [ %j, %44 ], [ 16, %39 ]"   --->   Operation 533 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%inneridx_1 = phi i64 [ %inneridx, %44 ], [ %tmp_171, %39 ]" [Group_5/sample.c:1894]   --->   Operation 534 'phi' 'inneridx_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %44 ], [ %sum_2_0_7, %39 ]" [Group_5/sample.c:1903]   --->   Operation 535 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 536 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 536 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 537 [1/1] (1.80ns)   --->   "br i1 %exitcond1, label %43, label %5" [Group_5/sample.c:1891]   --->   Operation 537 'br' <Predicate = true> <Delay = 1.80>
ST_10 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_161 = shl i64 %i, 5" [Group_5/sample.c:1894]   --->   Operation 538 'shl' 'tmp_161' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 539 [1/1] (1.35ns)   --->   "br label %6" [Group_5/sample.c:1898]   --->   Operation 539 'br' <Predicate = (!exitcond1)> <Delay = 1.35>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%j_2 = phi i5 [ 0, %5 ], [ %tmp_37, %7 ]" [Group_5/sample.c:1898]   --->   Operation 540 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 541 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i5 %j_2, -16" [Group_5/sample.c:1898]   --->   Operation 541 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 542 [1/1] (1.54ns)   --->   "%tmp_37 = add i5 %j_2, 1" [Group_5/sample.c:1898]   --->   Operation 542 'add' 'tmp_37' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 543 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %7" [Group_5/sample.c:1898]   --->   Operation 543 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%j_2_cast = zext i5 %j_2 to i64" [Group_5/sample.c:1898]   --->   Operation 544 'zext' 'j_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [16 x float]* %d, i64 0, i64 %j_2_cast" [Group_5/sample.c:1901]   --->   Operation 545 'getelementptr' 'd_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 546 [2/2] (1.75ns)   --->   "%d_load = load float* %d_addr, align 4" [Group_5/sample.c:1901]   --->   Operation 546 'load' 'd_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 547 [1/2] (1.75ns)   --->   "%d_load = load float* %d_addr, align 4" [Group_5/sample.c:1901]   --->   Operation 547 'load' 'd_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 13 <SV = 12> <Delay = 3.51>
ST_13 : Operation 548 [9/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 548 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.51>
ST_14 : Operation 549 [8/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 549 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.51>
ST_15 : Operation 550 [7/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 550 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.51>
ST_16 : Operation 551 [6/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 551 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.51>
ST_17 : Operation 552 [5/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 552 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.51>
ST_18 : Operation 553 [4/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 553 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.51>
ST_19 : Operation 554 [3/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 554 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.51>
ST_20 : Operation 555 [2/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 555 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.51>
ST_21 : Operation 556 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum_1, %5 ], [ %sum_4, %7 ]" [Group_5/sample.c:1903]   --->   Operation 556 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 557 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 557 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 558 'specregionbegin' 'tmp_82' <Predicate = (!exitcond)> <Delay = 0.00>
ST_21 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 559 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_21 : Operation 560 [1/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 560 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 561 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_82)" [Group_5/sample.c:1904]   --->   Operation 561 'specregionend' 'empty_96' <Predicate = (!exitcond)> <Delay = 0.00>
ST_21 : Operation 562 [1/1] (0.00ns)   --->   "br label %6" [Group_5/sample.c:1898]   --->   Operation 562 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.14>
ST_22 : Operation 563 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch255 [
    i4 0, label %branch248
    i4 1, label %branch249
    i4 2, label %branch250
    i4 3, label %branch251
    i4 4, label %branch252
    i4 5, label %branch253
    i4 6, label %branch254
  ]" [Group_5/sample.c:1905]   --->   Operation 563 'switch' <Predicate = true> <Delay = 1.21>
ST_22 : Operation 564 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 564 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 565 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 565 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 566 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 566 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 567 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 567 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 568 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 568 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 569 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 569 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 570 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 570 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 571 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 571 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 572 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 572 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 573 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 573 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 574 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 574 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 575 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 575 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 576 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 576 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 577 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 577 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 578 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 578 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 579 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 579 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 580 [1/1] (0.00ns)   --->   "%i_33_0_s = or i64 %i, 1" [Group_5/sample.c:1891]   --->   Operation 580 'or' 'i_33_0_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 581 [1/1] (2.34ns)   --->   "%exitcond1_0_1 = icmp eq i64 %i_33_0_s, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 581 'icmp' 'exitcond1_0_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 582 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_1, label %43, label %10" [Group_5/sample.c:1891]   --->   Operation 582 'br' <Predicate = true> <Delay = 1.80>
ST_22 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_162 = shl i64 %i_33_0_s, 5" [Group_5/sample.c:1894]   --->   Operation 583 'shl' 'tmp_162' <Predicate = (!exitcond1_0_1)> <Delay = 0.00>
ST_22 : Operation 584 [1/1] (1.35ns)   --->   "br label %11" [Group_5/sample.c:1898]   --->   Operation 584 'br' <Predicate = (!exitcond1_0_1)> <Delay = 1.35>

State 23 <SV = 22> <Delay = 1.75>
ST_23 : Operation 585 [1/1] (0.00ns)   --->   "%j_2_0_1 = phi i5 [ 0, %10 ], [ %tmp_37_0_1, %12 ]" [Group_5/sample.c:1898]   --->   Operation 585 'phi' 'j_2_0_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 586 [1/1] (1.21ns)   --->   "%exitcond_0_1 = icmp eq i5 %j_2_0_1, -16" [Group_5/sample.c:1898]   --->   Operation 586 'icmp' 'exitcond_0_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 587 [1/1] (1.54ns)   --->   "%tmp_37_0_1 = add i5 %j_2_0_1, 1" [Group_5/sample.c:1898]   --->   Operation 587 'add' 'tmp_37_0_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 588 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_1, label %8, label %12" [Group_5/sample.c:1898]   --->   Operation 588 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 589 [1/1] (0.00ns)   --->   "%j_2_0_1_cast = zext i5 %j_2_0_1 to i64" [Group_5/sample.c:1898]   --->   Operation 589 'zext' 'j_2_0_1_cast' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 590 [1/1] (0.00ns)   --->   "%d_addr_1 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_0_1_cast" [Group_5/sample.c:1901]   --->   Operation 590 'getelementptr' 'd_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 591 [2/2] (1.75ns)   --->   "%d_load_1 = load float* %d_addr_1, align 4" [Group_5/sample.c:1901]   --->   Operation 591 'load' 'd_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 24 <SV = 23> <Delay = 1.75>
ST_24 : Operation 592 [1/2] (1.75ns)   --->   "%d_load_1 = load float* %d_addr_1, align 4" [Group_5/sample.c:1901]   --->   Operation 592 'load' 'd_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 25 <SV = 24> <Delay = 3.51>
ST_25 : Operation 593 [9/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_1, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 593 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.51>
ST_26 : Operation 594 [8/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_1, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 594 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.51>
ST_27 : Operation 595 [7/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_1, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 595 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.51>
ST_28 : Operation 596 [6/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_1, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 596 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.51>
ST_29 : Operation 597 [5/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_1, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 597 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.51>
ST_30 : Operation 598 [4/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_1, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 598 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.51>
ST_31 : Operation 599 [3/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_1, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 599 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.51>
ST_32 : Operation 600 [2/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_1, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 600 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.51>
ST_33 : Operation 601 [1/1] (0.00ns)   --->   "%sum_2_0_1 = phi float [ %sum_2, %10 ], [ %sum_4_0_1, %12 ]" [Group_5/sample.c:1903]   --->   Operation 601 'phi' 'sum_2_0_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 602 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 602 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 603 'specregionbegin' 'tmp_83' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_33 : Operation 604 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 604 'specpipeline' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_33 : Operation 605 [1/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_1, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 605 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 606 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_83)" [Group_5/sample.c:1904]   --->   Operation 606 'specregionend' 'empty_98' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_33 : Operation 607 [1/1] (0.00ns)   --->   "br label %11" [Group_5/sample.c:1898]   --->   Operation 607 'br' <Predicate = (!exitcond_0_1)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 4.14>
ST_34 : Operation 608 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch247 [
    i4 0, label %branch240
    i4 1, label %branch241
    i4 2, label %branch242
    i4 3, label %branch243
    i4 4, label %branch244
    i4 5, label %branch245
    i4 6, label %branch246
  ]" [Group_5/sample.c:1905]   --->   Operation 608 'switch' <Predicate = true> <Delay = 1.21>
ST_34 : Operation 609 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 609 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_34 : Operation 610 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 610 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 611 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 611 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_34 : Operation 612 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 612 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 613 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 613 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_34 : Operation 614 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 614 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 615 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 615 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_34 : Operation 616 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 616 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 617 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 617 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_34 : Operation 618 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 618 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 619 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 619 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_34 : Operation 620 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 620 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 621 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 621 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_34 : Operation 622 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 622 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 623 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 623 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_34 : Operation 624 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 624 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 625 [1/1] (0.00ns)   --->   "%i_33_0_8 = or i64 %i, 2" [Group_5/sample.c:1891]   --->   Operation 625 'or' 'i_33_0_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 626 [1/1] (2.34ns)   --->   "%exitcond1_0_2 = icmp eq i64 %i_33_0_8, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 626 'icmp' 'exitcond1_0_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 627 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_2, label %43, label %15" [Group_5/sample.c:1891]   --->   Operation 627 'br' <Predicate = true> <Delay = 1.80>
ST_34 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_163 = shl i64 %i_33_0_8, 5" [Group_5/sample.c:1894]   --->   Operation 628 'shl' 'tmp_163' <Predicate = (!exitcond1_0_2)> <Delay = 0.00>
ST_34 : Operation 629 [1/1] (1.35ns)   --->   "br label %16" [Group_5/sample.c:1898]   --->   Operation 629 'br' <Predicate = (!exitcond1_0_2)> <Delay = 1.35>

State 35 <SV = 34> <Delay = 1.75>
ST_35 : Operation 630 [1/1] (0.00ns)   --->   "%j_2_0_2 = phi i5 [ 0, %15 ], [ %tmp_37_0_2, %17 ]" [Group_5/sample.c:1898]   --->   Operation 630 'phi' 'j_2_0_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 631 [1/1] (1.21ns)   --->   "%exitcond_0_2 = icmp eq i5 %j_2_0_2, -16" [Group_5/sample.c:1898]   --->   Operation 631 'icmp' 'exitcond_0_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 632 [1/1] (1.54ns)   --->   "%tmp_37_0_2 = add i5 %j_2_0_2, 1" [Group_5/sample.c:1898]   --->   Operation 632 'add' 'tmp_37_0_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 633 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_2, label %13, label %17" [Group_5/sample.c:1898]   --->   Operation 633 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 634 [1/1] (0.00ns)   --->   "%j_2_0_2_cast = zext i5 %j_2_0_2 to i64" [Group_5/sample.c:1898]   --->   Operation 634 'zext' 'j_2_0_2_cast' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_35 : Operation 635 [1/1] (0.00ns)   --->   "%d_addr_2 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_0_2_cast" [Group_5/sample.c:1901]   --->   Operation 635 'getelementptr' 'd_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_35 : Operation 636 [2/2] (1.75ns)   --->   "%d_load_2 = load float* %d_addr_2, align 4" [Group_5/sample.c:1901]   --->   Operation 636 'load' 'd_load_2' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 36 <SV = 35> <Delay = 1.75>
ST_36 : Operation 637 [1/2] (1.75ns)   --->   "%d_load_2 = load float* %d_addr_2, align 4" [Group_5/sample.c:1901]   --->   Operation 637 'load' 'd_load_2' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 37 <SV = 36> <Delay = 3.51>
ST_37 : Operation 638 [9/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_2, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 638 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.51>
ST_38 : Operation 639 [8/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_2, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 639 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.51>
ST_39 : Operation 640 [7/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_2, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 640 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.51>
ST_40 : Operation 641 [6/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_2, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 641 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.51>
ST_41 : Operation 642 [5/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_2, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 642 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.51>
ST_42 : Operation 643 [4/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_2, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 643 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.51>
ST_43 : Operation 644 [3/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_2, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 644 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.51>
ST_44 : Operation 645 [2/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_2, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 645 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.51>
ST_45 : Operation 646 [1/1] (0.00ns)   --->   "%sum_2_0_2 = phi float [ %sum_2_0_1, %15 ], [ %sum_4_0_2, %17 ]" [Group_5/sample.c:1903]   --->   Operation 646 'phi' 'sum_2_0_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 647 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 647 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 648 'specregionbegin' 'tmp_84' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_45 : Operation 649 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 649 'specpipeline' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_45 : Operation 650 [1/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_2, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 650 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 651 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_84)" [Group_5/sample.c:1904]   --->   Operation 651 'specregionend' 'empty_100' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_45 : Operation 652 [1/1] (0.00ns)   --->   "br label %16" [Group_5/sample.c:1898]   --->   Operation 652 'br' <Predicate = (!exitcond_0_2)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 4.14>
ST_46 : Operation 653 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch239 [
    i4 0, label %branch232
    i4 1, label %branch233
    i4 2, label %branch234
    i4 3, label %branch235
    i4 4, label %branch236
    i4 5, label %branch237
    i4 6, label %branch238
  ]" [Group_5/sample.c:1905]   --->   Operation 653 'switch' <Predicate = true> <Delay = 1.21>
ST_46 : Operation 654 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 654 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_46 : Operation 655 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 655 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 656 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 656 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_46 : Operation 657 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 657 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 658 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 658 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_46 : Operation 659 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 659 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 660 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 660 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_46 : Operation 661 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 661 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 662 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 662 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_46 : Operation 663 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 663 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 664 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 664 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_46 : Operation 665 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 665 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 666 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 666 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_46 : Operation 667 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 667 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 668 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 668 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_46 : Operation 669 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 669 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 670 [1/1] (0.00ns)   --->   "%i_33_0_9 = or i64 %i, 3" [Group_5/sample.c:1891]   --->   Operation 670 'or' 'i_33_0_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 671 [1/1] (2.34ns)   --->   "%exitcond1_0_3 = icmp eq i64 %i_33_0_9, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 671 'icmp' 'exitcond1_0_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 672 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_3, label %43, label %20" [Group_5/sample.c:1891]   --->   Operation 672 'br' <Predicate = true> <Delay = 1.80>
ST_46 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_164 = shl i64 %i_33_0_9, 5" [Group_5/sample.c:1894]   --->   Operation 673 'shl' 'tmp_164' <Predicate = (!exitcond1_0_3)> <Delay = 0.00>
ST_46 : Operation 674 [1/1] (1.35ns)   --->   "br label %21" [Group_5/sample.c:1898]   --->   Operation 674 'br' <Predicate = (!exitcond1_0_3)> <Delay = 1.35>

State 47 <SV = 46> <Delay = 1.75>
ST_47 : Operation 675 [1/1] (0.00ns)   --->   "%j_2_0_3 = phi i5 [ 0, %20 ], [ %tmp_37_0_3, %22 ]" [Group_5/sample.c:1898]   --->   Operation 675 'phi' 'j_2_0_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 676 [1/1] (1.21ns)   --->   "%exitcond_0_3 = icmp eq i5 %j_2_0_3, -16" [Group_5/sample.c:1898]   --->   Operation 676 'icmp' 'exitcond_0_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 677 [1/1] (1.54ns)   --->   "%tmp_37_0_3 = add i5 %j_2_0_3, 1" [Group_5/sample.c:1898]   --->   Operation 677 'add' 'tmp_37_0_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 678 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_3, label %18, label %22" [Group_5/sample.c:1898]   --->   Operation 678 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 679 [1/1] (0.00ns)   --->   "%j_2_0_3_cast = zext i5 %j_2_0_3 to i64" [Group_5/sample.c:1898]   --->   Operation 679 'zext' 'j_2_0_3_cast' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_47 : Operation 680 [1/1] (0.00ns)   --->   "%d_addr_3 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_0_3_cast" [Group_5/sample.c:1901]   --->   Operation 680 'getelementptr' 'd_addr_3' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_47 : Operation 681 [2/2] (1.75ns)   --->   "%d_load_3 = load float* %d_addr_3, align 4" [Group_5/sample.c:1901]   --->   Operation 681 'load' 'd_load_3' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 48 <SV = 47> <Delay = 1.75>
ST_48 : Operation 682 [1/2] (1.75ns)   --->   "%d_load_3 = load float* %d_addr_3, align 4" [Group_5/sample.c:1901]   --->   Operation 682 'load' 'd_load_3' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 49 <SV = 48> <Delay = 3.51>
ST_49 : Operation 683 [9/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_3, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 683 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.51>
ST_50 : Operation 684 [8/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_3, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 684 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.51>
ST_51 : Operation 685 [7/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_3, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 685 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.51>
ST_52 : Operation 686 [6/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_3, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 686 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.51>
ST_53 : Operation 687 [5/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_3, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 687 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.51>
ST_54 : Operation 688 [4/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_3, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 688 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.51>
ST_55 : Operation 689 [3/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_3, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 689 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.51>
ST_56 : Operation 690 [2/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_3, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 690 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.51>
ST_57 : Operation 691 [1/1] (0.00ns)   --->   "%sum_2_0_3 = phi float [ %sum_2_0_2, %20 ], [ %sum_4_0_3, %22 ]" [Group_5/sample.c:1903]   --->   Operation 691 'phi' 'sum_2_0_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 692 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 692 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 693 'specregionbegin' 'tmp_85' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 694 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 694 'specpipeline' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 695 [1/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_3, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 695 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 696 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_85)" [Group_5/sample.c:1904]   --->   Operation 696 'specregionend' 'empty_102' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 697 [1/1] (0.00ns)   --->   "br label %21" [Group_5/sample.c:1898]   --->   Operation 697 'br' <Predicate = (!exitcond_0_3)> <Delay = 0.00>

State 58 <SV = 57> <Delay = 4.14>
ST_58 : Operation 698 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch231 [
    i4 0, label %branch224
    i4 1, label %branch225
    i4 2, label %branch226
    i4 3, label %branch227
    i4 4, label %branch228
    i4 5, label %branch229
    i4 6, label %branch230
  ]" [Group_5/sample.c:1905]   --->   Operation 698 'switch' <Predicate = true> <Delay = 1.21>
ST_58 : Operation 699 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 699 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 700 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 700 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 701 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 701 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 702 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 702 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 703 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 703 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 704 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 704 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 705 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 705 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 706 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 706 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 707 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 707 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 708 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 708 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 709 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 709 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 710 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 710 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 711 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 711 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 712 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 712 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 713 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 713 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 714 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 714 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 715 [1/1] (0.00ns)   --->   "%i_33_0_1 = or i64 %i, 4" [Group_5/sample.c:1891]   --->   Operation 715 'or' 'i_33_0_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 716 [1/1] (2.34ns)   --->   "%exitcond1_0_4 = icmp eq i64 %i_33_0_1, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 716 'icmp' 'exitcond1_0_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 717 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_4, label %43, label %25" [Group_5/sample.c:1891]   --->   Operation 717 'br' <Predicate = true> <Delay = 1.80>
ST_58 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_165 = shl i64 %i_33_0_1, 5" [Group_5/sample.c:1894]   --->   Operation 718 'shl' 'tmp_165' <Predicate = (!exitcond1_0_4)> <Delay = 0.00>
ST_58 : Operation 719 [1/1] (1.35ns)   --->   "br label %26" [Group_5/sample.c:1898]   --->   Operation 719 'br' <Predicate = (!exitcond1_0_4)> <Delay = 1.35>

State 59 <SV = 58> <Delay = 1.75>
ST_59 : Operation 720 [1/1] (0.00ns)   --->   "%j_2_0_4 = phi i5 [ 0, %25 ], [ %tmp_37_0_4, %27 ]" [Group_5/sample.c:1898]   --->   Operation 720 'phi' 'j_2_0_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 721 [1/1] (1.21ns)   --->   "%exitcond_0_4 = icmp eq i5 %j_2_0_4, -16" [Group_5/sample.c:1898]   --->   Operation 721 'icmp' 'exitcond_0_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 722 [1/1] (1.54ns)   --->   "%tmp_37_0_4 = add i5 %j_2_0_4, 1" [Group_5/sample.c:1898]   --->   Operation 722 'add' 'tmp_37_0_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 723 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_4, label %23, label %27" [Group_5/sample.c:1898]   --->   Operation 723 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 724 [1/1] (0.00ns)   --->   "%j_2_0_4_cast = zext i5 %j_2_0_4 to i64" [Group_5/sample.c:1898]   --->   Operation 724 'zext' 'j_2_0_4_cast' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_59 : Operation 725 [1/1] (0.00ns)   --->   "%d_addr_4 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_0_4_cast" [Group_5/sample.c:1901]   --->   Operation 725 'getelementptr' 'd_addr_4' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_59 : Operation 726 [2/2] (1.75ns)   --->   "%d_load_4 = load float* %d_addr_4, align 4" [Group_5/sample.c:1901]   --->   Operation 726 'load' 'd_load_4' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 60 <SV = 59> <Delay = 1.75>
ST_60 : Operation 727 [1/2] (1.75ns)   --->   "%d_load_4 = load float* %d_addr_4, align 4" [Group_5/sample.c:1901]   --->   Operation 727 'load' 'd_load_4' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 61 <SV = 60> <Delay = 3.51>
ST_61 : Operation 728 [9/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_4, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 728 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.51>
ST_62 : Operation 729 [8/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_4, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 729 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.51>
ST_63 : Operation 730 [7/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_4, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 730 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.51>
ST_64 : Operation 731 [6/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_4, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 731 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.51>
ST_65 : Operation 732 [5/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_4, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 732 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.51>
ST_66 : Operation 733 [4/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_4, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 733 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.51>
ST_67 : Operation 734 [3/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_4, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 734 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.51>
ST_68 : Operation 735 [2/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_4, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 735 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.51>
ST_69 : Operation 736 [1/1] (0.00ns)   --->   "%sum_2_0_4 = phi float [ %sum_2_0_3, %25 ], [ %sum_4_0_4, %27 ]" [Group_5/sample.c:1903]   --->   Operation 736 'phi' 'sum_2_0_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 737 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 737 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 738 'specregionbegin' 'tmp_86' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_69 : Operation 739 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 739 'specpipeline' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_69 : Operation 740 [1/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_4, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 740 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 741 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_86)" [Group_5/sample.c:1904]   --->   Operation 741 'specregionend' 'empty_104' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_69 : Operation 742 [1/1] (0.00ns)   --->   "br label %26" [Group_5/sample.c:1898]   --->   Operation 742 'br' <Predicate = (!exitcond_0_4)> <Delay = 0.00>

State 70 <SV = 69> <Delay = 4.14>
ST_70 : Operation 743 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch223 [
    i4 0, label %branch216
    i4 1, label %branch217
    i4 2, label %branch218
    i4 3, label %branch219
    i4 4, label %branch220
    i4 5, label %branch221
    i4 6, label %branch222
  ]" [Group_5/sample.c:1905]   --->   Operation 743 'switch' <Predicate = true> <Delay = 1.21>
ST_70 : Operation 744 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 744 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_70 : Operation 745 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 745 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 746 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 746 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_70 : Operation 747 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 747 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 748 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 748 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_70 : Operation 749 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 749 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 750 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 750 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_70 : Operation 751 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 751 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 752 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 752 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_70 : Operation 753 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 753 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 754 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 754 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_70 : Operation 755 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 755 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 756 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 756 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_70 : Operation 757 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 757 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 758 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 758 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_70 : Operation 759 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 759 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 760 [1/1] (0.00ns)   --->   "%i_33_0_2 = or i64 %i, 5" [Group_5/sample.c:1891]   --->   Operation 760 'or' 'i_33_0_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 761 [1/1] (2.34ns)   --->   "%exitcond1_0_5 = icmp eq i64 %i_33_0_2, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 761 'icmp' 'exitcond1_0_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 762 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_5, label %43, label %30" [Group_5/sample.c:1891]   --->   Operation 762 'br' <Predicate = true> <Delay = 1.80>
ST_70 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_166 = shl i64 %i_33_0_2, 5" [Group_5/sample.c:1894]   --->   Operation 763 'shl' 'tmp_166' <Predicate = (!exitcond1_0_5)> <Delay = 0.00>
ST_70 : Operation 764 [1/1] (1.35ns)   --->   "br label %31" [Group_5/sample.c:1898]   --->   Operation 764 'br' <Predicate = (!exitcond1_0_5)> <Delay = 1.35>

State 71 <SV = 70> <Delay = 1.75>
ST_71 : Operation 765 [1/1] (0.00ns)   --->   "%j_2_0_5 = phi i5 [ 0, %30 ], [ %tmp_37_0_5, %32 ]" [Group_5/sample.c:1898]   --->   Operation 765 'phi' 'j_2_0_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 766 [1/1] (1.21ns)   --->   "%exitcond_0_5 = icmp eq i5 %j_2_0_5, -16" [Group_5/sample.c:1898]   --->   Operation 766 'icmp' 'exitcond_0_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 767 [1/1] (1.54ns)   --->   "%tmp_37_0_5 = add i5 %j_2_0_5, 1" [Group_5/sample.c:1898]   --->   Operation 767 'add' 'tmp_37_0_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 768 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_5, label %28, label %32" [Group_5/sample.c:1898]   --->   Operation 768 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 769 [1/1] (0.00ns)   --->   "%j_2_0_5_cast = zext i5 %j_2_0_5 to i64" [Group_5/sample.c:1898]   --->   Operation 769 'zext' 'j_2_0_5_cast' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_71 : Operation 770 [1/1] (0.00ns)   --->   "%d_addr_5 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_0_5_cast" [Group_5/sample.c:1901]   --->   Operation 770 'getelementptr' 'd_addr_5' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_71 : Operation 771 [2/2] (1.75ns)   --->   "%d_load_5 = load float* %d_addr_5, align 4" [Group_5/sample.c:1901]   --->   Operation 771 'load' 'd_load_5' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 72 <SV = 71> <Delay = 1.75>
ST_72 : Operation 772 [1/2] (1.75ns)   --->   "%d_load_5 = load float* %d_addr_5, align 4" [Group_5/sample.c:1901]   --->   Operation 772 'load' 'd_load_5' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 73 <SV = 72> <Delay = 3.51>
ST_73 : Operation 773 [9/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_5, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 773 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.51>
ST_74 : Operation 774 [8/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_5, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 774 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.51>
ST_75 : Operation 775 [7/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_5, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 775 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.51>
ST_76 : Operation 776 [6/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_5, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 776 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.51>
ST_77 : Operation 777 [5/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_5, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 777 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.51>
ST_78 : Operation 778 [4/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_5, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 778 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.51>
ST_79 : Operation 779 [3/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_5, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 779 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.51>
ST_80 : Operation 780 [2/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_5, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 780 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.51>
ST_81 : Operation 781 [1/1] (0.00ns)   --->   "%sum_2_0_5 = phi float [ %sum_2_0_4, %30 ], [ %sum_4_0_5, %32 ]" [Group_5/sample.c:1903]   --->   Operation 781 'phi' 'sum_2_0_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 782 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 782 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 783 'specregionbegin' 'tmp_87' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_81 : Operation 784 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 784 'specpipeline' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_81 : Operation 785 [1/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_5, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 785 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 786 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_87)" [Group_5/sample.c:1904]   --->   Operation 786 'specregionend' 'empty_106' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_81 : Operation 787 [1/1] (0.00ns)   --->   "br label %31" [Group_5/sample.c:1898]   --->   Operation 787 'br' <Predicate = (!exitcond_0_5)> <Delay = 0.00>

State 82 <SV = 81> <Delay = 4.14>
ST_82 : Operation 788 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch215 [
    i4 0, label %branch208
    i4 1, label %branch209
    i4 2, label %branch210
    i4 3, label %branch211
    i4 4, label %branch212
    i4 5, label %branch213
    i4 6, label %branch214
  ]" [Group_5/sample.c:1905]   --->   Operation 788 'switch' <Predicate = true> <Delay = 1.21>
ST_82 : Operation 789 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 789 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_82 : Operation 790 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 790 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 791 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 791 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_82 : Operation 792 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 792 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 793 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 793 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_82 : Operation 794 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 794 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 795 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 795 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_82 : Operation 796 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 796 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 797 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 797 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_82 : Operation 798 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 798 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 799 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 799 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_82 : Operation 800 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 800 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 801 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 801 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_82 : Operation 802 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 802 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 803 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 803 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_82 : Operation 804 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 804 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 805 [1/1] (0.00ns)   --->   "%i_33_0_3 = or i64 %i, 6" [Group_5/sample.c:1891]   --->   Operation 805 'or' 'i_33_0_3' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 806 [1/1] (2.34ns)   --->   "%exitcond1_0_6 = icmp eq i64 %i_33_0_3, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 806 'icmp' 'exitcond1_0_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 807 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_6, label %43, label %35" [Group_5/sample.c:1891]   --->   Operation 807 'br' <Predicate = true> <Delay = 1.80>
ST_82 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_167 = shl i64 %i_33_0_3, 5" [Group_5/sample.c:1894]   --->   Operation 808 'shl' 'tmp_167' <Predicate = (!exitcond1_0_6)> <Delay = 0.00>
ST_82 : Operation 809 [1/1] (1.35ns)   --->   "br label %36" [Group_5/sample.c:1898]   --->   Operation 809 'br' <Predicate = (!exitcond1_0_6)> <Delay = 1.35>

State 83 <SV = 82> <Delay = 1.75>
ST_83 : Operation 810 [1/1] (0.00ns)   --->   "%j_2_0_6 = phi i5 [ 0, %35 ], [ %tmp_37_0_6, %37 ]" [Group_5/sample.c:1898]   --->   Operation 810 'phi' 'j_2_0_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 811 [1/1] (1.21ns)   --->   "%exitcond_0_6 = icmp eq i5 %j_2_0_6, -16" [Group_5/sample.c:1898]   --->   Operation 811 'icmp' 'exitcond_0_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 812 [1/1] (1.54ns)   --->   "%tmp_37_0_6 = add i5 %j_2_0_6, 1" [Group_5/sample.c:1898]   --->   Operation 812 'add' 'tmp_37_0_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 813 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_6, label %33, label %37" [Group_5/sample.c:1898]   --->   Operation 813 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 814 [1/1] (0.00ns)   --->   "%j_2_0_6_cast = zext i5 %j_2_0_6 to i64" [Group_5/sample.c:1898]   --->   Operation 814 'zext' 'j_2_0_6_cast' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_83 : Operation 815 [1/1] (0.00ns)   --->   "%d_addr_6 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_0_6_cast" [Group_5/sample.c:1901]   --->   Operation 815 'getelementptr' 'd_addr_6' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_83 : Operation 816 [2/2] (1.75ns)   --->   "%d_load_6 = load float* %d_addr_6, align 4" [Group_5/sample.c:1901]   --->   Operation 816 'load' 'd_load_6' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 84 <SV = 83> <Delay = 1.75>
ST_84 : Operation 817 [1/2] (1.75ns)   --->   "%d_load_6 = load float* %d_addr_6, align 4" [Group_5/sample.c:1901]   --->   Operation 817 'load' 'd_load_6' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 85 <SV = 84> <Delay = 3.51>
ST_85 : Operation 818 [9/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_6, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 818 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.51>
ST_86 : Operation 819 [8/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_6, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 819 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.51>
ST_87 : Operation 820 [7/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_6, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 820 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.51>
ST_88 : Operation 821 [6/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_6, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 821 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.51>
ST_89 : Operation 822 [5/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_6, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 822 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.51>
ST_90 : Operation 823 [4/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_6, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 823 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.51>
ST_91 : Operation 824 [3/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_6, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 824 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.51>
ST_92 : Operation 825 [2/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_6, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 825 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.51>
ST_93 : Operation 826 [1/1] (0.00ns)   --->   "%sum_2_0_6 = phi float [ %sum_2_0_5, %35 ], [ %sum_4_0_6, %37 ]" [Group_5/sample.c:1903]   --->   Operation 826 'phi' 'sum_2_0_6' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 827 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 827 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 828 'specregionbegin' 'tmp_88' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_93 : Operation 829 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 829 'specpipeline' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_93 : Operation 830 [1/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_6, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 830 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 831 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_88)" [Group_5/sample.c:1904]   --->   Operation 831 'specregionend' 'empty_108' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_93 : Operation 832 [1/1] (0.00ns)   --->   "br label %36" [Group_5/sample.c:1898]   --->   Operation 832 'br' <Predicate = (!exitcond_0_6)> <Delay = 0.00>

State 94 <SV = 93> <Delay = 4.14>
ST_94 : Operation 833 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch207 [
    i4 0, label %branch200
    i4 1, label %branch201
    i4 2, label %branch202
    i4 3, label %branch203
    i4 4, label %branch204
    i4 5, label %branch205
    i4 6, label %branch206
  ]" [Group_5/sample.c:1905]   --->   Operation 833 'switch' <Predicate = true> <Delay = 1.21>
ST_94 : Operation 834 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 834 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_94 : Operation 835 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 835 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 836 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 836 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_94 : Operation 837 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 837 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 838 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 838 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_94 : Operation 839 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 839 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 840 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 840 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_94 : Operation 841 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 841 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 842 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 842 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_94 : Operation 843 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 843 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 844 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 844 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_94 : Operation 845 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 845 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 846 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 846 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_94 : Operation 847 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 847 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 848 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 848 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_94 : Operation 849 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 849 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 850 [1/1] (0.00ns)   --->   "%i_33_0_4 = or i64 %i, 7" [Group_5/sample.c:1891]   --->   Operation 850 'or' 'i_33_0_4' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 851 [1/1] (2.34ns)   --->   "%exitcond1_0_7 = icmp eq i64 %i_33_0_4, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 851 'icmp' 'exitcond1_0_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 852 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_7, label %43, label %40" [Group_5/sample.c:1891]   --->   Operation 852 'br' <Predicate = true> <Delay = 1.80>
ST_94 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_171 = shl i64 %i_33_0_4, 5" [Group_5/sample.c:1894]   --->   Operation 853 'shl' 'tmp_171' <Predicate = (!exitcond1_0_7)> <Delay = 0.00>
ST_94 : Operation 854 [1/1] (1.35ns)   --->   "br label %41" [Group_5/sample.c:1898]   --->   Operation 854 'br' <Predicate = (!exitcond1_0_7)> <Delay = 1.35>

State 95 <SV = 94> <Delay = 1.75>
ST_95 : Operation 855 [1/1] (0.00ns)   --->   "%j_2_0_7 = phi i5 [ 0, %40 ], [ %tmp_37_0_7, %42 ]" [Group_5/sample.c:1898]   --->   Operation 855 'phi' 'j_2_0_7' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 856 [1/1] (1.21ns)   --->   "%exitcond_0_7 = icmp eq i5 %j_2_0_7, -16" [Group_5/sample.c:1898]   --->   Operation 856 'icmp' 'exitcond_0_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 857 [1/1] (1.54ns)   --->   "%tmp_37_0_7 = add i5 %j_2_0_7, 1" [Group_5/sample.c:1898]   --->   Operation 857 'add' 'tmp_37_0_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 858 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_7, label %38, label %42" [Group_5/sample.c:1898]   --->   Operation 858 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 859 [1/1] (0.00ns)   --->   "%j_2_0_7_cast = zext i5 %j_2_0_7 to i64" [Group_5/sample.c:1898]   --->   Operation 859 'zext' 'j_2_0_7_cast' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_95 : Operation 860 [1/1] (0.00ns)   --->   "%d_addr_7 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_0_7_cast" [Group_5/sample.c:1901]   --->   Operation 860 'getelementptr' 'd_addr_7' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_95 : Operation 861 [2/2] (1.75ns)   --->   "%d_load_7 = load float* %d_addr_7, align 4" [Group_5/sample.c:1901]   --->   Operation 861 'load' 'd_load_7' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 96 <SV = 95> <Delay = 1.75>
ST_96 : Operation 862 [1/2] (1.75ns)   --->   "%d_load_7 = load float* %d_addr_7, align 4" [Group_5/sample.c:1901]   --->   Operation 862 'load' 'd_load_7' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 97 <SV = 96> <Delay = 3.51>
ST_97 : Operation 863 [9/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_7, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 863 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.51>
ST_98 : Operation 864 [8/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_7, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 864 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.51>
ST_99 : Operation 865 [7/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_7, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 865 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.51>
ST_100 : Operation 866 [6/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_7, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 866 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.51>
ST_101 : Operation 867 [5/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_7, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 867 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.51>
ST_102 : Operation 868 [4/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_7, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 868 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.51>
ST_103 : Operation 869 [3/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_7, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 869 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.51>
ST_104 : Operation 870 [2/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_7, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 870 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.51>
ST_105 : Operation 871 [1/1] (0.00ns)   --->   "%sum_2_0_7 = phi float [ %sum_2_0_6, %40 ], [ %sum_4_0_7, %42 ]" [Group_5/sample.c:1903]   --->   Operation 871 'phi' 'sum_2_0_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 872 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 872 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 873 'specregionbegin' 'tmp_92' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_105 : Operation 874 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 874 'specpipeline' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_105 : Operation 875 [1/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_7, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 875 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 876 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_92)" [Group_5/sample.c:1904]   --->   Operation 876 'specregionend' 'empty_110' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_105 : Operation 877 [1/1] (0.00ns)   --->   "br label %41" [Group_5/sample.c:1898]   --->   Operation 877 'br' <Predicate = (!exitcond_0_7)> <Delay = 0.00>

State 106 <SV = 105> <Delay = 1.75>
ST_106 : Operation 878 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch199 [
    i4 0, label %branch192
    i4 1, label %branch193
    i4 2, label %branch194
    i4 3, label %branch195
    i4 4, label %branch196
    i4 5, label %branch197
    i4 6, label %branch198
  ]" [Group_5/sample.c:1905]   --->   Operation 878 'switch' <Predicate = true> <Delay = 1.21>
ST_106 : Operation 879 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 879 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_106 : Operation 880 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 880 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 881 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 881 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_106 : Operation 882 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 882 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 883 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 883 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_106 : Operation 884 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 884 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 885 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 885 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_106 : Operation 886 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 886 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 887 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 887 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_106 : Operation 888 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 888 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 889 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 889 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_106 : Operation 890 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 890 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 891 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 891 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_106 : Operation 892 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 892 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 893 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 893 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_106 : Operation 894 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 894 'br' <Predicate = false> <Delay = 0.00>

State 107 <SV = 106> <Delay = 2.99>
ST_107 : Operation 895 [1/1] (2.99ns)   --->   "%i_33_0_7 = add i64 %i, 8" [Group_5/sample.c:1891]   --->   Operation 895 'add' 'i_33_0_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 896 [1/1] (0.00ns)   --->   "br label %2" [Group_5/sample.c:1891]   --->   Operation 896 'br' <Predicate = true> <Delay = 0.00>

State 108 <SV = 94> <Delay = 1.73>
ST_108 : Operation 897 [1/1] (0.00ns)   --->   "%sum_1_lcssa = phi float [ %sum_1, %2 ], [ %sum_2, %4 ], [ %sum_2_0_1, %9 ], [ %sum_2_0_2, %14 ], [ %sum_2_0_3, %19 ], [ %sum_2_0_4, %24 ], [ %sum_2_0_5, %29 ], [ %sum_2_0_6, %34 ]" [Group_5/sample.c:1903]   --->   Operation 897 'phi' 'sum_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 898 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa = phi i64 [ %inneridx_1, %2 ], [ %tmp_161, %4 ], [ %tmp_162, %9 ], [ %tmp_163, %14 ], [ %tmp_164, %19 ], [ %tmp_165, %24 ], [ %tmp_166, %29 ], [ %tmp_167, %34 ]" [Group_5/sample.c:1894]   --->   Operation 898 'phi' 'inneridx_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 899 [1/1] (0.00ns)   --->   "%j_1_lcssa = phi i6 [ %j_1, %2 ], [ 16, %4 ], [ 16, %9 ], [ 16, %14 ], [ 16, %19 ], [ 16, %24 ], [ 16, %29 ], [ 16, %34 ]"   --->   Operation 899 'phi' 'j_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_168 = trunc i64 %inneridx_1_lcssa to i7" [Group_5/sample.c:1886]   --->   Operation 900 'trunc' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 901 [1/1] (0.00ns)   --->   "%j_1_lcssa_cast_cast = zext i6 %j_1_lcssa to i10" [Group_5/sample.c:1886]   --->   Operation 901 'zext' 'j_1_lcssa_cast_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 902 [1/1] (0.00ns)   --->   "%k_2_s = or i5 %tmp, 1" [Group_5/sample.c:1886]   --->   Operation 902 'or' 'k_2_s' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 903 [1/1] (0.00ns)   --->   "%k_2_cast1 = zext i5 %k_2_s to i7" [Group_5/sample.c:1886]   --->   Operation 903 'zext' 'k_2_cast1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc3)   --->   "%tmp_89 = or i3 %tmp_158, 1" [Group_5/sample.c:1886]   --->   Operation 904 'or' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc3)   --->   "%tmp_169 = trunc i64 %inneridx_1_lcssa to i3" [Group_5/sample.c:1894]   --->   Operation 905 'trunc' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 906 [1/1] (1.66ns)   --->   "%sum3_1 = add i7 %tmp_168, %k_2_cast1" [Group_5/sample.c:1886]   --->   Operation 906 'add' 'sum3_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 907 [1/1] (1.34ns) (out node of the LUT)   --->   "%arrayNo_trunc3 = add i3 %tmp_89, %tmp_169" [Group_5/sample.c:1886]   --->   Operation 907 'add' 'arrayNo_trunc3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 908 [1/1] (0.00ns)   --->   "%newIndex4 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %sum3_1, i32 3, i32 6)" [Group_5/sample.c:1886]   --->   Operation 908 'partselect' 'newIndex4' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_2_s, i4 0)" [Group_5/sample.c:1888]   --->   Operation 909 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_1_cast_cast = zext i9 %tmp_1 to i10" [Group_5/sample.c:1888]   --->   Operation 910 'zext' 'tmp_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_170 = trunc i6 %j_1_lcssa to i3"   --->   Operation 911 'trunc' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 912 [1/1] (1.73ns)   --->   "%sum6_1 = add i10 %tmp_1_cast_cast, %j_1_lcssa_cast_cast" [Group_5/sample.c:1888]   --->   Operation 912 'add' 'sum6_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 913 [1/1] (0.00ns)   --->   "%newIndex5 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sum6_1, i32 3, i32 9)" [Group_5/sample.c:1888]   --->   Operation 913 'partselect' 'newIndex5' <Predicate = true> <Delay = 0.00>

State 109 <SV = 95> <Delay = 2.77>
ST_109 : Operation 914 [1/1] (0.00ns)   --->   "%newIndex14_cast = zext i7 %newIndex5 to i64" [Group_5/sample.c:1888]   --->   Operation 914 'zext' 'newIndex14_cast' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 915 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_24 = getelementptr [64 x float]* @dense_15_kernel_arra, i64 0, i64 %newIndex14_cast" [Group_5/sample.c:1888]   --->   Operation 915 'getelementptr' 'dense_15_kernel_arra_24' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 916 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_25 = load float* %dense_15_kernel_arra_24, align 4" [Group_5/sample.c:1888]   --->   Operation 916 'load' 'dense_15_kernel_arra_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_109 : Operation 917 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_26 = getelementptr [64 x float]* @dense_15_kernel_arra_7, i64 0, i64 %newIndex14_cast" [Group_5/sample.c:1888]   --->   Operation 917 'getelementptr' 'dense_15_kernel_arra_26' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 918 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_27 = load float* %dense_15_kernel_arra_26, align 4" [Group_5/sample.c:1888]   --->   Operation 918 'load' 'dense_15_kernel_arra_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_109 : Operation 919 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_28 = getelementptr [64 x float]* @dense_15_kernel_arra_6, i64 0, i64 %newIndex14_cast" [Group_5/sample.c:1888]   --->   Operation 919 'getelementptr' 'dense_15_kernel_arra_28' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 920 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_29 = load float* %dense_15_kernel_arra_28, align 4" [Group_5/sample.c:1888]   --->   Operation 920 'load' 'dense_15_kernel_arra_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_109 : Operation 921 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_30 = getelementptr [64 x float]* @dense_15_kernel_arra_5, i64 0, i64 %newIndex14_cast" [Group_5/sample.c:1888]   --->   Operation 921 'getelementptr' 'dense_15_kernel_arra_30' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 922 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_31 = load float* %dense_15_kernel_arra_30, align 4" [Group_5/sample.c:1888]   --->   Operation 922 'load' 'dense_15_kernel_arra_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_109 : Operation 923 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_32 = getelementptr [64 x float]* @dense_15_kernel_arra_4, i64 0, i64 %newIndex14_cast" [Group_5/sample.c:1888]   --->   Operation 923 'getelementptr' 'dense_15_kernel_arra_32' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 924 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_33 = load float* %dense_15_kernel_arra_32, align 4" [Group_5/sample.c:1888]   --->   Operation 924 'load' 'dense_15_kernel_arra_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 110 <SV = 96> <Delay = 4.31>
ST_110 : Operation 925 [1/1] (0.00ns)   --->   "%newIndex13_cast = zext i4 %newIndex4 to i64" [Group_5/sample.c:1886]   --->   Operation 925 'zext' 'newIndex13_cast' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 926 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1886]   --->   Operation 926 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 927 [2/2] (1.75ns)   --->   "%A_load_4 = load float* %A_addr_4, align 4" [Group_5/sample.c:1886]   --->   Operation 927 'load' 'A_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_110 : Operation 928 [1/1] (0.00ns)   --->   "%A8_addr_1 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1886]   --->   Operation 928 'getelementptr' 'A8_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 929 [2/2] (1.75ns)   --->   "%A8_load_1 = load float* %A8_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 929 'load' 'A8_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_110 : Operation 930 [1/1] (0.00ns)   --->   "%A9_addr_1 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1886]   --->   Operation 930 'getelementptr' 'A9_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 931 [2/2] (1.75ns)   --->   "%A9_load_1 = load float* %A9_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 931 'load' 'A9_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_110 : Operation 932 [1/1] (0.00ns)   --->   "%A10_addr_1 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1886]   --->   Operation 932 'getelementptr' 'A10_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 933 [2/2] (1.75ns)   --->   "%A10_load_1 = load float* %A10_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 933 'load' 'A10_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_110 : Operation 934 [1/1] (0.00ns)   --->   "%A11_addr_1 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1886]   --->   Operation 934 'getelementptr' 'A11_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 935 [2/2] (1.75ns)   --->   "%A11_load_1 = load float* %A11_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 935 'load' 'A11_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_110 : Operation 936 [1/1] (0.00ns)   --->   "%A12_addr_1 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1886]   --->   Operation 936 'getelementptr' 'A12_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 937 [2/2] (1.75ns)   --->   "%A12_load_1 = load float* %A12_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 937 'load' 'A12_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_110 : Operation 938 [1/1] (0.00ns)   --->   "%A13_addr_1 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1886]   --->   Operation 938 'getelementptr' 'A13_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 939 [2/2] (1.75ns)   --->   "%A13_load_1 = load float* %A13_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 939 'load' 'A13_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_110 : Operation 940 [1/1] (0.00ns)   --->   "%A14_addr_1 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1886]   --->   Operation 940 'getelementptr' 'A14_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 941 [2/2] (1.75ns)   --->   "%A14_load_1 = load float* %A14_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 941 'load' 'A14_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_110 : Operation 942 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_25 = load float* %dense_15_kernel_arra_24, align 4" [Group_5/sample.c:1888]   --->   Operation 942 'load' 'dense_15_kernel_arra_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_110 : Operation 943 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_27 = load float* %dense_15_kernel_arra_26, align 4" [Group_5/sample.c:1888]   --->   Operation 943 'load' 'dense_15_kernel_arra_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_110 : Operation 944 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_29 = load float* %dense_15_kernel_arra_28, align 4" [Group_5/sample.c:1888]   --->   Operation 944 'load' 'dense_15_kernel_arra_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_110 : Operation 945 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_31 = load float* %dense_15_kernel_arra_30, align 4" [Group_5/sample.c:1888]   --->   Operation 945 'load' 'dense_15_kernel_arra_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_110 : Operation 946 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_33 = load float* %dense_15_kernel_arra_32, align 4" [Group_5/sample.c:1888]   --->   Operation 946 'load' 'dense_15_kernel_arra_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_110 : Operation 947 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_34 = getelementptr [64 x float]* @dense_15_kernel_arra_3, i64 0, i64 %newIndex14_cast" [Group_5/sample.c:1888]   --->   Operation 947 'getelementptr' 'dense_15_kernel_arra_34' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 948 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_35 = load float* %dense_15_kernel_arra_34, align 4" [Group_5/sample.c:1888]   --->   Operation 948 'load' 'dense_15_kernel_arra_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_110 : Operation 949 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_36 = getelementptr [64 x float]* @dense_15_kernel_arra_2, i64 0, i64 %newIndex14_cast" [Group_5/sample.c:1888]   --->   Operation 949 'getelementptr' 'dense_15_kernel_arra_36' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 950 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_37 = load float* %dense_15_kernel_arra_36, align 4" [Group_5/sample.c:1888]   --->   Operation 950 'load' 'dense_15_kernel_arra_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_110 : Operation 951 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_38 = getelementptr [64 x float]* @dense_15_kernel_arra_1, i64 0, i64 %newIndex14_cast" [Group_5/sample.c:1888]   --->   Operation 951 'getelementptr' 'dense_15_kernel_arra_38' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 952 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_39 = load float* %dense_15_kernel_arra_38, align 4" [Group_5/sample.c:1888]   --->   Operation 952 'load' 'dense_15_kernel_arra_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_110 : Operation 953 [1/1] (1.00ns)   --->   "%sel_tmp_i = icmp eq i3 %tmp_170, 0"   --->   Operation 953 'icmp' 'sel_tmp_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, float %dense_15_kernel_arra_27, float %dense_15_kernel_arra_25" [Group_5/sample.c:1888]   --->   Operation 954 'select' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 955 [1/1] (1.00ns)   --->   "%sel_tmp2_i = icmp eq i3 %tmp_170, 1"   --->   Operation 955 'icmp' 'sel_tmp2_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 956 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, float %dense_15_kernel_arra_29, float %sel_tmp1_i" [Group_5/sample.c:1888]   --->   Operation 956 'select' 'sel_tmp3_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 957 [1/1] (1.00ns)   --->   "%sel_tmp4_i = icmp eq i3 %tmp_170, 2"   --->   Operation 957 'icmp' 'sel_tmp4_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i)   --->   "%sel_tmp5_i = select i1 %sel_tmp4_i, float %dense_15_kernel_arra_31, float %sel_tmp3_i" [Group_5/sample.c:1888]   --->   Operation 958 'select' 'sel_tmp5_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 959 [1/1] (1.00ns)   --->   "%sel_tmp6_i = icmp eq i3 %tmp_170, 3"   --->   Operation 959 'icmp' 'sel_tmp6_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 960 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp7_i = select i1 %sel_tmp6_i, float %dense_15_kernel_arra_33, float %sel_tmp5_i" [Group_5/sample.c:1888]   --->   Operation 960 'select' 'sel_tmp7_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 111 <SV = 97> <Delay = 4.31>
ST_111 : Operation 961 [1/1] (0.00ns)   --->   "%arrayNo5 = zext i3 %arrayNo_trunc3 to i64" [Group_5/sample.c:1886]   --->   Operation 961 'zext' 'arrayNo5' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 962 [1/2] (1.75ns)   --->   "%A_load_4 = load float* %A_addr_4, align 4" [Group_5/sample.c:1886]   --->   Operation 962 'load' 'A_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_111 : Operation 963 [1/2] (1.75ns)   --->   "%A8_load_1 = load float* %A8_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 963 'load' 'A8_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_111 : Operation 964 [1/2] (1.75ns)   --->   "%A9_load_1 = load float* %A9_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 964 'load' 'A9_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_111 : Operation 965 [1/2] (1.75ns)   --->   "%A10_load_1 = load float* %A10_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 965 'load' 'A10_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_111 : Operation 966 [1/2] (1.75ns)   --->   "%A11_load_1 = load float* %A11_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 966 'load' 'A11_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_111 : Operation 967 [1/2] (1.75ns)   --->   "%A12_load_1 = load float* %A12_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 967 'load' 'A12_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_111 : Operation 968 [1/2] (1.75ns)   --->   "%A13_load_1 = load float* %A13_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 968 'load' 'A13_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_111 : Operation 969 [1/2] (1.75ns)   --->   "%A14_load_1 = load float* %A14_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 969 'load' 'A14_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_111 : Operation 970 [1/1] (1.83ns)   --->   "%tmp_124 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_4, float %A8_load_1, float %A9_load_1, float %A10_load_1, float %A11_load_1, float %A12_load_1, float %A13_load_1, float %A14_load_1, i64 %arrayNo5)" [Group_5/sample.c:1886]   --->   Operation 970 'mux' 'tmp_124' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 971 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_35 = load float* %dense_15_kernel_arra_34, align 4" [Group_5/sample.c:1888]   --->   Operation 971 'load' 'dense_15_kernel_arra_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_111 : Operation 972 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_37 = load float* %dense_15_kernel_arra_36, align 4" [Group_5/sample.c:1888]   --->   Operation 972 'load' 'dense_15_kernel_arra_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_111 : Operation 973 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_39 = load float* %dense_15_kernel_arra_38, align 4" [Group_5/sample.c:1888]   --->   Operation 973 'load' 'dense_15_kernel_arra_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_111 : Operation 974 [1/1] (1.00ns)   --->   "%sel_tmp8_i = icmp eq i3 %tmp_170, -4"   --->   Operation 974 'icmp' 'sel_tmp8_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i)   --->   "%sel_tmp9_i = select i1 %sel_tmp8_i, float %dense_15_kernel_arra_35, float %sel_tmp7_i" [Group_5/sample.c:1888]   --->   Operation 975 'select' 'sel_tmp9_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 976 [1/1] (1.00ns)   --->   "%sel_tmp10_i = icmp eq i3 %tmp_170, -3"   --->   Operation 976 'icmp' 'sel_tmp10_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 977 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp11_i = select i1 %sel_tmp10_i, float %dense_15_kernel_arra_37, float %sel_tmp9_i" [Group_5/sample.c:1888]   --->   Operation 977 'select' 'sel_tmp11_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 978 [1/1] (1.00ns)   --->   "%sel_tmp12_i = icmp eq i3 %tmp_170, -2"   --->   Operation 978 'icmp' 'sel_tmp12_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 979 [1/1] (0.77ns) (out node of the LUT)   --->   "%UnifiedRetVal_i = select i1 %sel_tmp12_i, float %dense_15_kernel_arra_39, float %sel_tmp11_i" [Group_5/sample.c:1888]   --->   Operation 979 'select' 'UnifiedRetVal_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 112 <SV = 98> <Delay = 3.65>
ST_112 : Operation 980 [5/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_124, %UnifiedRetVal_i" [Group_5/sample.c:1903]   --->   Operation 980 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 99> <Delay = 3.65>
ST_113 : Operation 981 [4/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_124, %UnifiedRetVal_i" [Group_5/sample.c:1903]   --->   Operation 981 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 100> <Delay = 3.65>
ST_114 : Operation 982 [3/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_124, %UnifiedRetVal_i" [Group_5/sample.c:1903]   --->   Operation 982 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 101> <Delay = 3.65>
ST_115 : Operation 983 [2/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_124, %UnifiedRetVal_i" [Group_5/sample.c:1903]   --->   Operation 983 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 102> <Delay = 3.65>
ST_116 : Operation 984 [1/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_124, %UnifiedRetVal_i" [Group_5/sample.c:1903]   --->   Operation 984 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 985 [1/1] (1.35ns)   --->   "br label %45" [Group_5/sample.c:1891]   --->   Operation 985 'br' <Predicate = true> <Delay = 1.35>

State 117 <SV = 103> <Delay = 4.14>
ST_117 : Operation 986 [1/1] (0.00ns)   --->   "%i_1 = phi i64 [ 0, %43 ], [ %i_33_1_7, %82 ]" [Group_5/sample.c:1891]   --->   Operation 986 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 987 [1/1] (0.00ns)   --->   "%j_1_1 = phi i6 [ %j_1_lcssa, %43 ], [ 16, %82 ]"   --->   Operation 987 'phi' 'j_1_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 988 [1/1] (0.00ns)   --->   "%inneridx_1_1 = phi i64 [ %inneridx_1_lcssa, %43 ], [ %tmp_182, %82 ]" [Group_5/sample.c:1894]   --->   Operation 988 'phi' 'inneridx_1_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 989 [1/1] (0.00ns)   --->   "%sum_1_1 = phi float [ %sum_1_lcssa, %43 ], [ %sum_2_1_7, %82 ]" [Group_5/sample.c:1903]   --->   Operation 989 'phi' 'sum_1_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 990 [1/1] (2.34ns)   --->   "%exitcond1_1 = icmp eq i64 %i_1, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 990 'icmp' 'exitcond1_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 991 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1, label %86, label %48" [Group_5/sample.c:1891]   --->   Operation 991 'br' <Predicate = true> <Delay = 1.80>
ST_117 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_172 = shl i64 %i_1, 5" [Group_5/sample.c:1894]   --->   Operation 992 'shl' 'tmp_172' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_117 : Operation 993 [1/1] (1.35ns)   --->   "br label %49" [Group_5/sample.c:1898]   --->   Operation 993 'br' <Predicate = (!exitcond1_1)> <Delay = 1.35>

State 118 <SV = 104> <Delay = 1.75>
ST_118 : Operation 994 [1/1] (0.00ns)   --->   "%j_2_1 = phi i5 [ 0, %48 ], [ %tmp_37_1, %50 ]" [Group_5/sample.c:1898]   --->   Operation 994 'phi' 'j_2_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 995 [1/1] (1.21ns)   --->   "%exitcond_1 = icmp eq i5 %j_2_1, -16" [Group_5/sample.c:1898]   --->   Operation 995 'icmp' 'exitcond_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 996 [1/1] (1.54ns)   --->   "%tmp_37_1 = add i5 %j_2_1, 1" [Group_5/sample.c:1898]   --->   Operation 996 'add' 'tmp_37_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 997 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %46, label %50" [Group_5/sample.c:1898]   --->   Operation 997 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 998 [1/1] (0.00ns)   --->   "%j_2_1_cast = zext i5 %j_2_1 to i64" [Group_5/sample.c:1898]   --->   Operation 998 'zext' 'j_2_1_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_118 : Operation 999 [1/1] (0.00ns)   --->   "%d_addr_8 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_1_cast" [Group_5/sample.c:1901]   --->   Operation 999 'getelementptr' 'd_addr_8' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_118 : Operation 1000 [2/2] (1.75ns)   --->   "%d_load_8 = load float* %d_addr_8, align 4" [Group_5/sample.c:1901]   --->   Operation 1000 'load' 'd_load_8' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 119 <SV = 105> <Delay = 1.75>
ST_119 : Operation 1001 [1/2] (1.75ns)   --->   "%d_load_8 = load float* %d_addr_8, align 4" [Group_5/sample.c:1901]   --->   Operation 1001 'load' 'd_load_8' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 120 <SV = 106> <Delay = 3.51>
ST_120 : Operation 1002 [9/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_8, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1002 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 107> <Delay = 3.51>
ST_121 : Operation 1003 [8/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_8, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1003 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 108> <Delay = 3.51>
ST_122 : Operation 1004 [7/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_8, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1004 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 109> <Delay = 3.51>
ST_123 : Operation 1005 [6/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_8, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1005 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 110> <Delay = 3.51>
ST_124 : Operation 1006 [5/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_8, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1006 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 111> <Delay = 3.51>
ST_125 : Operation 1007 [4/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_8, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1007 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 112> <Delay = 3.51>
ST_126 : Operation 1008 [3/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_8, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1008 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 113> <Delay = 3.51>
ST_127 : Operation 1009 [2/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_8, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1009 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 114> <Delay = 3.51>
ST_128 : Operation 1010 [1/1] (0.00ns)   --->   "%sum_2_1 = phi float [ %sum_1_1, %48 ], [ %sum_4_1, %50 ]" [Group_5/sample.c:1903]   --->   Operation 1010 'phi' 'sum_2_1' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1011 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1011 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1012 'specregionbegin' 'tmp_93' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_128 : Operation 1013 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1013 'specpipeline' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_128 : Operation 1014 [1/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_8, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1014 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1015 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_93)" [Group_5/sample.c:1904]   --->   Operation 1015 'specregionend' 'empty_112' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_128 : Operation 1016 [1/1] (0.00ns)   --->   "br label %49" [Group_5/sample.c:1898]   --->   Operation 1016 'br' <Predicate = (!exitcond_1)> <Delay = 0.00>

State 129 <SV = 115> <Delay = 4.14>
ST_129 : Operation 1017 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch191 [
    i4 0, label %branch184
    i4 1, label %branch185
    i4 2, label %branch186
    i4 3, label %branch187
    i4 4, label %branch188
    i4 5, label %branch189
    i4 6, label %branch190
  ]" [Group_5/sample.c:1905]   --->   Operation 1017 'switch' <Predicate = true> <Delay = 1.21>
ST_129 : Operation 1018 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1018 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_129 : Operation 1019 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1019 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1020 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1020 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_129 : Operation 1021 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1021 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1022 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1022 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_129 : Operation 1023 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1023 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1024 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1024 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_129 : Operation 1025 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1025 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1026 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1026 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_129 : Operation 1027 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1027 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1028 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1028 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_129 : Operation 1029 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1029 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1030 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1030 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_129 : Operation 1031 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1031 'br' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1032 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1032 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_129 : Operation 1033 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1033 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1034 [1/1] (0.00ns)   --->   "%i_33_1_s = or i64 %i_1, 1" [Group_5/sample.c:1891]   --->   Operation 1034 'or' 'i_33_1_s' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1035 [1/1] (2.34ns)   --->   "%exitcond1_1_1 = icmp eq i64 %i_33_1_s, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1035 'icmp' 'exitcond1_1_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1036 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_1, label %86, label %53" [Group_5/sample.c:1891]   --->   Operation 1036 'br' <Predicate = true> <Delay = 1.80>
ST_129 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_173 = shl i64 %i_33_1_s, 5" [Group_5/sample.c:1894]   --->   Operation 1037 'shl' 'tmp_173' <Predicate = (!exitcond1_1_1)> <Delay = 0.00>
ST_129 : Operation 1038 [1/1] (1.35ns)   --->   "br label %54" [Group_5/sample.c:1898]   --->   Operation 1038 'br' <Predicate = (!exitcond1_1_1)> <Delay = 1.35>

State 130 <SV = 116> <Delay = 1.75>
ST_130 : Operation 1039 [1/1] (0.00ns)   --->   "%j_2_1_1 = phi i5 [ 0, %53 ], [ %tmp_37_1_1, %55 ]" [Group_5/sample.c:1898]   --->   Operation 1039 'phi' 'j_2_1_1' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1040 [1/1] (1.21ns)   --->   "%exitcond_1_1 = icmp eq i5 %j_2_1_1, -16" [Group_5/sample.c:1898]   --->   Operation 1040 'icmp' 'exitcond_1_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1041 [1/1] (1.54ns)   --->   "%tmp_37_1_1 = add i5 %j_2_1_1, 1" [Group_5/sample.c:1898]   --->   Operation 1041 'add' 'tmp_37_1_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1042 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_1, label %51, label %55" [Group_5/sample.c:1898]   --->   Operation 1042 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1043 [1/1] (0.00ns)   --->   "%j_2_1_1_cast = zext i5 %j_2_1_1 to i64" [Group_5/sample.c:1898]   --->   Operation 1043 'zext' 'j_2_1_1_cast' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_130 : Operation 1044 [1/1] (0.00ns)   --->   "%d_addr_9 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_1_1_cast" [Group_5/sample.c:1901]   --->   Operation 1044 'getelementptr' 'd_addr_9' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_130 : Operation 1045 [2/2] (1.75ns)   --->   "%d_load_9 = load float* %d_addr_9, align 4" [Group_5/sample.c:1901]   --->   Operation 1045 'load' 'd_load_9' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 131 <SV = 117> <Delay = 1.75>
ST_131 : Operation 1046 [1/2] (1.75ns)   --->   "%d_load_9 = load float* %d_addr_9, align 4" [Group_5/sample.c:1901]   --->   Operation 1046 'load' 'd_load_9' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 132 <SV = 118> <Delay = 3.51>
ST_132 : Operation 1047 [9/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_9, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1047 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 119> <Delay = 3.51>
ST_133 : Operation 1048 [8/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_9, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1048 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 120> <Delay = 3.51>
ST_134 : Operation 1049 [7/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_9, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1049 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 121> <Delay = 3.51>
ST_135 : Operation 1050 [6/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_9, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1050 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 122> <Delay = 3.51>
ST_136 : Operation 1051 [5/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_9, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1051 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 123> <Delay = 3.51>
ST_137 : Operation 1052 [4/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_9, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1052 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 124> <Delay = 3.51>
ST_138 : Operation 1053 [3/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_9, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1053 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 125> <Delay = 3.51>
ST_139 : Operation 1054 [2/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_9, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1054 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 126> <Delay = 3.51>
ST_140 : Operation 1055 [1/1] (0.00ns)   --->   "%sum_2_1_1 = phi float [ %sum_2_1, %53 ], [ %sum_4_1_1, %55 ]" [Group_5/sample.c:1903]   --->   Operation 1055 'phi' 'sum_2_1_1' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1056 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1056 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1057 'specregionbegin' 'tmp_94' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_140 : Operation 1058 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1058 'specpipeline' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_140 : Operation 1059 [1/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_9, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1059 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1060 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_94)" [Group_5/sample.c:1904]   --->   Operation 1060 'specregionend' 'empty_114' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_140 : Operation 1061 [1/1] (0.00ns)   --->   "br label %54" [Group_5/sample.c:1898]   --->   Operation 1061 'br' <Predicate = (!exitcond_1_1)> <Delay = 0.00>

State 141 <SV = 127> <Delay = 4.14>
ST_141 : Operation 1062 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch183 [
    i4 0, label %branch176
    i4 1, label %branch177
    i4 2, label %branch178
    i4 3, label %branch179
    i4 4, label %branch180
    i4 5, label %branch181
    i4 6, label %branch182
  ]" [Group_5/sample.c:1905]   --->   Operation 1062 'switch' <Predicate = true> <Delay = 1.21>
ST_141 : Operation 1063 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1063 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_141 : Operation 1064 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1064 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1065 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1065 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_141 : Operation 1066 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1066 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1067 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1067 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_141 : Operation 1068 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1068 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1069 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1069 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_141 : Operation 1070 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1070 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1071 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1071 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_141 : Operation 1072 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1072 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1073 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1073 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_141 : Operation 1074 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1074 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1075 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1075 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_141 : Operation 1076 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1076 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1077 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1077 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_141 : Operation 1078 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1078 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1079 [1/1] (0.00ns)   --->   "%i_33_1_8 = or i64 %i_1, 2" [Group_5/sample.c:1891]   --->   Operation 1079 'or' 'i_33_1_8' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1080 [1/1] (2.34ns)   --->   "%exitcond1_1_2 = icmp eq i64 %i_33_1_8, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1080 'icmp' 'exitcond1_1_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1081 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_2, label %86, label %58" [Group_5/sample.c:1891]   --->   Operation 1081 'br' <Predicate = true> <Delay = 1.80>
ST_141 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_174 = shl i64 %i_33_1_8, 5" [Group_5/sample.c:1894]   --->   Operation 1082 'shl' 'tmp_174' <Predicate = (!exitcond1_1_2)> <Delay = 0.00>
ST_141 : Operation 1083 [1/1] (1.35ns)   --->   "br label %59" [Group_5/sample.c:1898]   --->   Operation 1083 'br' <Predicate = (!exitcond1_1_2)> <Delay = 1.35>

State 142 <SV = 128> <Delay = 1.75>
ST_142 : Operation 1084 [1/1] (0.00ns)   --->   "%j_2_1_2 = phi i5 [ 0, %58 ], [ %tmp_37_1_2, %60 ]" [Group_5/sample.c:1898]   --->   Operation 1084 'phi' 'j_2_1_2' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1085 [1/1] (1.21ns)   --->   "%exitcond_1_2 = icmp eq i5 %j_2_1_2, -16" [Group_5/sample.c:1898]   --->   Operation 1085 'icmp' 'exitcond_1_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1086 [1/1] (1.54ns)   --->   "%tmp_37_1_2 = add i5 %j_2_1_2, 1" [Group_5/sample.c:1898]   --->   Operation 1086 'add' 'tmp_37_1_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1087 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_2, label %56, label %60" [Group_5/sample.c:1898]   --->   Operation 1087 'br' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1088 [1/1] (0.00ns)   --->   "%j_2_1_2_cast = zext i5 %j_2_1_2 to i64" [Group_5/sample.c:1898]   --->   Operation 1088 'zext' 'j_2_1_2_cast' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_142 : Operation 1089 [1/1] (0.00ns)   --->   "%d_addr_10 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_1_2_cast" [Group_5/sample.c:1901]   --->   Operation 1089 'getelementptr' 'd_addr_10' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_142 : Operation 1090 [2/2] (1.75ns)   --->   "%d_load_10 = load float* %d_addr_10, align 4" [Group_5/sample.c:1901]   --->   Operation 1090 'load' 'd_load_10' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 143 <SV = 129> <Delay = 1.75>
ST_143 : Operation 1091 [1/2] (1.75ns)   --->   "%d_load_10 = load float* %d_addr_10, align 4" [Group_5/sample.c:1901]   --->   Operation 1091 'load' 'd_load_10' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 144 <SV = 130> <Delay = 3.51>
ST_144 : Operation 1092 [9/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_10, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1092 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 131> <Delay = 3.51>
ST_145 : Operation 1093 [8/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_10, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1093 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 132> <Delay = 3.51>
ST_146 : Operation 1094 [7/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_10, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1094 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 133> <Delay = 3.51>
ST_147 : Operation 1095 [6/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_10, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1095 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 134> <Delay = 3.51>
ST_148 : Operation 1096 [5/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_10, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1096 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 135> <Delay = 3.51>
ST_149 : Operation 1097 [4/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_10, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1097 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 136> <Delay = 3.51>
ST_150 : Operation 1098 [3/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_10, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1098 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 137> <Delay = 3.51>
ST_151 : Operation 1099 [2/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_10, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1099 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 138> <Delay = 3.51>
ST_152 : Operation 1100 [1/1] (0.00ns)   --->   "%sum_2_1_2 = phi float [ %sum_2_1_1, %58 ], [ %sum_4_1_2, %60 ]" [Group_5/sample.c:1903]   --->   Operation 1100 'phi' 'sum_2_1_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1101 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1101 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1102 'specregionbegin' 'tmp_95' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_152 : Operation 1103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1103 'specpipeline' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_152 : Operation 1104 [1/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_10, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1104 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1105 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_95)" [Group_5/sample.c:1904]   --->   Operation 1105 'specregionend' 'empty_116' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_152 : Operation 1106 [1/1] (0.00ns)   --->   "br label %59" [Group_5/sample.c:1898]   --->   Operation 1106 'br' <Predicate = (!exitcond_1_2)> <Delay = 0.00>

State 153 <SV = 139> <Delay = 4.14>
ST_153 : Operation 1107 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch175 [
    i4 0, label %branch168
    i4 1, label %branch169
    i4 2, label %branch170
    i4 3, label %branch171
    i4 4, label %branch172
    i4 5, label %branch173
    i4 6, label %branch174
  ]" [Group_5/sample.c:1905]   --->   Operation 1107 'switch' <Predicate = true> <Delay = 1.21>
ST_153 : Operation 1108 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1108 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 1109 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1109 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1110 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1110 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 1111 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1111 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1112 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1112 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 1113 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1113 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1114 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1114 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 1115 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1115 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1116 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1116 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 1117 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1117 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1118 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1118 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 1119 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1119 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1120 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1120 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 1121 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1121 'br' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1122 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1122 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 1123 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1123 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1124 [1/1] (0.00ns)   --->   "%i_33_1_9 = or i64 %i_1, 3" [Group_5/sample.c:1891]   --->   Operation 1124 'or' 'i_33_1_9' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1125 [1/1] (2.34ns)   --->   "%exitcond1_1_3 = icmp eq i64 %i_33_1_9, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1125 'icmp' 'exitcond1_1_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1126 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_3, label %86, label %63" [Group_5/sample.c:1891]   --->   Operation 1126 'br' <Predicate = true> <Delay = 1.80>
ST_153 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_175 = shl i64 %i_33_1_9, 5" [Group_5/sample.c:1894]   --->   Operation 1127 'shl' 'tmp_175' <Predicate = (!exitcond1_1_3)> <Delay = 0.00>
ST_153 : Operation 1128 [1/1] (1.35ns)   --->   "br label %64" [Group_5/sample.c:1898]   --->   Operation 1128 'br' <Predicate = (!exitcond1_1_3)> <Delay = 1.35>

State 154 <SV = 140> <Delay = 1.75>
ST_154 : Operation 1129 [1/1] (0.00ns)   --->   "%j_2_1_3 = phi i5 [ 0, %63 ], [ %tmp_37_1_3, %65 ]" [Group_5/sample.c:1898]   --->   Operation 1129 'phi' 'j_2_1_3' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1130 [1/1] (1.21ns)   --->   "%exitcond_1_3 = icmp eq i5 %j_2_1_3, -16" [Group_5/sample.c:1898]   --->   Operation 1130 'icmp' 'exitcond_1_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1131 [1/1] (1.54ns)   --->   "%tmp_37_1_3 = add i5 %j_2_1_3, 1" [Group_5/sample.c:1898]   --->   Operation 1131 'add' 'tmp_37_1_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1132 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_3, label %61, label %65" [Group_5/sample.c:1898]   --->   Operation 1132 'br' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1133 [1/1] (0.00ns)   --->   "%j_2_1_3_cast = zext i5 %j_2_1_3 to i64" [Group_5/sample.c:1898]   --->   Operation 1133 'zext' 'j_2_1_3_cast' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_154 : Operation 1134 [1/1] (0.00ns)   --->   "%d_addr_11 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_1_3_cast" [Group_5/sample.c:1901]   --->   Operation 1134 'getelementptr' 'd_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_154 : Operation 1135 [2/2] (1.75ns)   --->   "%d_load_11 = load float* %d_addr_11, align 4" [Group_5/sample.c:1901]   --->   Operation 1135 'load' 'd_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 155 <SV = 141> <Delay = 1.75>
ST_155 : Operation 1136 [1/2] (1.75ns)   --->   "%d_load_11 = load float* %d_addr_11, align 4" [Group_5/sample.c:1901]   --->   Operation 1136 'load' 'd_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 156 <SV = 142> <Delay = 3.51>
ST_156 : Operation 1137 [9/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_11, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1137 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 143> <Delay = 3.51>
ST_157 : Operation 1138 [8/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_11, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1138 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 144> <Delay = 3.51>
ST_158 : Operation 1139 [7/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_11, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1139 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 145> <Delay = 3.51>
ST_159 : Operation 1140 [6/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_11, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1140 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 146> <Delay = 3.51>
ST_160 : Operation 1141 [5/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_11, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1141 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 147> <Delay = 3.51>
ST_161 : Operation 1142 [4/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_11, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1142 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 148> <Delay = 3.51>
ST_162 : Operation 1143 [3/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_11, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1143 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 149> <Delay = 3.51>
ST_163 : Operation 1144 [2/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_11, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1144 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 150> <Delay = 3.51>
ST_164 : Operation 1145 [1/1] (0.00ns)   --->   "%sum_2_1_3 = phi float [ %sum_2_1_2, %63 ], [ %sum_4_1_3, %65 ]" [Group_5/sample.c:1903]   --->   Operation 1145 'phi' 'sum_2_1_3' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1146 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1146 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1147 'specregionbegin' 'tmp_96' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_164 : Operation 1148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1148 'specpipeline' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_164 : Operation 1149 [1/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_11, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1149 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1150 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_96)" [Group_5/sample.c:1904]   --->   Operation 1150 'specregionend' 'empty_118' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_164 : Operation 1151 [1/1] (0.00ns)   --->   "br label %64" [Group_5/sample.c:1898]   --->   Operation 1151 'br' <Predicate = (!exitcond_1_3)> <Delay = 0.00>

State 165 <SV = 151> <Delay = 4.14>
ST_165 : Operation 1152 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch167 [
    i4 0, label %branch160
    i4 1, label %branch161
    i4 2, label %branch162
    i4 3, label %branch163
    i4 4, label %branch164
    i4 5, label %branch165
    i4 6, label %branch166
  ]" [Group_5/sample.c:1905]   --->   Operation 1152 'switch' <Predicate = true> <Delay = 1.21>
ST_165 : Operation 1153 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1153 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_165 : Operation 1154 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1154 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1155 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1155 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_165 : Operation 1156 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1156 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1157 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1157 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_165 : Operation 1158 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1158 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1159 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1159 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_165 : Operation 1160 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1160 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1161 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1161 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_165 : Operation 1162 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1162 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1163 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1163 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_165 : Operation 1164 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1164 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1165 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1165 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_165 : Operation 1166 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1166 'br' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1167 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1167 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_165 : Operation 1168 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1168 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1169 [1/1] (0.00ns)   --->   "%i_33_1_1 = or i64 %i_1, 4" [Group_5/sample.c:1891]   --->   Operation 1169 'or' 'i_33_1_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1170 [1/1] (2.34ns)   --->   "%exitcond1_1_4 = icmp eq i64 %i_33_1_1, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1170 'icmp' 'exitcond1_1_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1171 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_4, label %86, label %68" [Group_5/sample.c:1891]   --->   Operation 1171 'br' <Predicate = true> <Delay = 1.80>
ST_165 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_176 = shl i64 %i_33_1_1, 5" [Group_5/sample.c:1894]   --->   Operation 1172 'shl' 'tmp_176' <Predicate = (!exitcond1_1_4)> <Delay = 0.00>
ST_165 : Operation 1173 [1/1] (1.35ns)   --->   "br label %69" [Group_5/sample.c:1898]   --->   Operation 1173 'br' <Predicate = (!exitcond1_1_4)> <Delay = 1.35>

State 166 <SV = 152> <Delay = 1.75>
ST_166 : Operation 1174 [1/1] (0.00ns)   --->   "%j_2_1_4 = phi i5 [ 0, %68 ], [ %tmp_37_1_4, %70 ]" [Group_5/sample.c:1898]   --->   Operation 1174 'phi' 'j_2_1_4' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1175 [1/1] (1.21ns)   --->   "%exitcond_1_4 = icmp eq i5 %j_2_1_4, -16" [Group_5/sample.c:1898]   --->   Operation 1175 'icmp' 'exitcond_1_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1176 [1/1] (1.54ns)   --->   "%tmp_37_1_4 = add i5 %j_2_1_4, 1" [Group_5/sample.c:1898]   --->   Operation 1176 'add' 'tmp_37_1_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1177 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_4, label %66, label %70" [Group_5/sample.c:1898]   --->   Operation 1177 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1178 [1/1] (0.00ns)   --->   "%j_2_1_4_cast = zext i5 %j_2_1_4 to i64" [Group_5/sample.c:1898]   --->   Operation 1178 'zext' 'j_2_1_4_cast' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_166 : Operation 1179 [1/1] (0.00ns)   --->   "%d_addr_12 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_1_4_cast" [Group_5/sample.c:1901]   --->   Operation 1179 'getelementptr' 'd_addr_12' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_166 : Operation 1180 [2/2] (1.75ns)   --->   "%d_load_12 = load float* %d_addr_12, align 4" [Group_5/sample.c:1901]   --->   Operation 1180 'load' 'd_load_12' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 167 <SV = 153> <Delay = 1.75>
ST_167 : Operation 1181 [1/2] (1.75ns)   --->   "%d_load_12 = load float* %d_addr_12, align 4" [Group_5/sample.c:1901]   --->   Operation 1181 'load' 'd_load_12' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 168 <SV = 154> <Delay = 3.51>
ST_168 : Operation 1182 [9/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_12, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1182 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 155> <Delay = 3.51>
ST_169 : Operation 1183 [8/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_12, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1183 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 156> <Delay = 3.51>
ST_170 : Operation 1184 [7/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_12, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1184 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 157> <Delay = 3.51>
ST_171 : Operation 1185 [6/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_12, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1185 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 158> <Delay = 3.51>
ST_172 : Operation 1186 [5/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_12, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1186 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 159> <Delay = 3.51>
ST_173 : Operation 1187 [4/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_12, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1187 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 160> <Delay = 3.51>
ST_174 : Operation 1188 [3/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_12, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1188 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 161> <Delay = 3.51>
ST_175 : Operation 1189 [2/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_12, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1189 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 162> <Delay = 3.51>
ST_176 : Operation 1190 [1/1] (0.00ns)   --->   "%sum_2_1_4 = phi float [ %sum_2_1_3, %68 ], [ %sum_4_1_4, %70 ]" [Group_5/sample.c:1903]   --->   Operation 1190 'phi' 'sum_2_1_4' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1191 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1191 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1192 'specregionbegin' 'tmp_97' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_176 : Operation 1193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1193 'specpipeline' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_176 : Operation 1194 [1/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_12, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1194 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1195 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_97)" [Group_5/sample.c:1904]   --->   Operation 1195 'specregionend' 'empty_120' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_176 : Operation 1196 [1/1] (0.00ns)   --->   "br label %69" [Group_5/sample.c:1898]   --->   Operation 1196 'br' <Predicate = (!exitcond_1_4)> <Delay = 0.00>

State 177 <SV = 163> <Delay = 4.14>
ST_177 : Operation 1197 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch159 [
    i4 0, label %branch152
    i4 1, label %branch153
    i4 2, label %branch154
    i4 3, label %branch155
    i4 4, label %branch156
    i4 5, label %branch157
    i4 6, label %branch158
  ]" [Group_5/sample.c:1905]   --->   Operation 1197 'switch' <Predicate = true> <Delay = 1.21>
ST_177 : Operation 1198 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1198 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_177 : Operation 1199 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1199 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1200 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1200 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_177 : Operation 1201 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1201 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1202 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1202 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_177 : Operation 1203 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1203 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1204 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1204 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_177 : Operation 1205 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1205 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1206 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1206 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_177 : Operation 1207 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1207 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1208 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1208 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_177 : Operation 1209 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1209 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1210 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1210 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_177 : Operation 1211 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1211 'br' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1212 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1212 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_177 : Operation 1213 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1213 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1214 [1/1] (0.00ns)   --->   "%i_33_1_2 = or i64 %i_1, 5" [Group_5/sample.c:1891]   --->   Operation 1214 'or' 'i_33_1_2' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1215 [1/1] (2.34ns)   --->   "%exitcond1_1_5 = icmp eq i64 %i_33_1_2, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1215 'icmp' 'exitcond1_1_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1216 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_5, label %86, label %73" [Group_5/sample.c:1891]   --->   Operation 1216 'br' <Predicate = true> <Delay = 1.80>
ST_177 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_177 = shl i64 %i_33_1_2, 5" [Group_5/sample.c:1894]   --->   Operation 1217 'shl' 'tmp_177' <Predicate = (!exitcond1_1_5)> <Delay = 0.00>
ST_177 : Operation 1218 [1/1] (1.35ns)   --->   "br label %74" [Group_5/sample.c:1898]   --->   Operation 1218 'br' <Predicate = (!exitcond1_1_5)> <Delay = 1.35>

State 178 <SV = 164> <Delay = 1.75>
ST_178 : Operation 1219 [1/1] (0.00ns)   --->   "%j_2_1_5 = phi i5 [ 0, %73 ], [ %tmp_37_1_5, %75 ]" [Group_5/sample.c:1898]   --->   Operation 1219 'phi' 'j_2_1_5' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1220 [1/1] (1.21ns)   --->   "%exitcond_1_5 = icmp eq i5 %j_2_1_5, -16" [Group_5/sample.c:1898]   --->   Operation 1220 'icmp' 'exitcond_1_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1221 [1/1] (1.54ns)   --->   "%tmp_37_1_5 = add i5 %j_2_1_5, 1" [Group_5/sample.c:1898]   --->   Operation 1221 'add' 'tmp_37_1_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1222 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_5, label %71, label %75" [Group_5/sample.c:1898]   --->   Operation 1222 'br' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1223 [1/1] (0.00ns)   --->   "%j_2_1_5_cast = zext i5 %j_2_1_5 to i64" [Group_5/sample.c:1898]   --->   Operation 1223 'zext' 'j_2_1_5_cast' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_178 : Operation 1224 [1/1] (0.00ns)   --->   "%d_addr_13 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_1_5_cast" [Group_5/sample.c:1901]   --->   Operation 1224 'getelementptr' 'd_addr_13' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_178 : Operation 1225 [2/2] (1.75ns)   --->   "%d_load_13 = load float* %d_addr_13, align 4" [Group_5/sample.c:1901]   --->   Operation 1225 'load' 'd_load_13' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 179 <SV = 165> <Delay = 1.75>
ST_179 : Operation 1226 [1/2] (1.75ns)   --->   "%d_load_13 = load float* %d_addr_13, align 4" [Group_5/sample.c:1901]   --->   Operation 1226 'load' 'd_load_13' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 180 <SV = 166> <Delay = 3.51>
ST_180 : Operation 1227 [9/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_13, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1227 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 167> <Delay = 3.51>
ST_181 : Operation 1228 [8/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_13, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1228 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 168> <Delay = 3.51>
ST_182 : Operation 1229 [7/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_13, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1229 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 169> <Delay = 3.51>
ST_183 : Operation 1230 [6/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_13, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1230 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 170> <Delay = 3.51>
ST_184 : Operation 1231 [5/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_13, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1231 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 171> <Delay = 3.51>
ST_185 : Operation 1232 [4/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_13, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1232 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 172> <Delay = 3.51>
ST_186 : Operation 1233 [3/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_13, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1233 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 173> <Delay = 3.51>
ST_187 : Operation 1234 [2/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_13, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1234 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 174> <Delay = 3.51>
ST_188 : Operation 1235 [1/1] (0.00ns)   --->   "%sum_2_1_5 = phi float [ %sum_2_1_4, %73 ], [ %sum_4_1_5, %75 ]" [Group_5/sample.c:1903]   --->   Operation 1235 'phi' 'sum_2_1_5' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1236 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1236 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1237 'specregionbegin' 'tmp_98' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_188 : Operation 1238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1238 'specpipeline' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_188 : Operation 1239 [1/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_13, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1239 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1240 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_98)" [Group_5/sample.c:1904]   --->   Operation 1240 'specregionend' 'empty_122' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_188 : Operation 1241 [1/1] (0.00ns)   --->   "br label %74" [Group_5/sample.c:1898]   --->   Operation 1241 'br' <Predicate = (!exitcond_1_5)> <Delay = 0.00>

State 189 <SV = 175> <Delay = 4.14>
ST_189 : Operation 1242 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch151 [
    i4 0, label %branch144
    i4 1, label %branch145
    i4 2, label %branch146
    i4 3, label %branch147
    i4 4, label %branch148
    i4 5, label %branch149
    i4 6, label %branch150
  ]" [Group_5/sample.c:1905]   --->   Operation 1242 'switch' <Predicate = true> <Delay = 1.21>
ST_189 : Operation 1243 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1243 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_189 : Operation 1244 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1244 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1245 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1245 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_189 : Operation 1246 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1246 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1247 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1247 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_189 : Operation 1248 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1248 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1249 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1249 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_189 : Operation 1250 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1250 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1251 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1251 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_189 : Operation 1252 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1252 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1253 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1253 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_189 : Operation 1254 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1254 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1255 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1255 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_189 : Operation 1256 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1256 'br' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1257 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1257 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_189 : Operation 1258 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1258 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1259 [1/1] (0.00ns)   --->   "%i_33_1_3 = or i64 %i_1, 6" [Group_5/sample.c:1891]   --->   Operation 1259 'or' 'i_33_1_3' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1260 [1/1] (2.34ns)   --->   "%exitcond1_1_6 = icmp eq i64 %i_33_1_3, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1260 'icmp' 'exitcond1_1_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1261 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_6, label %86, label %78" [Group_5/sample.c:1891]   --->   Operation 1261 'br' <Predicate = true> <Delay = 1.80>
ST_189 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_178 = shl i64 %i_33_1_3, 5" [Group_5/sample.c:1894]   --->   Operation 1262 'shl' 'tmp_178' <Predicate = (!exitcond1_1_6)> <Delay = 0.00>
ST_189 : Operation 1263 [1/1] (1.35ns)   --->   "br label %79" [Group_5/sample.c:1898]   --->   Operation 1263 'br' <Predicate = (!exitcond1_1_6)> <Delay = 1.35>

State 190 <SV = 176> <Delay = 1.75>
ST_190 : Operation 1264 [1/1] (0.00ns)   --->   "%j_2_1_6 = phi i5 [ 0, %78 ], [ %tmp_37_1_6, %80 ]" [Group_5/sample.c:1898]   --->   Operation 1264 'phi' 'j_2_1_6' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1265 [1/1] (1.21ns)   --->   "%exitcond_1_6 = icmp eq i5 %j_2_1_6, -16" [Group_5/sample.c:1898]   --->   Operation 1265 'icmp' 'exitcond_1_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1266 [1/1] (1.54ns)   --->   "%tmp_37_1_6 = add i5 %j_2_1_6, 1" [Group_5/sample.c:1898]   --->   Operation 1266 'add' 'tmp_37_1_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1267 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_6, label %76, label %80" [Group_5/sample.c:1898]   --->   Operation 1267 'br' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1268 [1/1] (0.00ns)   --->   "%j_2_1_6_cast = zext i5 %j_2_1_6 to i64" [Group_5/sample.c:1898]   --->   Operation 1268 'zext' 'j_2_1_6_cast' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_190 : Operation 1269 [1/1] (0.00ns)   --->   "%d_addr_14 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_1_6_cast" [Group_5/sample.c:1901]   --->   Operation 1269 'getelementptr' 'd_addr_14' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_190 : Operation 1270 [2/2] (1.75ns)   --->   "%d_load_14 = load float* %d_addr_14, align 4" [Group_5/sample.c:1901]   --->   Operation 1270 'load' 'd_load_14' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 191 <SV = 177> <Delay = 1.75>
ST_191 : Operation 1271 [1/2] (1.75ns)   --->   "%d_load_14 = load float* %d_addr_14, align 4" [Group_5/sample.c:1901]   --->   Operation 1271 'load' 'd_load_14' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 192 <SV = 178> <Delay = 3.51>
ST_192 : Operation 1272 [9/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_14, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1272 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 179> <Delay = 3.51>
ST_193 : Operation 1273 [8/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_14, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1273 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 180> <Delay = 3.51>
ST_194 : Operation 1274 [7/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_14, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1274 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 181> <Delay = 3.51>
ST_195 : Operation 1275 [6/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_14, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1275 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 182> <Delay = 3.51>
ST_196 : Operation 1276 [5/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_14, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1276 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 183> <Delay = 3.51>
ST_197 : Operation 1277 [4/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_14, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1277 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 184> <Delay = 3.51>
ST_198 : Operation 1278 [3/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_14, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1278 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 185> <Delay = 3.51>
ST_199 : Operation 1279 [2/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_14, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1279 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 186> <Delay = 3.51>
ST_200 : Operation 1280 [1/1] (0.00ns)   --->   "%sum_2_1_6 = phi float [ %sum_2_1_5, %78 ], [ %sum_4_1_6, %80 ]" [Group_5/sample.c:1903]   --->   Operation 1280 'phi' 'sum_2_1_6' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1281 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1281 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1282 'specregionbegin' 'tmp_99' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_200 : Operation 1283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1283 'specpipeline' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_200 : Operation 1284 [1/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_14, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1284 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1285 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_99)" [Group_5/sample.c:1904]   --->   Operation 1285 'specregionend' 'empty_124' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_200 : Operation 1286 [1/1] (0.00ns)   --->   "br label %79" [Group_5/sample.c:1898]   --->   Operation 1286 'br' <Predicate = (!exitcond_1_6)> <Delay = 0.00>

State 201 <SV = 187> <Delay = 4.14>
ST_201 : Operation 1287 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch143 [
    i4 0, label %branch136
    i4 1, label %branch137
    i4 2, label %branch138
    i4 3, label %branch139
    i4 4, label %branch140
    i4 5, label %branch141
    i4 6, label %branch142
  ]" [Group_5/sample.c:1905]   --->   Operation 1287 'switch' <Predicate = true> <Delay = 1.21>
ST_201 : Operation 1288 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1288 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_201 : Operation 1289 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1289 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1290 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1290 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_201 : Operation 1291 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1291 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1292 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1292 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_201 : Operation 1293 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1293 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1294 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1294 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_201 : Operation 1295 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1295 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1296 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1296 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_201 : Operation 1297 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1297 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1298 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1298 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_201 : Operation 1299 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1299 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1300 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1300 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_201 : Operation 1301 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1301 'br' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1302 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1302 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_201 : Operation 1303 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1303 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1304 [1/1] (0.00ns)   --->   "%i_33_1_4 = or i64 %i_1, 7" [Group_5/sample.c:1891]   --->   Operation 1304 'or' 'i_33_1_4' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1305 [1/1] (2.34ns)   --->   "%exitcond1_1_7 = icmp eq i64 %i_33_1_4, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1305 'icmp' 'exitcond1_1_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1306 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_7, label %86, label %83" [Group_5/sample.c:1891]   --->   Operation 1306 'br' <Predicate = true> <Delay = 1.80>
ST_201 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_182 = shl i64 %i_33_1_4, 5" [Group_5/sample.c:1894]   --->   Operation 1307 'shl' 'tmp_182' <Predicate = (!exitcond1_1_7)> <Delay = 0.00>
ST_201 : Operation 1308 [1/1] (1.35ns)   --->   "br label %84" [Group_5/sample.c:1898]   --->   Operation 1308 'br' <Predicate = (!exitcond1_1_7)> <Delay = 1.35>

State 202 <SV = 188> <Delay = 1.75>
ST_202 : Operation 1309 [1/1] (0.00ns)   --->   "%j_2_1_7 = phi i5 [ 0, %83 ], [ %tmp_37_1_7, %85 ]" [Group_5/sample.c:1898]   --->   Operation 1309 'phi' 'j_2_1_7' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1310 [1/1] (1.21ns)   --->   "%exitcond_1_7 = icmp eq i5 %j_2_1_7, -16" [Group_5/sample.c:1898]   --->   Operation 1310 'icmp' 'exitcond_1_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1311 [1/1] (1.54ns)   --->   "%tmp_37_1_7 = add i5 %j_2_1_7, 1" [Group_5/sample.c:1898]   --->   Operation 1311 'add' 'tmp_37_1_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1312 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_7, label %81, label %85" [Group_5/sample.c:1898]   --->   Operation 1312 'br' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1313 [1/1] (0.00ns)   --->   "%j_2_1_7_cast = zext i5 %j_2_1_7 to i64" [Group_5/sample.c:1898]   --->   Operation 1313 'zext' 'j_2_1_7_cast' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_202 : Operation 1314 [1/1] (0.00ns)   --->   "%d_addr_15 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_1_7_cast" [Group_5/sample.c:1901]   --->   Operation 1314 'getelementptr' 'd_addr_15' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_202 : Operation 1315 [2/2] (1.75ns)   --->   "%d_load_15 = load float* %d_addr_15, align 4" [Group_5/sample.c:1901]   --->   Operation 1315 'load' 'd_load_15' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 203 <SV = 189> <Delay = 1.75>
ST_203 : Operation 1316 [1/2] (1.75ns)   --->   "%d_load_15 = load float* %d_addr_15, align 4" [Group_5/sample.c:1901]   --->   Operation 1316 'load' 'd_load_15' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 204 <SV = 190> <Delay = 3.51>
ST_204 : Operation 1317 [9/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_15, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1317 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 191> <Delay = 3.51>
ST_205 : Operation 1318 [8/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_15, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1318 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 192> <Delay = 3.51>
ST_206 : Operation 1319 [7/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_15, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1319 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 193> <Delay = 3.51>
ST_207 : Operation 1320 [6/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_15, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1320 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 194> <Delay = 3.51>
ST_208 : Operation 1321 [5/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_15, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1321 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 195> <Delay = 3.51>
ST_209 : Operation 1322 [4/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_15, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1322 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 196> <Delay = 3.51>
ST_210 : Operation 1323 [3/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_15, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1323 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 197> <Delay = 3.51>
ST_211 : Operation 1324 [2/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_15, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1324 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 198> <Delay = 3.51>
ST_212 : Operation 1325 [1/1] (0.00ns)   --->   "%sum_2_1_7 = phi float [ %sum_2_1_6, %83 ], [ %sum_4_1_7, %85 ]" [Group_5/sample.c:1903]   --->   Operation 1325 'phi' 'sum_2_1_7' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1326 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1326 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1327 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1327 'specregionbegin' 'tmp_103' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_212 : Operation 1328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1328 'specpipeline' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_212 : Operation 1329 [1/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_15, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1329 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1330 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_103)" [Group_5/sample.c:1904]   --->   Operation 1330 'specregionend' 'empty_126' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_212 : Operation 1331 [1/1] (0.00ns)   --->   "br label %84" [Group_5/sample.c:1898]   --->   Operation 1331 'br' <Predicate = (!exitcond_1_7)> <Delay = 0.00>

State 213 <SV = 199> <Delay = 1.75>
ST_213 : Operation 1332 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch135 [
    i4 0, label %branch128
    i4 1, label %branch129
    i4 2, label %branch130
    i4 3, label %branch131
    i4 4, label %branch132
    i4 5, label %branch133
    i4 6, label %branch134
  ]" [Group_5/sample.c:1905]   --->   Operation 1332 'switch' <Predicate = true> <Delay = 1.21>
ST_213 : Operation 1333 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1333 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1334 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1334 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1335 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1335 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1336 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1336 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1337 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1337 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1338 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1338 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1339 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1339 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1340 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1340 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1341 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1341 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1342 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1342 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1343 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1343 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1344 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1344 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1345 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1345 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1346 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1346 'br' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1347 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1347 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1348 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1348 'br' <Predicate = false> <Delay = 0.00>

State 214 <SV = 200> <Delay = 2.99>
ST_214 : Operation 1349 [1/1] (2.99ns)   --->   "%i_33_1_7 = add i64 %i_1, 8" [Group_5/sample.c:1891]   --->   Operation 1349 'add' 'i_33_1_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1350 [1/1] (0.00ns)   --->   "br label %45" [Group_5/sample.c:1891]   --->   Operation 1350 'br' <Predicate = true> <Delay = 0.00>

State 215 <SV = 188> <Delay = 1.73>
ST_215 : Operation 1351 [1/1] (0.00ns)   --->   "%sum_1_lcssa_1 = phi float [ %sum_1_1, %45 ], [ %sum_2_1, %47 ], [ %sum_2_1_1, %52 ], [ %sum_2_1_2, %57 ], [ %sum_2_1_3, %62 ], [ %sum_2_1_4, %67 ], [ %sum_2_1_5, %72 ], [ %sum_2_1_6, %77 ]" [Group_5/sample.c:1903]   --->   Operation 1351 'phi' 'sum_1_lcssa_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1352 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa_1 = phi i64 [ %inneridx_1_1, %45 ], [ %tmp_172, %47 ], [ %tmp_173, %52 ], [ %tmp_174, %57 ], [ %tmp_175, %62 ], [ %tmp_176, %67 ], [ %tmp_177, %72 ], [ %tmp_178, %77 ]" [Group_5/sample.c:1894]   --->   Operation 1352 'phi' 'inneridx_1_lcssa_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1353 [1/1] (0.00ns)   --->   "%j_1_lcssa_1 = phi i6 [ %j_1_1, %45 ], [ 16, %47 ], [ 16, %52 ], [ 16, %57 ], [ 16, %62 ], [ 16, %67 ], [ 16, %72 ], [ 16, %77 ]"   --->   Operation 1353 'phi' 'j_1_lcssa_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i64 %inneridx_1_lcssa_1 to i7" [Group_5/sample.c:1886]   --->   Operation 1354 'trunc' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1355 [1/1] (0.00ns)   --->   "%j_1_lcssa_1_cast_cas = zext i6 %j_1_lcssa_1 to i10" [Group_5/sample.c:1886]   --->   Operation 1355 'zext' 'j_1_lcssa_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1356 [1/1] (0.00ns)   --->   "%k_2_4 = or i5 %tmp, 2" [Group_5/sample.c:1886]   --->   Operation 1356 'or' 'k_2_4' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1357 [1/1] (0.00ns)   --->   "%k_2_4_cast1 = zext i5 %k_2_4 to i7" [Group_5/sample.c:1886]   --->   Operation 1357 'zext' 'k_2_4_cast1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc4)   --->   "%tmp_100 = or i3 %tmp_158, 2" [Group_5/sample.c:1886]   --->   Operation 1358 'or' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc4)   --->   "%tmp_180 = trunc i64 %inneridx_1_lcssa_1 to i3" [Group_5/sample.c:1894]   --->   Operation 1359 'trunc' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1360 [1/1] (1.66ns)   --->   "%sum3_2 = add i7 %tmp_179, %k_2_4_cast1" [Group_5/sample.c:1886]   --->   Operation 1360 'add' 'sum3_2' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1361 [1/1] (1.34ns) (out node of the LUT)   --->   "%arrayNo_trunc4 = add i3 %tmp_100, %tmp_180" [Group_5/sample.c:1886]   --->   Operation 1361 'add' 'arrayNo_trunc4' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1362 [1/1] (0.00ns)   --->   "%newIndex6 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %sum3_2, i32 3, i32 6)" [Group_5/sample.c:1886]   --->   Operation 1362 'partselect' 'newIndex6' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_2_4, i4 0)" [Group_5/sample.c:1888]   --->   Operation 1363 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_2_cast_cast = zext i9 %tmp_2 to i10" [Group_5/sample.c:1888]   --->   Operation 1364 'zext' 'tmp_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_181 = trunc i6 %j_1_lcssa_1 to i3"   --->   Operation 1365 'trunc' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1366 [1/1] (1.73ns)   --->   "%sum6_2 = add i10 %tmp_2_cast_cast, %j_1_lcssa_1_cast_cas" [Group_5/sample.c:1888]   --->   Operation 1366 'add' 'sum6_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1367 [1/1] (0.00ns)   --->   "%newIndex7 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sum6_2, i32 3, i32 9)" [Group_5/sample.c:1888]   --->   Operation 1367 'partselect' 'newIndex7' <Predicate = true> <Delay = 0.00>

State 216 <SV = 189> <Delay = 2.77>
ST_216 : Operation 1368 [1/1] (0.00ns)   --->   "%newIndex16_cast = zext i7 %newIndex7 to i64" [Group_5/sample.c:1888]   --->   Operation 1368 'zext' 'newIndex16_cast' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1369 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_56 = getelementptr [64 x float]* @dense_15_kernel_arra, i64 0, i64 %newIndex16_cast" [Group_5/sample.c:1888]   --->   Operation 1369 'getelementptr' 'dense_15_kernel_arra_56' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1370 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_57 = load float* %dense_15_kernel_arra_56, align 4" [Group_5/sample.c:1888]   --->   Operation 1370 'load' 'dense_15_kernel_arra_57' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_216 : Operation 1371 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_58 = getelementptr [64 x float]* @dense_15_kernel_arra_7, i64 0, i64 %newIndex16_cast" [Group_5/sample.c:1888]   --->   Operation 1371 'getelementptr' 'dense_15_kernel_arra_58' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1372 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_59 = load float* %dense_15_kernel_arra_58, align 4" [Group_5/sample.c:1888]   --->   Operation 1372 'load' 'dense_15_kernel_arra_59' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_216 : Operation 1373 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_60 = getelementptr [64 x float]* @dense_15_kernel_arra_6, i64 0, i64 %newIndex16_cast" [Group_5/sample.c:1888]   --->   Operation 1373 'getelementptr' 'dense_15_kernel_arra_60' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1374 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_61 = load float* %dense_15_kernel_arra_60, align 4" [Group_5/sample.c:1888]   --->   Operation 1374 'load' 'dense_15_kernel_arra_61' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_216 : Operation 1375 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_62 = getelementptr [64 x float]* @dense_15_kernel_arra_5, i64 0, i64 %newIndex16_cast" [Group_5/sample.c:1888]   --->   Operation 1375 'getelementptr' 'dense_15_kernel_arra_62' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1376 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_63 = load float* %dense_15_kernel_arra_62, align 4" [Group_5/sample.c:1888]   --->   Operation 1376 'load' 'dense_15_kernel_arra_63' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_216 : Operation 1377 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_64 = getelementptr [64 x float]* @dense_15_kernel_arra_4, i64 0, i64 %newIndex16_cast" [Group_5/sample.c:1888]   --->   Operation 1377 'getelementptr' 'dense_15_kernel_arra_64' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1378 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_65 = load float* %dense_15_kernel_arra_64, align 4" [Group_5/sample.c:1888]   --->   Operation 1378 'load' 'dense_15_kernel_arra_65' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 217 <SV = 190> <Delay = 4.31>
ST_217 : Operation 1379 [1/1] (0.00ns)   --->   "%newIndex15_cast = zext i4 %newIndex6 to i64" [Group_5/sample.c:1886]   --->   Operation 1379 'zext' 'newIndex15_cast' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1380 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1886]   --->   Operation 1380 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1381 [2/2] (1.75ns)   --->   "%A_load_5 = load float* %A_addr_5, align 4" [Group_5/sample.c:1886]   --->   Operation 1381 'load' 'A_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_217 : Operation 1382 [1/1] (0.00ns)   --->   "%A8_addr_2 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1886]   --->   Operation 1382 'getelementptr' 'A8_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1383 [2/2] (1.75ns)   --->   "%A8_load_2 = load float* %A8_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1383 'load' 'A8_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_217 : Operation 1384 [1/1] (0.00ns)   --->   "%A9_addr_2 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1886]   --->   Operation 1384 'getelementptr' 'A9_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1385 [2/2] (1.75ns)   --->   "%A9_load_2 = load float* %A9_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1385 'load' 'A9_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_217 : Operation 1386 [1/1] (0.00ns)   --->   "%A10_addr_2 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1886]   --->   Operation 1386 'getelementptr' 'A10_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1387 [2/2] (1.75ns)   --->   "%A10_load_2 = load float* %A10_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1387 'load' 'A10_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_217 : Operation 1388 [1/1] (0.00ns)   --->   "%A11_addr_2 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1886]   --->   Operation 1388 'getelementptr' 'A11_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1389 [2/2] (1.75ns)   --->   "%A11_load_2 = load float* %A11_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1389 'load' 'A11_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_217 : Operation 1390 [1/1] (0.00ns)   --->   "%A12_addr_2 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1886]   --->   Operation 1390 'getelementptr' 'A12_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1391 [2/2] (1.75ns)   --->   "%A12_load_2 = load float* %A12_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1391 'load' 'A12_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_217 : Operation 1392 [1/1] (0.00ns)   --->   "%A13_addr_2 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1886]   --->   Operation 1392 'getelementptr' 'A13_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1393 [2/2] (1.75ns)   --->   "%A13_load_2 = load float* %A13_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1393 'load' 'A13_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_217 : Operation 1394 [1/1] (0.00ns)   --->   "%A14_addr_2 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1886]   --->   Operation 1394 'getelementptr' 'A14_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1395 [2/2] (1.75ns)   --->   "%A14_load_2 = load float* %A14_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1395 'load' 'A14_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_217 : Operation 1396 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_57 = load float* %dense_15_kernel_arra_56, align 4" [Group_5/sample.c:1888]   --->   Operation 1396 'load' 'dense_15_kernel_arra_57' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_217 : Operation 1397 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_59 = load float* %dense_15_kernel_arra_58, align 4" [Group_5/sample.c:1888]   --->   Operation 1397 'load' 'dense_15_kernel_arra_59' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_217 : Operation 1398 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_61 = load float* %dense_15_kernel_arra_60, align 4" [Group_5/sample.c:1888]   --->   Operation 1398 'load' 'dense_15_kernel_arra_61' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_217 : Operation 1399 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_63 = load float* %dense_15_kernel_arra_62, align 4" [Group_5/sample.c:1888]   --->   Operation 1399 'load' 'dense_15_kernel_arra_63' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_217 : Operation 1400 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_65 = load float* %dense_15_kernel_arra_64, align 4" [Group_5/sample.c:1888]   --->   Operation 1400 'load' 'dense_15_kernel_arra_65' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_217 : Operation 1401 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_66 = getelementptr [64 x float]* @dense_15_kernel_arra_3, i64 0, i64 %newIndex16_cast" [Group_5/sample.c:1888]   --->   Operation 1401 'getelementptr' 'dense_15_kernel_arra_66' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1402 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_67 = load float* %dense_15_kernel_arra_66, align 4" [Group_5/sample.c:1888]   --->   Operation 1402 'load' 'dense_15_kernel_arra_67' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_217 : Operation 1403 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_68 = getelementptr [64 x float]* @dense_15_kernel_arra_2, i64 0, i64 %newIndex16_cast" [Group_5/sample.c:1888]   --->   Operation 1403 'getelementptr' 'dense_15_kernel_arra_68' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1404 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_69 = load float* %dense_15_kernel_arra_68, align 4" [Group_5/sample.c:1888]   --->   Operation 1404 'load' 'dense_15_kernel_arra_69' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_217 : Operation 1405 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_70 = getelementptr [64 x float]* @dense_15_kernel_arra_1, i64 0, i64 %newIndex16_cast" [Group_5/sample.c:1888]   --->   Operation 1405 'getelementptr' 'dense_15_kernel_arra_70' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1406 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_71 = load float* %dense_15_kernel_arra_70, align 4" [Group_5/sample.c:1888]   --->   Operation 1406 'load' 'dense_15_kernel_arra_71' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_217 : Operation 1407 [1/1] (1.00ns)   --->   "%sel_tmp_i2 = icmp eq i3 %tmp_181, 0"   --->   Operation 1407 'icmp' 'sel_tmp_i2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i2)   --->   "%sel_tmp1_i2 = select i1 %sel_tmp_i2, float %dense_15_kernel_arra_59, float %dense_15_kernel_arra_57" [Group_5/sample.c:1888]   --->   Operation 1408 'select' 'sel_tmp1_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1409 [1/1] (1.00ns)   --->   "%sel_tmp2_i2 = icmp eq i3 %tmp_181, 1"   --->   Operation 1409 'icmp' 'sel_tmp2_i2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1410 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp3_i2 = select i1 %sel_tmp2_i2, float %dense_15_kernel_arra_61, float %sel_tmp1_i2" [Group_5/sample.c:1888]   --->   Operation 1410 'select' 'sel_tmp3_i2' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1411 [1/1] (1.00ns)   --->   "%sel_tmp4_i2 = icmp eq i3 %tmp_181, 2"   --->   Operation 1411 'icmp' 'sel_tmp4_i2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i2)   --->   "%sel_tmp5_i2 = select i1 %sel_tmp4_i2, float %dense_15_kernel_arra_63, float %sel_tmp3_i2" [Group_5/sample.c:1888]   --->   Operation 1412 'select' 'sel_tmp5_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1413 [1/1] (1.00ns)   --->   "%sel_tmp6_i2 = icmp eq i3 %tmp_181, 3"   --->   Operation 1413 'icmp' 'sel_tmp6_i2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1414 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp7_i2 = select i1 %sel_tmp6_i2, float %dense_15_kernel_arra_65, float %sel_tmp5_i2" [Group_5/sample.c:1888]   --->   Operation 1414 'select' 'sel_tmp7_i2' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 218 <SV = 191> <Delay = 4.31>
ST_218 : Operation 1415 [1/1] (0.00ns)   --->   "%arrayNo7 = zext i3 %arrayNo_trunc4 to i64" [Group_5/sample.c:1886]   --->   Operation 1415 'zext' 'arrayNo7' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1416 [1/2] (1.75ns)   --->   "%A_load_5 = load float* %A_addr_5, align 4" [Group_5/sample.c:1886]   --->   Operation 1416 'load' 'A_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_218 : Operation 1417 [1/2] (1.75ns)   --->   "%A8_load_2 = load float* %A8_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1417 'load' 'A8_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_218 : Operation 1418 [1/2] (1.75ns)   --->   "%A9_load_2 = load float* %A9_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1418 'load' 'A9_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_218 : Operation 1419 [1/2] (1.75ns)   --->   "%A10_load_2 = load float* %A10_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1419 'load' 'A10_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_218 : Operation 1420 [1/2] (1.75ns)   --->   "%A11_load_2 = load float* %A11_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1420 'load' 'A11_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_218 : Operation 1421 [1/2] (1.75ns)   --->   "%A12_load_2 = load float* %A12_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1421 'load' 'A12_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_218 : Operation 1422 [1/2] (1.75ns)   --->   "%A13_load_2 = load float* %A13_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1422 'load' 'A13_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_218 : Operation 1423 [1/2] (1.75ns)   --->   "%A14_load_2 = load float* %A14_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1423 'load' 'A14_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_218 : Operation 1424 [1/1] (1.83ns)   --->   "%tmp_125 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_5, float %A8_load_2, float %A9_load_2, float %A10_load_2, float %A11_load_2, float %A12_load_2, float %A13_load_2, float %A14_load_2, i64 %arrayNo7)" [Group_5/sample.c:1886]   --->   Operation 1424 'mux' 'tmp_125' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1425 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_67 = load float* %dense_15_kernel_arra_66, align 4" [Group_5/sample.c:1888]   --->   Operation 1425 'load' 'dense_15_kernel_arra_67' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_218 : Operation 1426 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_69 = load float* %dense_15_kernel_arra_68, align 4" [Group_5/sample.c:1888]   --->   Operation 1426 'load' 'dense_15_kernel_arra_69' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_218 : Operation 1427 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_71 = load float* %dense_15_kernel_arra_70, align 4" [Group_5/sample.c:1888]   --->   Operation 1427 'load' 'dense_15_kernel_arra_71' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_218 : Operation 1428 [1/1] (1.00ns)   --->   "%sel_tmp8_i2 = icmp eq i3 %tmp_181, -4"   --->   Operation 1428 'icmp' 'sel_tmp8_i2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i2)   --->   "%sel_tmp9_i2 = select i1 %sel_tmp8_i2, float %dense_15_kernel_arra_67, float %sel_tmp7_i2" [Group_5/sample.c:1888]   --->   Operation 1429 'select' 'sel_tmp9_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_218 : Operation 1430 [1/1] (1.00ns)   --->   "%sel_tmp10_i2 = icmp eq i3 %tmp_181, -3"   --->   Operation 1430 'icmp' 'sel_tmp10_i2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1431 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp11_i2 = select i1 %sel_tmp10_i2, float %dense_15_kernel_arra_69, float %sel_tmp9_i2" [Group_5/sample.c:1888]   --->   Operation 1431 'select' 'sel_tmp11_i2' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_218 : Operation 1432 [1/1] (1.00ns)   --->   "%sel_tmp12_i2 = icmp eq i3 %tmp_181, -2"   --->   Operation 1432 'icmp' 'sel_tmp12_i2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1433 [1/1] (0.77ns) (out node of the LUT)   --->   "%UnifiedRetVal_i2 = select i1 %sel_tmp12_i2, float %dense_15_kernel_arra_71, float %sel_tmp11_i2" [Group_5/sample.c:1888]   --->   Operation 1433 'select' 'UnifiedRetVal_i2' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 219 <SV = 192> <Delay = 3.65>
ST_219 : Operation 1434 [5/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_125, %UnifiedRetVal_i2" [Group_5/sample.c:1903]   --->   Operation 1434 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 193> <Delay = 3.65>
ST_220 : Operation 1435 [4/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_125, %UnifiedRetVal_i2" [Group_5/sample.c:1903]   --->   Operation 1435 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 194> <Delay = 3.65>
ST_221 : Operation 1436 [3/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_125, %UnifiedRetVal_i2" [Group_5/sample.c:1903]   --->   Operation 1436 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 195> <Delay = 3.65>
ST_222 : Operation 1437 [2/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_125, %UnifiedRetVal_i2" [Group_5/sample.c:1903]   --->   Operation 1437 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 196> <Delay = 3.65>
ST_223 : Operation 1438 [1/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_125, %UnifiedRetVal_i2" [Group_5/sample.c:1903]   --->   Operation 1438 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1439 [1/1] (1.35ns)   --->   "br label %87" [Group_5/sample.c:1891]   --->   Operation 1439 'br' <Predicate = true> <Delay = 1.35>

State 224 <SV = 197> <Delay = 4.14>
ST_224 : Operation 1440 [1/1] (0.00ns)   --->   "%i_2 = phi i64 [ 0, %86 ], [ %i_33_2_7, %124 ]" [Group_5/sample.c:1891]   --->   Operation 1440 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1441 [1/1] (0.00ns)   --->   "%j_1_2 = phi i6 [ %j_1_lcssa_1, %86 ], [ 16, %124 ]"   --->   Operation 1441 'phi' 'j_1_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1442 [1/1] (0.00ns)   --->   "%inneridx_1_2 = phi i64 [ %inneridx_1_lcssa_1, %86 ], [ %tmp_193, %124 ]" [Group_5/sample.c:1894]   --->   Operation 1442 'phi' 'inneridx_1_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1443 [1/1] (0.00ns)   --->   "%sum_1_2 = phi float [ %sum_1_lcssa_1, %86 ], [ %sum_2_2_7, %124 ]" [Group_5/sample.c:1903]   --->   Operation 1443 'phi' 'sum_1_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1444 [1/1] (2.34ns)   --->   "%exitcond1_2 = icmp eq i64 %i_2, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1444 'icmp' 'exitcond1_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1445 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2, label %128, label %90" [Group_5/sample.c:1891]   --->   Operation 1445 'br' <Predicate = true> <Delay = 1.80>
ST_224 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_183 = shl i64 %i_2, 5" [Group_5/sample.c:1894]   --->   Operation 1446 'shl' 'tmp_183' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_224 : Operation 1447 [1/1] (1.35ns)   --->   "br label %91" [Group_5/sample.c:1898]   --->   Operation 1447 'br' <Predicate = (!exitcond1_2)> <Delay = 1.35>

State 225 <SV = 198> <Delay = 1.75>
ST_225 : Operation 1448 [1/1] (0.00ns)   --->   "%j_2_2 = phi i5 [ 0, %90 ], [ %tmp_37_2, %92 ]" [Group_5/sample.c:1898]   --->   Operation 1448 'phi' 'j_2_2' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1449 [1/1] (1.21ns)   --->   "%exitcond_2 = icmp eq i5 %j_2_2, -16" [Group_5/sample.c:1898]   --->   Operation 1449 'icmp' 'exitcond_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1450 [1/1] (1.54ns)   --->   "%tmp_37_2 = add i5 %j_2_2, 1" [Group_5/sample.c:1898]   --->   Operation 1450 'add' 'tmp_37_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1451 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %88, label %92" [Group_5/sample.c:1898]   --->   Operation 1451 'br' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1452 [1/1] (0.00ns)   --->   "%j_2_2_cast = zext i5 %j_2_2 to i64" [Group_5/sample.c:1898]   --->   Operation 1452 'zext' 'j_2_2_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_225 : Operation 1453 [1/1] (0.00ns)   --->   "%d_addr_16 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_2_cast" [Group_5/sample.c:1901]   --->   Operation 1453 'getelementptr' 'd_addr_16' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_225 : Operation 1454 [2/2] (1.75ns)   --->   "%d_load_16 = load float* %d_addr_16, align 4" [Group_5/sample.c:1901]   --->   Operation 1454 'load' 'd_load_16' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 226 <SV = 199> <Delay = 1.75>
ST_226 : Operation 1455 [1/2] (1.75ns)   --->   "%d_load_16 = load float* %d_addr_16, align 4" [Group_5/sample.c:1901]   --->   Operation 1455 'load' 'd_load_16' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 227 <SV = 200> <Delay = 3.51>
ST_227 : Operation 1456 [9/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_16, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1456 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 201> <Delay = 3.51>
ST_228 : Operation 1457 [8/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_16, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1457 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 202> <Delay = 3.51>
ST_229 : Operation 1458 [7/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_16, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1458 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 203> <Delay = 3.51>
ST_230 : Operation 1459 [6/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_16, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1459 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 204> <Delay = 3.51>
ST_231 : Operation 1460 [5/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_16, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1460 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 205> <Delay = 3.51>
ST_232 : Operation 1461 [4/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_16, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1461 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 206> <Delay = 3.51>
ST_233 : Operation 1462 [3/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_16, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1462 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 207> <Delay = 3.51>
ST_234 : Operation 1463 [2/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_16, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1463 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 208> <Delay = 3.51>
ST_235 : Operation 1464 [1/1] (0.00ns)   --->   "%sum_2_2 = phi float [ %sum_1_2, %90 ], [ %sum_4_2, %92 ]" [Group_5/sample.c:1903]   --->   Operation 1464 'phi' 'sum_2_2' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1465 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1465 'speclooptripcount' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1466 'specregionbegin' 'tmp_104' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_235 : Operation 1467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1467 'specpipeline' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_235 : Operation 1468 [1/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_16, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1468 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1469 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_104)" [Group_5/sample.c:1904]   --->   Operation 1469 'specregionend' 'empty_128' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_235 : Operation 1470 [1/1] (0.00ns)   --->   "br label %91" [Group_5/sample.c:1898]   --->   Operation 1470 'br' <Predicate = (!exitcond_2)> <Delay = 0.00>

State 236 <SV = 209> <Delay = 4.14>
ST_236 : Operation 1471 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch127 [
    i4 0, label %branch120
    i4 1, label %branch121
    i4 2, label %branch122
    i4 3, label %branch123
    i4 4, label %branch124
    i4 5, label %branch125
    i4 6, label %branch126
  ]" [Group_5/sample.c:1905]   --->   Operation 1471 'switch' <Predicate = true> <Delay = 1.21>
ST_236 : Operation 1472 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1472 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_236 : Operation 1473 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1473 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1474 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1474 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_236 : Operation 1475 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1475 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1476 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1476 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_236 : Operation 1477 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1477 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1478 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1478 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_236 : Operation 1479 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1479 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1480 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1480 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_236 : Operation 1481 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1481 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1482 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1482 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_236 : Operation 1483 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1483 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1484 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1484 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_236 : Operation 1485 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1485 'br' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1486 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1486 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_236 : Operation 1487 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1487 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1488 [1/1] (0.00ns)   --->   "%i_33_2_s = or i64 %i_2, 1" [Group_5/sample.c:1891]   --->   Operation 1488 'or' 'i_33_2_s' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1489 [1/1] (2.34ns)   --->   "%exitcond1_2_1 = icmp eq i64 %i_33_2_s, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1489 'icmp' 'exitcond1_2_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1490 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_1, label %128, label %95" [Group_5/sample.c:1891]   --->   Operation 1490 'br' <Predicate = true> <Delay = 1.80>
ST_236 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_184 = shl i64 %i_33_2_s, 5" [Group_5/sample.c:1894]   --->   Operation 1491 'shl' 'tmp_184' <Predicate = (!exitcond1_2_1)> <Delay = 0.00>
ST_236 : Operation 1492 [1/1] (1.35ns)   --->   "br label %96" [Group_5/sample.c:1898]   --->   Operation 1492 'br' <Predicate = (!exitcond1_2_1)> <Delay = 1.35>

State 237 <SV = 210> <Delay = 1.75>
ST_237 : Operation 1493 [1/1] (0.00ns)   --->   "%j_2_2_1 = phi i5 [ 0, %95 ], [ %tmp_37_2_1, %97 ]" [Group_5/sample.c:1898]   --->   Operation 1493 'phi' 'j_2_2_1' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1494 [1/1] (1.21ns)   --->   "%exitcond_2_1 = icmp eq i5 %j_2_2_1, -16" [Group_5/sample.c:1898]   --->   Operation 1494 'icmp' 'exitcond_2_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1495 [1/1] (1.54ns)   --->   "%tmp_37_2_1 = add i5 %j_2_2_1, 1" [Group_5/sample.c:1898]   --->   Operation 1495 'add' 'tmp_37_2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1496 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_1, label %93, label %97" [Group_5/sample.c:1898]   --->   Operation 1496 'br' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1497 [1/1] (0.00ns)   --->   "%j_2_2_1_cast = zext i5 %j_2_2_1 to i64" [Group_5/sample.c:1898]   --->   Operation 1497 'zext' 'j_2_2_1_cast' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_237 : Operation 1498 [1/1] (0.00ns)   --->   "%d_addr_17 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_2_1_cast" [Group_5/sample.c:1901]   --->   Operation 1498 'getelementptr' 'd_addr_17' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_237 : Operation 1499 [2/2] (1.75ns)   --->   "%d_load_17 = load float* %d_addr_17, align 4" [Group_5/sample.c:1901]   --->   Operation 1499 'load' 'd_load_17' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 238 <SV = 211> <Delay = 1.75>
ST_238 : Operation 1500 [1/2] (1.75ns)   --->   "%d_load_17 = load float* %d_addr_17, align 4" [Group_5/sample.c:1901]   --->   Operation 1500 'load' 'd_load_17' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 239 <SV = 212> <Delay = 3.51>
ST_239 : Operation 1501 [9/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_17, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1501 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 213> <Delay = 3.51>
ST_240 : Operation 1502 [8/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_17, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1502 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 214> <Delay = 3.51>
ST_241 : Operation 1503 [7/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_17, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1503 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 215> <Delay = 3.51>
ST_242 : Operation 1504 [6/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_17, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1504 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 216> <Delay = 3.51>
ST_243 : Operation 1505 [5/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_17, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1505 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 217> <Delay = 3.51>
ST_244 : Operation 1506 [4/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_17, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1506 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 218> <Delay = 3.51>
ST_245 : Operation 1507 [3/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_17, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1507 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 219> <Delay = 3.51>
ST_246 : Operation 1508 [2/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_17, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1508 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 220> <Delay = 3.51>
ST_247 : Operation 1509 [1/1] (0.00ns)   --->   "%sum_2_2_1 = phi float [ %sum_2_2, %95 ], [ %sum_4_2_1, %97 ]" [Group_5/sample.c:1903]   --->   Operation 1509 'phi' 'sum_2_2_1' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1510 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1510 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1511 'specregionbegin' 'tmp_105' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_247 : Operation 1512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1512 'specpipeline' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_247 : Operation 1513 [1/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_17, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1513 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1514 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_105)" [Group_5/sample.c:1904]   --->   Operation 1514 'specregionend' 'empty_130' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_247 : Operation 1515 [1/1] (0.00ns)   --->   "br label %96" [Group_5/sample.c:1898]   --->   Operation 1515 'br' <Predicate = (!exitcond_2_1)> <Delay = 0.00>

State 248 <SV = 221> <Delay = 4.14>
ST_248 : Operation 1516 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch119 [
    i4 0, label %branch112
    i4 1, label %branch113
    i4 2, label %branch114
    i4 3, label %branch115
    i4 4, label %branch116
    i4 5, label %branch117
    i4 6, label %branch118
  ]" [Group_5/sample.c:1905]   --->   Operation 1516 'switch' <Predicate = true> <Delay = 1.21>
ST_248 : Operation 1517 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1517 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_248 : Operation 1518 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1518 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1519 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1519 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_248 : Operation 1520 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1520 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1521 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1521 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_248 : Operation 1522 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1522 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1523 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1523 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_248 : Operation 1524 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1524 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1525 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1525 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_248 : Operation 1526 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1526 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1527 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1527 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_248 : Operation 1528 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1528 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1529 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1529 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_248 : Operation 1530 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1530 'br' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 1531 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1531 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_248 : Operation 1532 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1532 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1533 [1/1] (0.00ns)   --->   "%i_33_2_8 = or i64 %i_2, 2" [Group_5/sample.c:1891]   --->   Operation 1533 'or' 'i_33_2_8' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 1534 [1/1] (2.34ns)   --->   "%exitcond1_2_2 = icmp eq i64 %i_33_2_8, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1534 'icmp' 'exitcond1_2_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1535 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_2, label %128, label %100" [Group_5/sample.c:1891]   --->   Operation 1535 'br' <Predicate = true> <Delay = 1.80>
ST_248 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_185 = shl i64 %i_33_2_8, 5" [Group_5/sample.c:1894]   --->   Operation 1536 'shl' 'tmp_185' <Predicate = (!exitcond1_2_2)> <Delay = 0.00>
ST_248 : Operation 1537 [1/1] (1.35ns)   --->   "br label %101" [Group_5/sample.c:1898]   --->   Operation 1537 'br' <Predicate = (!exitcond1_2_2)> <Delay = 1.35>

State 249 <SV = 222> <Delay = 1.75>
ST_249 : Operation 1538 [1/1] (0.00ns)   --->   "%j_2_2_2 = phi i5 [ 0, %100 ], [ %tmp_37_2_2, %102 ]" [Group_5/sample.c:1898]   --->   Operation 1538 'phi' 'j_2_2_2' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1539 [1/1] (1.21ns)   --->   "%exitcond_2_2 = icmp eq i5 %j_2_2_2, -16" [Group_5/sample.c:1898]   --->   Operation 1539 'icmp' 'exitcond_2_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1540 [1/1] (1.54ns)   --->   "%tmp_37_2_2 = add i5 %j_2_2_2, 1" [Group_5/sample.c:1898]   --->   Operation 1540 'add' 'tmp_37_2_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1541 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_2, label %98, label %102" [Group_5/sample.c:1898]   --->   Operation 1541 'br' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1542 [1/1] (0.00ns)   --->   "%j_2_2_2_cast = zext i5 %j_2_2_2 to i64" [Group_5/sample.c:1898]   --->   Operation 1542 'zext' 'j_2_2_2_cast' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_249 : Operation 1543 [1/1] (0.00ns)   --->   "%d_addr_18 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_2_2_cast" [Group_5/sample.c:1901]   --->   Operation 1543 'getelementptr' 'd_addr_18' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_249 : Operation 1544 [2/2] (1.75ns)   --->   "%d_load_18 = load float* %d_addr_18, align 4" [Group_5/sample.c:1901]   --->   Operation 1544 'load' 'd_load_18' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 250 <SV = 223> <Delay = 1.75>
ST_250 : Operation 1545 [1/2] (1.75ns)   --->   "%d_load_18 = load float* %d_addr_18, align 4" [Group_5/sample.c:1901]   --->   Operation 1545 'load' 'd_load_18' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 251 <SV = 224> <Delay = 3.51>
ST_251 : Operation 1546 [9/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_18, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1546 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 225> <Delay = 3.51>
ST_252 : Operation 1547 [8/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_18, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1547 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 226> <Delay = 3.51>
ST_253 : Operation 1548 [7/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_18, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1548 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 227> <Delay = 3.51>
ST_254 : Operation 1549 [6/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_18, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1549 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 228> <Delay = 3.51>
ST_255 : Operation 1550 [5/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_18, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1550 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 229> <Delay = 3.51>
ST_256 : Operation 1551 [4/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_18, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1551 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 230> <Delay = 3.51>
ST_257 : Operation 1552 [3/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_18, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1552 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 231> <Delay = 3.51>
ST_258 : Operation 1553 [2/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_18, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1553 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 232> <Delay = 3.51>
ST_259 : Operation 1554 [1/1] (0.00ns)   --->   "%sum_2_2_2 = phi float [ %sum_2_2_1, %100 ], [ %sum_4_2_2, %102 ]" [Group_5/sample.c:1903]   --->   Operation 1554 'phi' 'sum_2_2_2' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1555 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1555 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1556 'specregionbegin' 'tmp_106' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_259 : Operation 1557 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1557 'specpipeline' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_259 : Operation 1558 [1/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_18, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1558 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1559 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_106)" [Group_5/sample.c:1904]   --->   Operation 1559 'specregionend' 'empty_132' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_259 : Operation 1560 [1/1] (0.00ns)   --->   "br label %101" [Group_5/sample.c:1898]   --->   Operation 1560 'br' <Predicate = (!exitcond_2_2)> <Delay = 0.00>

State 260 <SV = 233> <Delay = 4.14>
ST_260 : Operation 1561 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch111 [
    i4 0, label %branch104
    i4 1, label %branch105
    i4 2, label %branch106
    i4 3, label %branch107
    i4 4, label %branch108
    i4 5, label %branch109
    i4 6, label %branch110
  ]" [Group_5/sample.c:1905]   --->   Operation 1561 'switch' <Predicate = true> <Delay = 1.21>
ST_260 : Operation 1562 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1562 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_260 : Operation 1563 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1563 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1564 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1564 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_260 : Operation 1565 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1565 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1566 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1566 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_260 : Operation 1567 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1567 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1568 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1568 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_260 : Operation 1569 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1569 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1570 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1570 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_260 : Operation 1571 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1571 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1572 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1572 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_260 : Operation 1573 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1573 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1574 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1574 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_260 : Operation 1575 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1575 'br' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1576 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1576 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_260 : Operation 1577 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1577 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1578 [1/1] (0.00ns)   --->   "%i_33_2_9 = or i64 %i_2, 3" [Group_5/sample.c:1891]   --->   Operation 1578 'or' 'i_33_2_9' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1579 [1/1] (2.34ns)   --->   "%exitcond1_2_3 = icmp eq i64 %i_33_2_9, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1579 'icmp' 'exitcond1_2_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1580 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_3, label %128, label %105" [Group_5/sample.c:1891]   --->   Operation 1580 'br' <Predicate = true> <Delay = 1.80>
ST_260 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_186 = shl i64 %i_33_2_9, 5" [Group_5/sample.c:1894]   --->   Operation 1581 'shl' 'tmp_186' <Predicate = (!exitcond1_2_3)> <Delay = 0.00>
ST_260 : Operation 1582 [1/1] (1.35ns)   --->   "br label %106" [Group_5/sample.c:1898]   --->   Operation 1582 'br' <Predicate = (!exitcond1_2_3)> <Delay = 1.35>

State 261 <SV = 234> <Delay = 1.75>
ST_261 : Operation 1583 [1/1] (0.00ns)   --->   "%j_2_2_3 = phi i5 [ 0, %105 ], [ %tmp_37_2_3, %107 ]" [Group_5/sample.c:1898]   --->   Operation 1583 'phi' 'j_2_2_3' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1584 [1/1] (1.21ns)   --->   "%exitcond_2_3 = icmp eq i5 %j_2_2_3, -16" [Group_5/sample.c:1898]   --->   Operation 1584 'icmp' 'exitcond_2_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1585 [1/1] (1.54ns)   --->   "%tmp_37_2_3 = add i5 %j_2_2_3, 1" [Group_5/sample.c:1898]   --->   Operation 1585 'add' 'tmp_37_2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1586 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_3, label %103, label %107" [Group_5/sample.c:1898]   --->   Operation 1586 'br' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1587 [1/1] (0.00ns)   --->   "%j_2_2_3_cast = zext i5 %j_2_2_3 to i64" [Group_5/sample.c:1898]   --->   Operation 1587 'zext' 'j_2_2_3_cast' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_261 : Operation 1588 [1/1] (0.00ns)   --->   "%d_addr_19 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_2_3_cast" [Group_5/sample.c:1901]   --->   Operation 1588 'getelementptr' 'd_addr_19' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_261 : Operation 1589 [2/2] (1.75ns)   --->   "%d_load_19 = load float* %d_addr_19, align 4" [Group_5/sample.c:1901]   --->   Operation 1589 'load' 'd_load_19' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 262 <SV = 235> <Delay = 1.75>
ST_262 : Operation 1590 [1/2] (1.75ns)   --->   "%d_load_19 = load float* %d_addr_19, align 4" [Group_5/sample.c:1901]   --->   Operation 1590 'load' 'd_load_19' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 263 <SV = 236> <Delay = 3.51>
ST_263 : Operation 1591 [9/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_19, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1591 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 237> <Delay = 3.51>
ST_264 : Operation 1592 [8/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_19, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1592 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 238> <Delay = 3.51>
ST_265 : Operation 1593 [7/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_19, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1593 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 239> <Delay = 3.51>
ST_266 : Operation 1594 [6/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_19, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1594 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 240> <Delay = 3.51>
ST_267 : Operation 1595 [5/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_19, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1595 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 241> <Delay = 3.51>
ST_268 : Operation 1596 [4/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_19, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1596 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 242> <Delay = 3.51>
ST_269 : Operation 1597 [3/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_19, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1597 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 243> <Delay = 3.51>
ST_270 : Operation 1598 [2/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_19, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1598 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 244> <Delay = 3.51>
ST_271 : Operation 1599 [1/1] (0.00ns)   --->   "%sum_2_2_3 = phi float [ %sum_2_2_2, %105 ], [ %sum_4_2_3, %107 ]" [Group_5/sample.c:1903]   --->   Operation 1599 'phi' 'sum_2_2_3' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1600 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1600 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1601 'specregionbegin' 'tmp_107' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_271 : Operation 1602 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1602 'specpipeline' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_271 : Operation 1603 [1/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_19, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1603 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1604 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_107)" [Group_5/sample.c:1904]   --->   Operation 1604 'specregionend' 'empty_134' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_271 : Operation 1605 [1/1] (0.00ns)   --->   "br label %106" [Group_5/sample.c:1898]   --->   Operation 1605 'br' <Predicate = (!exitcond_2_3)> <Delay = 0.00>

State 272 <SV = 245> <Delay = 4.14>
ST_272 : Operation 1606 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch103 [
    i4 0, label %branch96
    i4 1, label %branch97
    i4 2, label %branch98
    i4 3, label %branch99
    i4 4, label %branch100
    i4 5, label %branch101
    i4 6, label %branch102
  ]" [Group_5/sample.c:1905]   --->   Operation 1606 'switch' <Predicate = true> <Delay = 1.21>
ST_272 : Operation 1607 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1607 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_272 : Operation 1608 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1608 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1609 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1609 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_272 : Operation 1610 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1610 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1611 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1611 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_272 : Operation 1612 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1612 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1613 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1613 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_272 : Operation 1614 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1614 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1615 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1615 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_272 : Operation 1616 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1616 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1617 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1617 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_272 : Operation 1618 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1618 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1619 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1619 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_272 : Operation 1620 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1620 'br' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1621 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1621 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_272 : Operation 1622 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1622 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1623 [1/1] (0.00ns)   --->   "%i_33_2_1 = or i64 %i_2, 4" [Group_5/sample.c:1891]   --->   Operation 1623 'or' 'i_33_2_1' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1624 [1/1] (2.34ns)   --->   "%exitcond1_2_4 = icmp eq i64 %i_33_2_1, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1624 'icmp' 'exitcond1_2_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1625 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_4, label %128, label %110" [Group_5/sample.c:1891]   --->   Operation 1625 'br' <Predicate = true> <Delay = 1.80>
ST_272 : Operation 1626 [1/1] (0.00ns)   --->   "%tmp_187 = shl i64 %i_33_2_1, 5" [Group_5/sample.c:1894]   --->   Operation 1626 'shl' 'tmp_187' <Predicate = (!exitcond1_2_4)> <Delay = 0.00>
ST_272 : Operation 1627 [1/1] (1.35ns)   --->   "br label %111" [Group_5/sample.c:1898]   --->   Operation 1627 'br' <Predicate = (!exitcond1_2_4)> <Delay = 1.35>

State 273 <SV = 246> <Delay = 1.75>
ST_273 : Operation 1628 [1/1] (0.00ns)   --->   "%j_2_2_4 = phi i5 [ 0, %110 ], [ %tmp_37_2_4, %112 ]" [Group_5/sample.c:1898]   --->   Operation 1628 'phi' 'j_2_2_4' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1629 [1/1] (1.21ns)   --->   "%exitcond_2_4 = icmp eq i5 %j_2_2_4, -16" [Group_5/sample.c:1898]   --->   Operation 1629 'icmp' 'exitcond_2_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1630 [1/1] (1.54ns)   --->   "%tmp_37_2_4 = add i5 %j_2_2_4, 1" [Group_5/sample.c:1898]   --->   Operation 1630 'add' 'tmp_37_2_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1631 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_4, label %108, label %112" [Group_5/sample.c:1898]   --->   Operation 1631 'br' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1632 [1/1] (0.00ns)   --->   "%j_2_2_4_cast = zext i5 %j_2_2_4 to i64" [Group_5/sample.c:1898]   --->   Operation 1632 'zext' 'j_2_2_4_cast' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_273 : Operation 1633 [1/1] (0.00ns)   --->   "%d_addr_20 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_2_4_cast" [Group_5/sample.c:1901]   --->   Operation 1633 'getelementptr' 'd_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_273 : Operation 1634 [2/2] (1.75ns)   --->   "%d_load_20 = load float* %d_addr_20, align 4" [Group_5/sample.c:1901]   --->   Operation 1634 'load' 'd_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 274 <SV = 247> <Delay = 1.75>
ST_274 : Operation 1635 [1/2] (1.75ns)   --->   "%d_load_20 = load float* %d_addr_20, align 4" [Group_5/sample.c:1901]   --->   Operation 1635 'load' 'd_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 275 <SV = 248> <Delay = 3.51>
ST_275 : Operation 1636 [9/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_20, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1636 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 249> <Delay = 3.51>
ST_276 : Operation 1637 [8/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_20, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1637 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 250> <Delay = 3.51>
ST_277 : Operation 1638 [7/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_20, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1638 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 251> <Delay = 3.51>
ST_278 : Operation 1639 [6/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_20, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1639 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 252> <Delay = 3.51>
ST_279 : Operation 1640 [5/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_20, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1640 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 253> <Delay = 3.51>
ST_280 : Operation 1641 [4/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_20, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1641 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 254> <Delay = 3.51>
ST_281 : Operation 1642 [3/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_20, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1642 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 255> <Delay = 3.51>
ST_282 : Operation 1643 [2/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_20, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1643 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 256> <Delay = 3.51>
ST_283 : Operation 1644 [1/1] (0.00ns)   --->   "%sum_2_2_4 = phi float [ %sum_2_2_3, %110 ], [ %sum_4_2_4, %112 ]" [Group_5/sample.c:1903]   --->   Operation 1644 'phi' 'sum_2_2_4' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1645 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1645 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1646 'specregionbegin' 'tmp_108' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_283 : Operation 1647 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1647 'specpipeline' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_283 : Operation 1648 [1/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_20, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1648 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1649 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_108)" [Group_5/sample.c:1904]   --->   Operation 1649 'specregionend' 'empty_136' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_283 : Operation 1650 [1/1] (0.00ns)   --->   "br label %111" [Group_5/sample.c:1898]   --->   Operation 1650 'br' <Predicate = (!exitcond_2_4)> <Delay = 0.00>

State 284 <SV = 257> <Delay = 4.14>
ST_284 : Operation 1651 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch95 [
    i4 0, label %branch88
    i4 1, label %branch89
    i4 2, label %branch90
    i4 3, label %branch91
    i4 4, label %branch92
    i4 5, label %branch93
    i4 6, label %branch94
  ]" [Group_5/sample.c:1905]   --->   Operation 1651 'switch' <Predicate = true> <Delay = 1.21>
ST_284 : Operation 1652 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1652 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_284 : Operation 1653 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1653 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1654 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1654 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_284 : Operation 1655 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1655 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1656 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1656 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_284 : Operation 1657 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1657 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1658 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1658 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_284 : Operation 1659 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1659 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1660 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1660 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_284 : Operation 1661 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1661 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1662 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1662 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_284 : Operation 1663 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1663 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1664 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1664 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_284 : Operation 1665 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1665 'br' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1666 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1666 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_284 : Operation 1667 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1667 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1668 [1/1] (0.00ns)   --->   "%i_33_2_2 = or i64 %i_2, 5" [Group_5/sample.c:1891]   --->   Operation 1668 'or' 'i_33_2_2' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1669 [1/1] (2.34ns)   --->   "%exitcond1_2_5 = icmp eq i64 %i_33_2_2, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1669 'icmp' 'exitcond1_2_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1670 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_5, label %128, label %115" [Group_5/sample.c:1891]   --->   Operation 1670 'br' <Predicate = true> <Delay = 1.80>
ST_284 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_188 = shl i64 %i_33_2_2, 5" [Group_5/sample.c:1894]   --->   Operation 1671 'shl' 'tmp_188' <Predicate = (!exitcond1_2_5)> <Delay = 0.00>
ST_284 : Operation 1672 [1/1] (1.35ns)   --->   "br label %116" [Group_5/sample.c:1898]   --->   Operation 1672 'br' <Predicate = (!exitcond1_2_5)> <Delay = 1.35>

State 285 <SV = 258> <Delay = 1.75>
ST_285 : Operation 1673 [1/1] (0.00ns)   --->   "%j_2_2_5 = phi i5 [ 0, %115 ], [ %tmp_37_2_5, %117 ]" [Group_5/sample.c:1898]   --->   Operation 1673 'phi' 'j_2_2_5' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1674 [1/1] (1.21ns)   --->   "%exitcond_2_5 = icmp eq i5 %j_2_2_5, -16" [Group_5/sample.c:1898]   --->   Operation 1674 'icmp' 'exitcond_2_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 1675 [1/1] (1.54ns)   --->   "%tmp_37_2_5 = add i5 %j_2_2_5, 1" [Group_5/sample.c:1898]   --->   Operation 1675 'add' 'tmp_37_2_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 1676 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_5, label %113, label %117" [Group_5/sample.c:1898]   --->   Operation 1676 'br' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1677 [1/1] (0.00ns)   --->   "%j_2_2_5_cast = zext i5 %j_2_2_5 to i64" [Group_5/sample.c:1898]   --->   Operation 1677 'zext' 'j_2_2_5_cast' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_285 : Operation 1678 [1/1] (0.00ns)   --->   "%d_addr_21 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_2_5_cast" [Group_5/sample.c:1901]   --->   Operation 1678 'getelementptr' 'd_addr_21' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_285 : Operation 1679 [2/2] (1.75ns)   --->   "%d_load_21 = load float* %d_addr_21, align 4" [Group_5/sample.c:1901]   --->   Operation 1679 'load' 'd_load_21' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 286 <SV = 259> <Delay = 1.75>
ST_286 : Operation 1680 [1/2] (1.75ns)   --->   "%d_load_21 = load float* %d_addr_21, align 4" [Group_5/sample.c:1901]   --->   Operation 1680 'load' 'd_load_21' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 287 <SV = 260> <Delay = 3.51>
ST_287 : Operation 1681 [9/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_21, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1681 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 261> <Delay = 3.51>
ST_288 : Operation 1682 [8/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_21, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1682 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 262> <Delay = 3.51>
ST_289 : Operation 1683 [7/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_21, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1683 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 263> <Delay = 3.51>
ST_290 : Operation 1684 [6/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_21, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1684 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 264> <Delay = 3.51>
ST_291 : Operation 1685 [5/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_21, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1685 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 265> <Delay = 3.51>
ST_292 : Operation 1686 [4/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_21, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1686 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 266> <Delay = 3.51>
ST_293 : Operation 1687 [3/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_21, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1687 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 267> <Delay = 3.51>
ST_294 : Operation 1688 [2/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_21, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1688 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 268> <Delay = 3.51>
ST_295 : Operation 1689 [1/1] (0.00ns)   --->   "%sum_2_2_5 = phi float [ %sum_2_2_4, %115 ], [ %sum_4_2_5, %117 ]" [Group_5/sample.c:1903]   --->   Operation 1689 'phi' 'sum_2_2_5' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1690 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1690 'speclooptripcount' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1691 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1691 'specregionbegin' 'tmp_109' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_295 : Operation 1692 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1692 'specpipeline' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_295 : Operation 1693 [1/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_21, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1693 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 1694 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_109)" [Group_5/sample.c:1904]   --->   Operation 1694 'specregionend' 'empty_138' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_295 : Operation 1695 [1/1] (0.00ns)   --->   "br label %116" [Group_5/sample.c:1898]   --->   Operation 1695 'br' <Predicate = (!exitcond_2_5)> <Delay = 0.00>

State 296 <SV = 269> <Delay = 4.14>
ST_296 : Operation 1696 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch87 [
    i4 0, label %branch80
    i4 1, label %branch81
    i4 2, label %branch82
    i4 3, label %branch83
    i4 4, label %branch84
    i4 5, label %branch85
    i4 6, label %branch86
  ]" [Group_5/sample.c:1905]   --->   Operation 1696 'switch' <Predicate = true> <Delay = 1.21>
ST_296 : Operation 1697 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1697 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_296 : Operation 1698 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1698 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1699 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1699 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_296 : Operation 1700 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1700 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1701 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1701 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_296 : Operation 1702 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1702 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1703 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1703 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_296 : Operation 1704 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1704 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1705 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1705 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_296 : Operation 1706 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1706 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1707 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1707 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_296 : Operation 1708 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1708 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1709 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1709 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_296 : Operation 1710 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1710 'br' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 1711 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1711 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_296 : Operation 1712 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1712 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1713 [1/1] (0.00ns)   --->   "%i_33_2_3 = or i64 %i_2, 6" [Group_5/sample.c:1891]   --->   Operation 1713 'or' 'i_33_2_3' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 1714 [1/1] (2.34ns)   --->   "%exitcond1_2_6 = icmp eq i64 %i_33_2_3, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1714 'icmp' 'exitcond1_2_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1715 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_6, label %128, label %120" [Group_5/sample.c:1891]   --->   Operation 1715 'br' <Predicate = true> <Delay = 1.80>
ST_296 : Operation 1716 [1/1] (0.00ns)   --->   "%tmp_189 = shl i64 %i_33_2_3, 5" [Group_5/sample.c:1894]   --->   Operation 1716 'shl' 'tmp_189' <Predicate = (!exitcond1_2_6)> <Delay = 0.00>
ST_296 : Operation 1717 [1/1] (1.35ns)   --->   "br label %121" [Group_5/sample.c:1898]   --->   Operation 1717 'br' <Predicate = (!exitcond1_2_6)> <Delay = 1.35>

State 297 <SV = 270> <Delay = 1.75>
ST_297 : Operation 1718 [1/1] (0.00ns)   --->   "%j_2_2_6 = phi i5 [ 0, %120 ], [ %tmp_37_2_6, %122 ]" [Group_5/sample.c:1898]   --->   Operation 1718 'phi' 'j_2_2_6' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1719 [1/1] (1.21ns)   --->   "%exitcond_2_6 = icmp eq i5 %j_2_2_6, -16" [Group_5/sample.c:1898]   --->   Operation 1719 'icmp' 'exitcond_2_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1720 [1/1] (1.54ns)   --->   "%tmp_37_2_6 = add i5 %j_2_2_6, 1" [Group_5/sample.c:1898]   --->   Operation 1720 'add' 'tmp_37_2_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1721 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_6, label %118, label %122" [Group_5/sample.c:1898]   --->   Operation 1721 'br' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1722 [1/1] (0.00ns)   --->   "%j_2_2_6_cast = zext i5 %j_2_2_6 to i64" [Group_5/sample.c:1898]   --->   Operation 1722 'zext' 'j_2_2_6_cast' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_297 : Operation 1723 [1/1] (0.00ns)   --->   "%d_addr_22 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_2_6_cast" [Group_5/sample.c:1901]   --->   Operation 1723 'getelementptr' 'd_addr_22' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_297 : Operation 1724 [2/2] (1.75ns)   --->   "%d_load_22 = load float* %d_addr_22, align 4" [Group_5/sample.c:1901]   --->   Operation 1724 'load' 'd_load_22' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 298 <SV = 271> <Delay = 1.75>
ST_298 : Operation 1725 [1/2] (1.75ns)   --->   "%d_load_22 = load float* %d_addr_22, align 4" [Group_5/sample.c:1901]   --->   Operation 1725 'load' 'd_load_22' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 299 <SV = 272> <Delay = 3.51>
ST_299 : Operation 1726 [9/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_22, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1726 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 273> <Delay = 3.51>
ST_300 : Operation 1727 [8/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_22, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1727 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 274> <Delay = 3.51>
ST_301 : Operation 1728 [7/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_22, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1728 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 275> <Delay = 3.51>
ST_302 : Operation 1729 [6/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_22, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1729 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 276> <Delay = 3.51>
ST_303 : Operation 1730 [5/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_22, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1730 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 277> <Delay = 3.51>
ST_304 : Operation 1731 [4/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_22, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1731 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 278> <Delay = 3.51>
ST_305 : Operation 1732 [3/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_22, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1732 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 279> <Delay = 3.51>
ST_306 : Operation 1733 [2/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_22, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1733 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 280> <Delay = 3.51>
ST_307 : Operation 1734 [1/1] (0.00ns)   --->   "%sum_2_2_6 = phi float [ %sum_2_2_5, %120 ], [ %sum_4_2_6, %122 ]" [Group_5/sample.c:1903]   --->   Operation 1734 'phi' 'sum_2_2_6' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 1735 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1735 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 1736 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1736 'specregionbegin' 'tmp_110' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_307 : Operation 1737 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1737 'specpipeline' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_307 : Operation 1738 [1/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_22, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1738 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1739 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_110)" [Group_5/sample.c:1904]   --->   Operation 1739 'specregionend' 'empty_140' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_307 : Operation 1740 [1/1] (0.00ns)   --->   "br label %121" [Group_5/sample.c:1898]   --->   Operation 1740 'br' <Predicate = (!exitcond_2_6)> <Delay = 0.00>

State 308 <SV = 281> <Delay = 4.14>
ST_308 : Operation 1741 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch79 [
    i4 0, label %branch72
    i4 1, label %branch73
    i4 2, label %branch74
    i4 3, label %branch75
    i4 4, label %branch76
    i4 5, label %branch77
    i4 6, label %branch78
  ]" [Group_5/sample.c:1905]   --->   Operation 1741 'switch' <Predicate = true> <Delay = 1.21>
ST_308 : Operation 1742 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1742 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_308 : Operation 1743 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1743 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1744 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1744 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_308 : Operation 1745 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1745 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1746 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1746 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_308 : Operation 1747 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1747 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1748 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1748 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_308 : Operation 1749 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1749 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1750 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1750 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_308 : Operation 1751 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1751 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1752 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1752 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_308 : Operation 1753 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1753 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1754 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1754 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_308 : Operation 1755 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1755 'br' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1756 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1756 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_308 : Operation 1757 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1757 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1758 [1/1] (0.00ns)   --->   "%i_33_2_4 = or i64 %i_2, 7" [Group_5/sample.c:1891]   --->   Operation 1758 'or' 'i_33_2_4' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1759 [1/1] (2.34ns)   --->   "%exitcond1_2_7 = icmp eq i64 %i_33_2_4, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1759 'icmp' 'exitcond1_2_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1760 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_7, label %128, label %125" [Group_5/sample.c:1891]   --->   Operation 1760 'br' <Predicate = true> <Delay = 1.80>
ST_308 : Operation 1761 [1/1] (0.00ns)   --->   "%tmp_193 = shl i64 %i_33_2_4, 5" [Group_5/sample.c:1894]   --->   Operation 1761 'shl' 'tmp_193' <Predicate = (!exitcond1_2_7)> <Delay = 0.00>
ST_308 : Operation 1762 [1/1] (1.35ns)   --->   "br label %126" [Group_5/sample.c:1898]   --->   Operation 1762 'br' <Predicate = (!exitcond1_2_7)> <Delay = 1.35>

State 309 <SV = 282> <Delay = 1.75>
ST_309 : Operation 1763 [1/1] (0.00ns)   --->   "%j_2_2_7 = phi i5 [ 0, %125 ], [ %tmp_37_2_7, %127 ]" [Group_5/sample.c:1898]   --->   Operation 1763 'phi' 'j_2_2_7' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1764 [1/1] (1.21ns)   --->   "%exitcond_2_7 = icmp eq i5 %j_2_2_7, -16" [Group_5/sample.c:1898]   --->   Operation 1764 'icmp' 'exitcond_2_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1765 [1/1] (1.54ns)   --->   "%tmp_37_2_7 = add i5 %j_2_2_7, 1" [Group_5/sample.c:1898]   --->   Operation 1765 'add' 'tmp_37_2_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1766 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_7, label %123, label %127" [Group_5/sample.c:1898]   --->   Operation 1766 'br' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1767 [1/1] (0.00ns)   --->   "%j_2_2_7_cast = zext i5 %j_2_2_7 to i64" [Group_5/sample.c:1898]   --->   Operation 1767 'zext' 'j_2_2_7_cast' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_309 : Operation 1768 [1/1] (0.00ns)   --->   "%d_addr_23 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_2_7_cast" [Group_5/sample.c:1901]   --->   Operation 1768 'getelementptr' 'd_addr_23' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_309 : Operation 1769 [2/2] (1.75ns)   --->   "%d_load_23 = load float* %d_addr_23, align 4" [Group_5/sample.c:1901]   --->   Operation 1769 'load' 'd_load_23' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 310 <SV = 283> <Delay = 1.75>
ST_310 : Operation 1770 [1/2] (1.75ns)   --->   "%d_load_23 = load float* %d_addr_23, align 4" [Group_5/sample.c:1901]   --->   Operation 1770 'load' 'd_load_23' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 311 <SV = 284> <Delay = 3.51>
ST_311 : Operation 1771 [9/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_23, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1771 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 285> <Delay = 3.51>
ST_312 : Operation 1772 [8/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_23, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1772 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 286> <Delay = 3.51>
ST_313 : Operation 1773 [7/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_23, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1773 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 287> <Delay = 3.51>
ST_314 : Operation 1774 [6/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_23, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1774 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 288> <Delay = 3.51>
ST_315 : Operation 1775 [5/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_23, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1775 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 289> <Delay = 3.51>
ST_316 : Operation 1776 [4/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_23, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1776 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 290> <Delay = 3.51>
ST_317 : Operation 1777 [3/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_23, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1777 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 291> <Delay = 3.51>
ST_318 : Operation 1778 [2/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_23, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1778 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 292> <Delay = 3.51>
ST_319 : Operation 1779 [1/1] (0.00ns)   --->   "%sum_2_2_7 = phi float [ %sum_2_2_6, %125 ], [ %sum_4_2_7, %127 ]" [Group_5/sample.c:1903]   --->   Operation 1779 'phi' 'sum_2_2_7' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 1780 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1780 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1781 'specregionbegin' 'tmp_114' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_319 : Operation 1782 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1782 'specpipeline' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_319 : Operation 1783 [1/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_23, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1783 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 1784 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_114)" [Group_5/sample.c:1904]   --->   Operation 1784 'specregionend' 'empty_142' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_319 : Operation 1785 [1/1] (0.00ns)   --->   "br label %126" [Group_5/sample.c:1898]   --->   Operation 1785 'br' <Predicate = (!exitcond_2_7)> <Delay = 0.00>

State 320 <SV = 293> <Delay = 1.75>
ST_320 : Operation 1786 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch71 [
    i4 0, label %branch64
    i4 1, label %branch65
    i4 2, label %branch66
    i4 3, label %branch67
    i4 4, label %branch68
    i4 5, label %branch69
    i4 6, label %branch70
  ]" [Group_5/sample.c:1905]   --->   Operation 1786 'switch' <Predicate = true> <Delay = 1.21>
ST_320 : Operation 1787 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1787 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_320 : Operation 1788 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1788 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1789 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1789 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_320 : Operation 1790 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1790 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1791 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1791 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_320 : Operation 1792 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1792 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1793 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1793 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_320 : Operation 1794 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1794 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1795 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1795 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_320 : Operation 1796 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1796 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1797 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1797 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_320 : Operation 1798 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1798 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1799 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1799 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_320 : Operation 1800 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1800 'br' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 1801 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1801 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_320 : Operation 1802 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1802 'br' <Predicate = false> <Delay = 0.00>

State 321 <SV = 294> <Delay = 2.99>
ST_321 : Operation 1803 [1/1] (2.99ns)   --->   "%i_33_2_7 = add i64 %i_2, 8" [Group_5/sample.c:1891]   --->   Operation 1803 'add' 'i_33_2_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1804 [1/1] (0.00ns)   --->   "br label %87" [Group_5/sample.c:1891]   --->   Operation 1804 'br' <Predicate = true> <Delay = 0.00>

State 322 <SV = 282> <Delay = 1.73>
ST_322 : Operation 1805 [1/1] (0.00ns)   --->   "%sum_1_lcssa_2 = phi float [ %sum_1_2, %87 ], [ %sum_2_2, %89 ], [ %sum_2_2_1, %94 ], [ %sum_2_2_2, %99 ], [ %sum_2_2_3, %104 ], [ %sum_2_2_4, %109 ], [ %sum_2_2_5, %114 ], [ %sum_2_2_6, %119 ]" [Group_5/sample.c:1903]   --->   Operation 1805 'phi' 'sum_1_lcssa_2' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1806 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa_2 = phi i64 [ %inneridx_1_2, %87 ], [ %tmp_183, %89 ], [ %tmp_184, %94 ], [ %tmp_185, %99 ], [ %tmp_186, %104 ], [ %tmp_187, %109 ], [ %tmp_188, %114 ], [ %tmp_189, %119 ]" [Group_5/sample.c:1894]   --->   Operation 1806 'phi' 'inneridx_1_lcssa_2' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1807 [1/1] (0.00ns)   --->   "%j_1_lcssa_2 = phi i6 [ %j_1_2, %87 ], [ 16, %89 ], [ 16, %94 ], [ 16, %99 ], [ 16, %104 ], [ 16, %109 ], [ 16, %114 ], [ 16, %119 ]"   --->   Operation 1807 'phi' 'j_1_lcssa_2' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_190 = trunc i64 %inneridx_1_lcssa_2 to i7" [Group_5/sample.c:1886]   --->   Operation 1808 'trunc' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1809 [1/1] (0.00ns)   --->   "%j_1_lcssa_2_cast_cas = zext i6 %j_1_lcssa_2 to i10" [Group_5/sample.c:1886]   --->   Operation 1809 'zext' 'j_1_lcssa_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1810 [1/1] (0.00ns)   --->   "%k_2_5 = or i5 %tmp, 3" [Group_5/sample.c:1886]   --->   Operation 1810 'or' 'k_2_5' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1811 [1/1] (0.00ns)   --->   "%k_2_5_cast1 = zext i5 %k_2_5 to i7" [Group_5/sample.c:1886]   --->   Operation 1811 'zext' 'k_2_5_cast1' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc5)   --->   "%tmp_111 = or i3 %tmp_158, 3" [Group_5/sample.c:1886]   --->   Operation 1812 'or' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc5)   --->   "%tmp_191 = trunc i64 %inneridx_1_lcssa_2 to i3" [Group_5/sample.c:1894]   --->   Operation 1813 'trunc' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1814 [1/1] (1.66ns)   --->   "%sum3_3 = add i7 %tmp_190, %k_2_5_cast1" [Group_5/sample.c:1886]   --->   Operation 1814 'add' 'sum3_3' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 1815 [1/1] (1.34ns) (out node of the LUT)   --->   "%arrayNo_trunc5 = add i3 %tmp_111, %tmp_191" [Group_5/sample.c:1886]   --->   Operation 1815 'add' 'arrayNo_trunc5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 1816 [1/1] (0.00ns)   --->   "%newIndex8 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %sum3_3, i32 3, i32 6)" [Group_5/sample.c:1886]   --->   Operation 1816 'partselect' 'newIndex8' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_2_5, i4 0)" [Group_5/sample.c:1888]   --->   Operation 1817 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_3_cast_cast = zext i9 %tmp_3 to i10" [Group_5/sample.c:1888]   --->   Operation 1818 'zext' 'tmp_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_192 = trunc i6 %j_1_lcssa_2 to i3"   --->   Operation 1819 'trunc' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1820 [1/1] (1.73ns)   --->   "%sum6_3 = add i10 %tmp_3_cast_cast, %j_1_lcssa_2_cast_cas" [Group_5/sample.c:1888]   --->   Operation 1820 'add' 'sum6_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 1821 [1/1] (0.00ns)   --->   "%newIndex9 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sum6_3, i32 3, i32 9)" [Group_5/sample.c:1888]   --->   Operation 1821 'partselect' 'newIndex9' <Predicate = true> <Delay = 0.00>

State 323 <SV = 283> <Delay = 2.77>
ST_323 : Operation 1822 [1/1] (0.00ns)   --->   "%newIndex18_cast = zext i7 %newIndex9 to i64" [Group_5/sample.c:1888]   --->   Operation 1822 'zext' 'newIndex18_cast' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1823 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_72 = getelementptr [64 x float]* @dense_15_kernel_arra, i64 0, i64 %newIndex18_cast" [Group_5/sample.c:1888]   --->   Operation 1823 'getelementptr' 'dense_15_kernel_arra_72' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1824 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_73 = load float* %dense_15_kernel_arra_72, align 4" [Group_5/sample.c:1888]   --->   Operation 1824 'load' 'dense_15_kernel_arra_73' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_323 : Operation 1825 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_74 = getelementptr [64 x float]* @dense_15_kernel_arra_7, i64 0, i64 %newIndex18_cast" [Group_5/sample.c:1888]   --->   Operation 1825 'getelementptr' 'dense_15_kernel_arra_74' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1826 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_75 = load float* %dense_15_kernel_arra_74, align 4" [Group_5/sample.c:1888]   --->   Operation 1826 'load' 'dense_15_kernel_arra_75' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_323 : Operation 1827 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_76 = getelementptr [64 x float]* @dense_15_kernel_arra_6, i64 0, i64 %newIndex18_cast" [Group_5/sample.c:1888]   --->   Operation 1827 'getelementptr' 'dense_15_kernel_arra_76' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1828 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_77 = load float* %dense_15_kernel_arra_76, align 4" [Group_5/sample.c:1888]   --->   Operation 1828 'load' 'dense_15_kernel_arra_77' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_323 : Operation 1829 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_78 = getelementptr [64 x float]* @dense_15_kernel_arra_5, i64 0, i64 %newIndex18_cast" [Group_5/sample.c:1888]   --->   Operation 1829 'getelementptr' 'dense_15_kernel_arra_78' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1830 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_79 = load float* %dense_15_kernel_arra_78, align 4" [Group_5/sample.c:1888]   --->   Operation 1830 'load' 'dense_15_kernel_arra_79' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_323 : Operation 1831 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_80 = getelementptr [64 x float]* @dense_15_kernel_arra_4, i64 0, i64 %newIndex18_cast" [Group_5/sample.c:1888]   --->   Operation 1831 'getelementptr' 'dense_15_kernel_arra_80' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1832 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_81 = load float* %dense_15_kernel_arra_80, align 4" [Group_5/sample.c:1888]   --->   Operation 1832 'load' 'dense_15_kernel_arra_81' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 324 <SV = 284> <Delay = 4.31>
ST_324 : Operation 1833 [1/1] (0.00ns)   --->   "%newIndex17_cast = zext i4 %newIndex8 to i64" [Group_5/sample.c:1886]   --->   Operation 1833 'zext' 'newIndex17_cast' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1834 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1886]   --->   Operation 1834 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1835 [2/2] (1.75ns)   --->   "%A_load_6 = load float* %A_addr_6, align 4" [Group_5/sample.c:1886]   --->   Operation 1835 'load' 'A_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_324 : Operation 1836 [1/1] (0.00ns)   --->   "%A8_addr_3 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1886]   --->   Operation 1836 'getelementptr' 'A8_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1837 [2/2] (1.75ns)   --->   "%A8_load_3 = load float* %A8_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1837 'load' 'A8_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_324 : Operation 1838 [1/1] (0.00ns)   --->   "%A9_addr_3 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1886]   --->   Operation 1838 'getelementptr' 'A9_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1839 [2/2] (1.75ns)   --->   "%A9_load_3 = load float* %A9_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1839 'load' 'A9_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_324 : Operation 1840 [1/1] (0.00ns)   --->   "%A10_addr_3 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1886]   --->   Operation 1840 'getelementptr' 'A10_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1841 [2/2] (1.75ns)   --->   "%A10_load_3 = load float* %A10_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1841 'load' 'A10_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_324 : Operation 1842 [1/1] (0.00ns)   --->   "%A11_addr_3 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1886]   --->   Operation 1842 'getelementptr' 'A11_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1843 [2/2] (1.75ns)   --->   "%A11_load_3 = load float* %A11_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1843 'load' 'A11_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_324 : Operation 1844 [1/1] (0.00ns)   --->   "%A12_addr_3 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1886]   --->   Operation 1844 'getelementptr' 'A12_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1845 [2/2] (1.75ns)   --->   "%A12_load_3 = load float* %A12_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1845 'load' 'A12_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_324 : Operation 1846 [1/1] (0.00ns)   --->   "%A13_addr_3 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1886]   --->   Operation 1846 'getelementptr' 'A13_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1847 [2/2] (1.75ns)   --->   "%A13_load_3 = load float* %A13_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1847 'load' 'A13_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_324 : Operation 1848 [1/1] (0.00ns)   --->   "%A14_addr_3 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1886]   --->   Operation 1848 'getelementptr' 'A14_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1849 [2/2] (1.75ns)   --->   "%A14_load_3 = load float* %A14_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1849 'load' 'A14_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_324 : Operation 1850 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_73 = load float* %dense_15_kernel_arra_72, align 4" [Group_5/sample.c:1888]   --->   Operation 1850 'load' 'dense_15_kernel_arra_73' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_324 : Operation 1851 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_75 = load float* %dense_15_kernel_arra_74, align 4" [Group_5/sample.c:1888]   --->   Operation 1851 'load' 'dense_15_kernel_arra_75' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_324 : Operation 1852 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_77 = load float* %dense_15_kernel_arra_76, align 4" [Group_5/sample.c:1888]   --->   Operation 1852 'load' 'dense_15_kernel_arra_77' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_324 : Operation 1853 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_79 = load float* %dense_15_kernel_arra_78, align 4" [Group_5/sample.c:1888]   --->   Operation 1853 'load' 'dense_15_kernel_arra_79' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_324 : Operation 1854 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_81 = load float* %dense_15_kernel_arra_80, align 4" [Group_5/sample.c:1888]   --->   Operation 1854 'load' 'dense_15_kernel_arra_81' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_324 : Operation 1855 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_82 = getelementptr [64 x float]* @dense_15_kernel_arra_3, i64 0, i64 %newIndex18_cast" [Group_5/sample.c:1888]   --->   Operation 1855 'getelementptr' 'dense_15_kernel_arra_82' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1856 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_83 = load float* %dense_15_kernel_arra_82, align 4" [Group_5/sample.c:1888]   --->   Operation 1856 'load' 'dense_15_kernel_arra_83' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_324 : Operation 1857 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_84 = getelementptr [64 x float]* @dense_15_kernel_arra_2, i64 0, i64 %newIndex18_cast" [Group_5/sample.c:1888]   --->   Operation 1857 'getelementptr' 'dense_15_kernel_arra_84' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1858 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_85 = load float* %dense_15_kernel_arra_84, align 4" [Group_5/sample.c:1888]   --->   Operation 1858 'load' 'dense_15_kernel_arra_85' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_324 : Operation 1859 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_86 = getelementptr [64 x float]* @dense_15_kernel_arra_1, i64 0, i64 %newIndex18_cast" [Group_5/sample.c:1888]   --->   Operation 1859 'getelementptr' 'dense_15_kernel_arra_86' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1860 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_87 = load float* %dense_15_kernel_arra_86, align 4" [Group_5/sample.c:1888]   --->   Operation 1860 'load' 'dense_15_kernel_arra_87' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_324 : Operation 1861 [1/1] (1.00ns)   --->   "%sel_tmp_i3 = icmp eq i3 %tmp_192, 0"   --->   Operation 1861 'icmp' 'sel_tmp_i3' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i3)   --->   "%sel_tmp1_i3 = select i1 %sel_tmp_i3, float %dense_15_kernel_arra_75, float %dense_15_kernel_arra_73" [Group_5/sample.c:1888]   --->   Operation 1862 'select' 'sel_tmp1_i3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_324 : Operation 1863 [1/1] (1.00ns)   --->   "%sel_tmp2_i3 = icmp eq i3 %tmp_192, 1"   --->   Operation 1863 'icmp' 'sel_tmp2_i3' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1864 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp3_i3 = select i1 %sel_tmp2_i3, float %dense_15_kernel_arra_77, float %sel_tmp1_i3" [Group_5/sample.c:1888]   --->   Operation 1864 'select' 'sel_tmp3_i3' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_324 : Operation 1865 [1/1] (1.00ns)   --->   "%sel_tmp4_i3 = icmp eq i3 %tmp_192, 2"   --->   Operation 1865 'icmp' 'sel_tmp4_i3' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i3)   --->   "%sel_tmp5_i3 = select i1 %sel_tmp4_i3, float %dense_15_kernel_arra_79, float %sel_tmp3_i3" [Group_5/sample.c:1888]   --->   Operation 1866 'select' 'sel_tmp5_i3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_324 : Operation 1867 [1/1] (1.00ns)   --->   "%sel_tmp6_i3 = icmp eq i3 %tmp_192, 3"   --->   Operation 1867 'icmp' 'sel_tmp6_i3' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1868 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp7_i3 = select i1 %sel_tmp6_i3, float %dense_15_kernel_arra_81, float %sel_tmp5_i3" [Group_5/sample.c:1888]   --->   Operation 1868 'select' 'sel_tmp7_i3' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 325 <SV = 285> <Delay = 4.31>
ST_325 : Operation 1869 [1/1] (0.00ns)   --->   "%arrayNo9 = zext i3 %arrayNo_trunc5 to i64" [Group_5/sample.c:1886]   --->   Operation 1869 'zext' 'arrayNo9' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 1870 [1/2] (1.75ns)   --->   "%A_load_6 = load float* %A_addr_6, align 4" [Group_5/sample.c:1886]   --->   Operation 1870 'load' 'A_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_325 : Operation 1871 [1/2] (1.75ns)   --->   "%A8_load_3 = load float* %A8_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1871 'load' 'A8_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_325 : Operation 1872 [1/2] (1.75ns)   --->   "%A9_load_3 = load float* %A9_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1872 'load' 'A9_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_325 : Operation 1873 [1/2] (1.75ns)   --->   "%A10_load_3 = load float* %A10_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1873 'load' 'A10_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_325 : Operation 1874 [1/2] (1.75ns)   --->   "%A11_load_3 = load float* %A11_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1874 'load' 'A11_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_325 : Operation 1875 [1/2] (1.75ns)   --->   "%A12_load_3 = load float* %A12_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1875 'load' 'A12_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_325 : Operation 1876 [1/2] (1.75ns)   --->   "%A13_load_3 = load float* %A13_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1876 'load' 'A13_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_325 : Operation 1877 [1/2] (1.75ns)   --->   "%A14_load_3 = load float* %A14_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1877 'load' 'A14_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_325 : Operation 1878 [1/1] (1.83ns)   --->   "%tmp_126 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_6, float %A8_load_3, float %A9_load_3, float %A10_load_3, float %A11_load_3, float %A12_load_3, float %A13_load_3, float %A14_load_3, i64 %arrayNo9)" [Group_5/sample.c:1886]   --->   Operation 1878 'mux' 'tmp_126' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1879 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_83 = load float* %dense_15_kernel_arra_82, align 4" [Group_5/sample.c:1888]   --->   Operation 1879 'load' 'dense_15_kernel_arra_83' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_325 : Operation 1880 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_85 = load float* %dense_15_kernel_arra_84, align 4" [Group_5/sample.c:1888]   --->   Operation 1880 'load' 'dense_15_kernel_arra_85' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_325 : Operation 1881 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_87 = load float* %dense_15_kernel_arra_86, align 4" [Group_5/sample.c:1888]   --->   Operation 1881 'load' 'dense_15_kernel_arra_87' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_325 : Operation 1882 [1/1] (1.00ns)   --->   "%sel_tmp8_i3 = icmp eq i3 %tmp_192, -4"   --->   Operation 1882 'icmp' 'sel_tmp8_i3' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i3)   --->   "%sel_tmp9_i3 = select i1 %sel_tmp8_i3, float %dense_15_kernel_arra_83, float %sel_tmp7_i3" [Group_5/sample.c:1888]   --->   Operation 1883 'select' 'sel_tmp9_i3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_325 : Operation 1884 [1/1] (1.00ns)   --->   "%sel_tmp10_i3 = icmp eq i3 %tmp_192, -3"   --->   Operation 1884 'icmp' 'sel_tmp10_i3' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1885 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp11_i3 = select i1 %sel_tmp10_i3, float %dense_15_kernel_arra_85, float %sel_tmp9_i3" [Group_5/sample.c:1888]   --->   Operation 1885 'select' 'sel_tmp11_i3' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_325 : Operation 1886 [1/1] (1.00ns)   --->   "%sel_tmp12_i3 = icmp eq i3 %tmp_192, -2"   --->   Operation 1886 'icmp' 'sel_tmp12_i3' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1887 [1/1] (0.77ns) (out node of the LUT)   --->   "%UnifiedRetVal_i3 = select i1 %sel_tmp12_i3, float %dense_15_kernel_arra_87, float %sel_tmp11_i3" [Group_5/sample.c:1888]   --->   Operation 1887 'select' 'UnifiedRetVal_i3' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 326 <SV = 286> <Delay = 3.65>
ST_326 : Operation 1888 [5/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_126, %UnifiedRetVal_i3" [Group_5/sample.c:1903]   --->   Operation 1888 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 287> <Delay = 3.65>
ST_327 : Operation 1889 [4/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_126, %UnifiedRetVal_i3" [Group_5/sample.c:1903]   --->   Operation 1889 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 288> <Delay = 3.65>
ST_328 : Operation 1890 [3/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_126, %UnifiedRetVal_i3" [Group_5/sample.c:1903]   --->   Operation 1890 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 289> <Delay = 3.65>
ST_329 : Operation 1891 [2/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_126, %UnifiedRetVal_i3" [Group_5/sample.c:1903]   --->   Operation 1891 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 290> <Delay = 3.65>
ST_330 : Operation 1892 [1/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_126, %UnifiedRetVal_i3" [Group_5/sample.c:1903]   --->   Operation 1892 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 1893 [1/1] (1.35ns)   --->   "br label %129" [Group_5/sample.c:1891]   --->   Operation 1893 'br' <Predicate = true> <Delay = 1.35>

State 331 <SV = 291> <Delay = 4.14>
ST_331 : Operation 1894 [1/1] (0.00ns)   --->   "%i_3 = phi i64 [ 0, %128 ], [ %i_33_3_7, %166 ]" [Group_5/sample.c:1891]   --->   Operation 1894 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1895 [1/1] (0.00ns)   --->   "%j_1_3 = phi i6 [ %j_1_lcssa_2, %128 ], [ 16, %166 ]"   --->   Operation 1895 'phi' 'j_1_3' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1896 [1/1] (0.00ns)   --->   "%inneridx_1_3 = phi i64 [ %inneridx_1_lcssa_2, %128 ], [ %tmp_201, %166 ]" [Group_5/sample.c:1894]   --->   Operation 1896 'phi' 'inneridx_1_3' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1897 [1/1] (0.00ns)   --->   "%sum_1_3 = phi float [ %sum_1_lcssa_2, %128 ], [ %sum_2_3_7, %166 ]" [Group_5/sample.c:1903]   --->   Operation 1897 'phi' 'sum_1_3' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1898 [1/1] (2.34ns)   --->   "%exitcond1_3 = icmp eq i64 %i_3, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1898 'icmp' 'exitcond1_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1899 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3, label %170, label %132" [Group_5/sample.c:1891]   --->   Operation 1899 'br' <Predicate = true> <Delay = 1.80>
ST_331 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_194 = shl i64 %i_3, 5" [Group_5/sample.c:1894]   --->   Operation 1900 'shl' 'tmp_194' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_331 : Operation 1901 [1/1] (1.35ns)   --->   "br label %133" [Group_5/sample.c:1898]   --->   Operation 1901 'br' <Predicate = (!exitcond1_3)> <Delay = 1.35>

State 332 <SV = 292> <Delay = 1.75>
ST_332 : Operation 1902 [1/1] (0.00ns)   --->   "%j_2_3 = phi i5 [ 0, %132 ], [ %tmp_37_3, %134 ]" [Group_5/sample.c:1898]   --->   Operation 1902 'phi' 'j_2_3' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1903 [1/1] (1.21ns)   --->   "%exitcond_3 = icmp eq i5 %j_2_3, -16" [Group_5/sample.c:1898]   --->   Operation 1903 'icmp' 'exitcond_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 1904 [1/1] (1.54ns)   --->   "%tmp_37_3 = add i5 %j_2_3, 1" [Group_5/sample.c:1898]   --->   Operation 1904 'add' 'tmp_37_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 1905 [1/1] (0.00ns)   --->   "br i1 %exitcond_3, label %130, label %134" [Group_5/sample.c:1898]   --->   Operation 1905 'br' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1906 [1/1] (0.00ns)   --->   "%j_2_3_cast = zext i5 %j_2_3 to i64" [Group_5/sample.c:1898]   --->   Operation 1906 'zext' 'j_2_3_cast' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_332 : Operation 1907 [1/1] (0.00ns)   --->   "%d_addr_24 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_3_cast" [Group_5/sample.c:1901]   --->   Operation 1907 'getelementptr' 'd_addr_24' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_332 : Operation 1908 [2/2] (1.75ns)   --->   "%d_load_24 = load float* %d_addr_24, align 4" [Group_5/sample.c:1901]   --->   Operation 1908 'load' 'd_load_24' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 333 <SV = 293> <Delay = 1.75>
ST_333 : Operation 1909 [1/2] (1.75ns)   --->   "%d_load_24 = load float* %d_addr_24, align 4" [Group_5/sample.c:1901]   --->   Operation 1909 'load' 'd_load_24' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 334 <SV = 294> <Delay = 3.51>
ST_334 : Operation 1910 [9/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_24, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1910 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 295> <Delay = 3.51>
ST_335 : Operation 1911 [8/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_24, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1911 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 296> <Delay = 3.51>
ST_336 : Operation 1912 [7/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_24, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1912 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 297> <Delay = 3.51>
ST_337 : Operation 1913 [6/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_24, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1913 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 298> <Delay = 3.51>
ST_338 : Operation 1914 [5/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_24, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1914 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 299> <Delay = 3.51>
ST_339 : Operation 1915 [4/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_24, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1915 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 300> <Delay = 3.51>
ST_340 : Operation 1916 [3/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_24, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1916 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 301> <Delay = 3.51>
ST_341 : Operation 1917 [2/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_24, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1917 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 302> <Delay = 3.51>
ST_342 : Operation 1918 [1/1] (0.00ns)   --->   "%sum_2_3 = phi float [ %sum_1_3, %132 ], [ %sum_4_3, %134 ]" [Group_5/sample.c:1903]   --->   Operation 1918 'phi' 'sum_2_3' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1919 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1919 'speclooptripcount' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1920 'specregionbegin' 'tmp_115' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_342 : Operation 1921 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1921 'specpipeline' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_342 : Operation 1922 [1/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_24, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1922 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1923 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_115)" [Group_5/sample.c:1904]   --->   Operation 1923 'specregionend' 'empty_144' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_342 : Operation 1924 [1/1] (0.00ns)   --->   "br label %133" [Group_5/sample.c:1898]   --->   Operation 1924 'br' <Predicate = (!exitcond_3)> <Delay = 0.00>

State 343 <SV = 303> <Delay = 4.14>
ST_343 : Operation 1925 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch63 [
    i4 0, label %branch56
    i4 1, label %branch57
    i4 2, label %branch58
    i4 3, label %branch59
    i4 4, label %branch60
    i4 5, label %branch61
    i4 6, label %branch62
  ]" [Group_5/sample.c:1905]   --->   Operation 1925 'switch' <Predicate = true> <Delay = 1.21>
ST_343 : Operation 1926 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1926 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_343 : Operation 1927 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1927 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1928 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1928 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_343 : Operation 1929 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1929 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1930 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1930 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_343 : Operation 1931 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1931 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1932 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1932 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_343 : Operation 1933 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1933 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1934 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1934 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_343 : Operation 1935 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1935 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1936 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1936 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_343 : Operation 1937 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1937 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1938 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1938 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_343 : Operation 1939 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1939 'br' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 1940 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1940 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_343 : Operation 1941 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1941 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1942 [1/1] (0.00ns)   --->   "%i_33_3_s = or i64 %i_3, 1" [Group_5/sample.c:1891]   --->   Operation 1942 'or' 'i_33_3_s' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 1943 [1/1] (2.34ns)   --->   "%exitcond1_3_1 = icmp eq i64 %i_33_3_s, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1943 'icmp' 'exitcond1_3_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 1944 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_1, label %170, label %137" [Group_5/sample.c:1891]   --->   Operation 1944 'br' <Predicate = true> <Delay = 1.80>
ST_343 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_195 = shl i64 %i_33_3_s, 5" [Group_5/sample.c:1894]   --->   Operation 1945 'shl' 'tmp_195' <Predicate = (!exitcond1_3_1)> <Delay = 0.00>
ST_343 : Operation 1946 [1/1] (1.35ns)   --->   "br label %138" [Group_5/sample.c:1898]   --->   Operation 1946 'br' <Predicate = (!exitcond1_3_1)> <Delay = 1.35>

State 344 <SV = 304> <Delay = 1.75>
ST_344 : Operation 1947 [1/1] (0.00ns)   --->   "%j_2_3_1 = phi i5 [ 0, %137 ], [ %tmp_37_3_1, %139 ]" [Group_5/sample.c:1898]   --->   Operation 1947 'phi' 'j_2_3_1' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 1948 [1/1] (1.21ns)   --->   "%exitcond_3_1 = icmp eq i5 %j_2_3_1, -16" [Group_5/sample.c:1898]   --->   Operation 1948 'icmp' 'exitcond_3_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 1949 [1/1] (1.54ns)   --->   "%tmp_37_3_1 = add i5 %j_2_3_1, 1" [Group_5/sample.c:1898]   --->   Operation 1949 'add' 'tmp_37_3_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 1950 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_1, label %135, label %139" [Group_5/sample.c:1898]   --->   Operation 1950 'br' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 1951 [1/1] (0.00ns)   --->   "%j_2_3_1_cast = zext i5 %j_2_3_1 to i64" [Group_5/sample.c:1898]   --->   Operation 1951 'zext' 'j_2_3_1_cast' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_344 : Operation 1952 [1/1] (0.00ns)   --->   "%d_addr_25 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_3_1_cast" [Group_5/sample.c:1901]   --->   Operation 1952 'getelementptr' 'd_addr_25' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_344 : Operation 1953 [2/2] (1.75ns)   --->   "%d_load_25 = load float* %d_addr_25, align 4" [Group_5/sample.c:1901]   --->   Operation 1953 'load' 'd_load_25' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 345 <SV = 305> <Delay = 1.75>
ST_345 : Operation 1954 [1/2] (1.75ns)   --->   "%d_load_25 = load float* %d_addr_25, align 4" [Group_5/sample.c:1901]   --->   Operation 1954 'load' 'd_load_25' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 346 <SV = 306> <Delay = 3.51>
ST_346 : Operation 1955 [9/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_25, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1955 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 307> <Delay = 3.51>
ST_347 : Operation 1956 [8/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_25, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1956 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 308> <Delay = 3.51>
ST_348 : Operation 1957 [7/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_25, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1957 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 309> <Delay = 3.51>
ST_349 : Operation 1958 [6/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_25, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1958 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 310> <Delay = 3.51>
ST_350 : Operation 1959 [5/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_25, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1959 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 311> <Delay = 3.51>
ST_351 : Operation 1960 [4/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_25, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1960 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 312> <Delay = 3.51>
ST_352 : Operation 1961 [3/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_25, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1961 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 313> <Delay = 3.51>
ST_353 : Operation 1962 [2/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_25, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1962 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 314> <Delay = 3.51>
ST_354 : Operation 1963 [1/1] (0.00ns)   --->   "%sum_2_3_1 = phi float [ %sum_2_3, %137 ], [ %sum_4_3_1, %139 ]" [Group_5/sample.c:1903]   --->   Operation 1963 'phi' 'sum_2_3_1' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1964 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1964 'speclooptripcount' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1965 'specregionbegin' 'tmp_116' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_354 : Operation 1966 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1966 'specpipeline' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_354 : Operation 1967 [1/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_25, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1967 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1968 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_116)" [Group_5/sample.c:1904]   --->   Operation 1968 'specregionend' 'empty_146' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_354 : Operation 1969 [1/1] (0.00ns)   --->   "br label %138" [Group_5/sample.c:1898]   --->   Operation 1969 'br' <Predicate = (!exitcond_3_1)> <Delay = 0.00>

State 355 <SV = 315> <Delay = 4.14>
ST_355 : Operation 1970 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch55 [
    i4 0, label %branch48
    i4 1, label %branch49
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
  ]" [Group_5/sample.c:1905]   --->   Operation 1970 'switch' <Predicate = true> <Delay = 1.21>
ST_355 : Operation 1971 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1971 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_355 : Operation 1972 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 1972 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 1973 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1973 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_355 : Operation 1974 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 1974 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 1975 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1975 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_355 : Operation 1976 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 1976 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 1977 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1977 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_355 : Operation 1978 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 1978 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 1979 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1979 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_355 : Operation 1980 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 1980 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 1981 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1981 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_355 : Operation 1982 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 1982 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 1983 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1983 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_355 : Operation 1984 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 1984 'br' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 1985 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1985 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_355 : Operation 1986 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 1986 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 1987 [1/1] (0.00ns)   --->   "%i_33_3_8 = or i64 %i_3, 2" [Group_5/sample.c:1891]   --->   Operation 1987 'or' 'i_33_3_8' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 1988 [1/1] (2.34ns)   --->   "%exitcond1_3_2 = icmp eq i64 %i_33_3_8, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 1988 'icmp' 'exitcond1_3_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 1989 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_2, label %170, label %142" [Group_5/sample.c:1891]   --->   Operation 1989 'br' <Predicate = true> <Delay = 1.80>
ST_355 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp_196 = shl i64 %i_33_3_8, 5" [Group_5/sample.c:1894]   --->   Operation 1990 'shl' 'tmp_196' <Predicate = (!exitcond1_3_2)> <Delay = 0.00>
ST_355 : Operation 1991 [1/1] (1.35ns)   --->   "br label %143" [Group_5/sample.c:1898]   --->   Operation 1991 'br' <Predicate = (!exitcond1_3_2)> <Delay = 1.35>

State 356 <SV = 316> <Delay = 1.75>
ST_356 : Operation 1992 [1/1] (0.00ns)   --->   "%j_2_3_2 = phi i5 [ 0, %142 ], [ %tmp_37_3_2, %144 ]" [Group_5/sample.c:1898]   --->   Operation 1992 'phi' 'j_2_3_2' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 1993 [1/1] (1.21ns)   --->   "%exitcond_3_2 = icmp eq i5 %j_2_3_2, -16" [Group_5/sample.c:1898]   --->   Operation 1993 'icmp' 'exitcond_3_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1994 [1/1] (1.54ns)   --->   "%tmp_37_3_2 = add i5 %j_2_3_2, 1" [Group_5/sample.c:1898]   --->   Operation 1994 'add' 'tmp_37_3_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1995 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_2, label %140, label %144" [Group_5/sample.c:1898]   --->   Operation 1995 'br' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 1996 [1/1] (0.00ns)   --->   "%j_2_3_2_cast = zext i5 %j_2_3_2 to i64" [Group_5/sample.c:1898]   --->   Operation 1996 'zext' 'j_2_3_2_cast' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_356 : Operation 1997 [1/1] (0.00ns)   --->   "%d_addr_26 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_3_2_cast" [Group_5/sample.c:1901]   --->   Operation 1997 'getelementptr' 'd_addr_26' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_356 : Operation 1998 [2/2] (1.75ns)   --->   "%d_load_26 = load float* %d_addr_26, align 4" [Group_5/sample.c:1901]   --->   Operation 1998 'load' 'd_load_26' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 357 <SV = 317> <Delay = 1.75>
ST_357 : Operation 1999 [1/2] (1.75ns)   --->   "%d_load_26 = load float* %d_addr_26, align 4" [Group_5/sample.c:1901]   --->   Operation 1999 'load' 'd_load_26' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 358 <SV = 318> <Delay = 3.51>
ST_358 : Operation 2000 [9/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_26, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2000 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 319> <Delay = 3.51>
ST_359 : Operation 2001 [8/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_26, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2001 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 320> <Delay = 3.51>
ST_360 : Operation 2002 [7/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_26, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2002 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 321> <Delay = 3.51>
ST_361 : Operation 2003 [6/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_26, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2003 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 322> <Delay = 3.51>
ST_362 : Operation 2004 [5/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_26, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2004 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 323> <Delay = 3.51>
ST_363 : Operation 2005 [4/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_26, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2005 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 324> <Delay = 3.51>
ST_364 : Operation 2006 [3/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_26, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2006 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 325> <Delay = 3.51>
ST_365 : Operation 2007 [2/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_26, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2007 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 326> <Delay = 3.51>
ST_366 : Operation 2008 [1/1] (0.00ns)   --->   "%sum_2_3_2 = phi float [ %sum_2_3_1, %142 ], [ %sum_4_3_2, %144 ]" [Group_5/sample.c:1903]   --->   Operation 2008 'phi' 'sum_2_3_2' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2009 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2009 'speclooptripcount' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2010 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2010 'specregionbegin' 'tmp_117' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_366 : Operation 2011 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2011 'specpipeline' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_366 : Operation 2012 [1/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_26, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2012 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 2013 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_117)" [Group_5/sample.c:1904]   --->   Operation 2013 'specregionend' 'empty_148' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_366 : Operation 2014 [1/1] (0.00ns)   --->   "br label %143" [Group_5/sample.c:1898]   --->   Operation 2014 'br' <Predicate = (!exitcond_3_2)> <Delay = 0.00>

State 367 <SV = 327> <Delay = 4.14>
ST_367 : Operation 2015 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch47 [
    i4 0, label %branch40
    i4 1, label %branch41
    i4 2, label %branch42
    i4 3, label %branch43
    i4 4, label %branch44
    i4 5, label %branch45
    i4 6, label %branch46
  ]" [Group_5/sample.c:1905]   --->   Operation 2015 'switch' <Predicate = true> <Delay = 1.21>
ST_367 : Operation 2016 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2016 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2017 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2017 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2018 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2018 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2019 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2019 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2020 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2020 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2021 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2021 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2022 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2022 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2023 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2023 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2024 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2024 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2025 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2025 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2026 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2026 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2027 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2027 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2028 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2028 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2029 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2029 'br' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2030 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2030 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2031 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2031 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2032 [1/1] (0.00ns)   --->   "%i_33_3_9 = or i64 %i_3, 3" [Group_5/sample.c:1891]   --->   Operation 2032 'or' 'i_33_3_9' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2033 [1/1] (2.34ns)   --->   "%exitcond1_3_3 = icmp eq i64 %i_33_3_9, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 2033 'icmp' 'exitcond1_3_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2034 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_3, label %170, label %147" [Group_5/sample.c:1891]   --->   Operation 2034 'br' <Predicate = true> <Delay = 1.80>
ST_367 : Operation 2035 [1/1] (0.00ns)   --->   "%tmp_197 = shl i64 %i_33_3_9, 5" [Group_5/sample.c:1894]   --->   Operation 2035 'shl' 'tmp_197' <Predicate = (!exitcond1_3_3)> <Delay = 0.00>
ST_367 : Operation 2036 [1/1] (1.35ns)   --->   "br label %148" [Group_5/sample.c:1898]   --->   Operation 2036 'br' <Predicate = (!exitcond1_3_3)> <Delay = 1.35>

State 368 <SV = 328> <Delay = 1.75>
ST_368 : Operation 2037 [1/1] (0.00ns)   --->   "%j_2_3_3 = phi i5 [ 0, %147 ], [ %tmp_37_3_3, %149 ]" [Group_5/sample.c:1898]   --->   Operation 2037 'phi' 'j_2_3_3' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 2038 [1/1] (1.21ns)   --->   "%exitcond_3_3 = icmp eq i5 %j_2_3_3, -16" [Group_5/sample.c:1898]   --->   Operation 2038 'icmp' 'exitcond_3_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 2039 [1/1] (1.54ns)   --->   "%tmp_37_3_3 = add i5 %j_2_3_3, 1" [Group_5/sample.c:1898]   --->   Operation 2039 'add' 'tmp_37_3_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 2040 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_3, label %145, label %149" [Group_5/sample.c:1898]   --->   Operation 2040 'br' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 2041 [1/1] (0.00ns)   --->   "%j_2_3_3_cast = zext i5 %j_2_3_3 to i64" [Group_5/sample.c:1898]   --->   Operation 2041 'zext' 'j_2_3_3_cast' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_368 : Operation 2042 [1/1] (0.00ns)   --->   "%d_addr_27 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_3_3_cast" [Group_5/sample.c:1901]   --->   Operation 2042 'getelementptr' 'd_addr_27' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_368 : Operation 2043 [2/2] (1.75ns)   --->   "%d_load_27 = load float* %d_addr_27, align 4" [Group_5/sample.c:1901]   --->   Operation 2043 'load' 'd_load_27' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 369 <SV = 329> <Delay = 1.75>
ST_369 : Operation 2044 [1/2] (1.75ns)   --->   "%d_load_27 = load float* %d_addr_27, align 4" [Group_5/sample.c:1901]   --->   Operation 2044 'load' 'd_load_27' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 370 <SV = 330> <Delay = 3.51>
ST_370 : Operation 2045 [9/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_27, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2045 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 331> <Delay = 3.51>
ST_371 : Operation 2046 [8/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_27, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2046 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 332> <Delay = 3.51>
ST_372 : Operation 2047 [7/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_27, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2047 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 333> <Delay = 3.51>
ST_373 : Operation 2048 [6/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_27, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2048 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 334> <Delay = 3.51>
ST_374 : Operation 2049 [5/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_27, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2049 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 335> <Delay = 3.51>
ST_375 : Operation 2050 [4/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_27, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2050 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 336> <Delay = 3.51>
ST_376 : Operation 2051 [3/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_27, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2051 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 337> <Delay = 3.51>
ST_377 : Operation 2052 [2/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_27, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2052 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 338> <Delay = 3.51>
ST_378 : Operation 2053 [1/1] (0.00ns)   --->   "%sum_2_3_3 = phi float [ %sum_2_3_2, %147 ], [ %sum_4_3_3, %149 ]" [Group_5/sample.c:1903]   --->   Operation 2053 'phi' 'sum_2_3_3' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 2054 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2054 'speclooptripcount' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2055 'specregionbegin' 'tmp_118' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_378 : Operation 2056 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2056 'specpipeline' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_378 : Operation 2057 [1/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_27, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2057 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 2058 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_118)" [Group_5/sample.c:1904]   --->   Operation 2058 'specregionend' 'empty_150' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_378 : Operation 2059 [1/1] (0.00ns)   --->   "br label %148" [Group_5/sample.c:1898]   --->   Operation 2059 'br' <Predicate = (!exitcond_3_3)> <Delay = 0.00>

State 379 <SV = 339> <Delay = 4.14>
ST_379 : Operation 2060 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch39 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
  ]" [Group_5/sample.c:1905]   --->   Operation 2060 'switch' <Predicate = true> <Delay = 1.21>
ST_379 : Operation 2061 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2061 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_379 : Operation 2062 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2062 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2063 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2063 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_379 : Operation 2064 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2064 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2065 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2065 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_379 : Operation 2066 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2066 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2067 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2067 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_379 : Operation 2068 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2068 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2069 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2069 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_379 : Operation 2070 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2070 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2071 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2071 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_379 : Operation 2072 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2072 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2073 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2073 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_379 : Operation 2074 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2074 'br' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2075 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2075 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_379 : Operation 2076 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2076 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2077 [1/1] (0.00ns)   --->   "%i_33_3_1 = or i64 %i_3, 4" [Group_5/sample.c:1891]   --->   Operation 2077 'or' 'i_33_3_1' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2078 [1/1] (2.34ns)   --->   "%exitcond1_3_4 = icmp eq i64 %i_33_3_1, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 2078 'icmp' 'exitcond1_3_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 2079 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_4, label %170, label %152" [Group_5/sample.c:1891]   --->   Operation 2079 'br' <Predicate = true> <Delay = 1.80>
ST_379 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_198 = shl i64 %i_33_3_1, 5" [Group_5/sample.c:1894]   --->   Operation 2080 'shl' 'tmp_198' <Predicate = (!exitcond1_3_4)> <Delay = 0.00>
ST_379 : Operation 2081 [1/1] (1.35ns)   --->   "br label %153" [Group_5/sample.c:1898]   --->   Operation 2081 'br' <Predicate = (!exitcond1_3_4)> <Delay = 1.35>

State 380 <SV = 340> <Delay = 1.75>
ST_380 : Operation 2082 [1/1] (0.00ns)   --->   "%j_2_3_4 = phi i5 [ 0, %152 ], [ %tmp_37_3_4, %154 ]" [Group_5/sample.c:1898]   --->   Operation 2082 'phi' 'j_2_3_4' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2083 [1/1] (1.21ns)   --->   "%exitcond_3_4 = icmp eq i5 %j_2_3_4, -16" [Group_5/sample.c:1898]   --->   Operation 2083 'icmp' 'exitcond_3_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 2084 [1/1] (1.54ns)   --->   "%tmp_37_3_4 = add i5 %j_2_3_4, 1" [Group_5/sample.c:1898]   --->   Operation 2084 'add' 'tmp_37_3_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 2085 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_4, label %150, label %154" [Group_5/sample.c:1898]   --->   Operation 2085 'br' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2086 [1/1] (0.00ns)   --->   "%j_2_3_4_cast = zext i5 %j_2_3_4 to i64" [Group_5/sample.c:1898]   --->   Operation 2086 'zext' 'j_2_3_4_cast' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_380 : Operation 2087 [1/1] (0.00ns)   --->   "%d_addr_28 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_3_4_cast" [Group_5/sample.c:1901]   --->   Operation 2087 'getelementptr' 'd_addr_28' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_380 : Operation 2088 [2/2] (1.75ns)   --->   "%d_load_28 = load float* %d_addr_28, align 4" [Group_5/sample.c:1901]   --->   Operation 2088 'load' 'd_load_28' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 381 <SV = 341> <Delay = 1.75>
ST_381 : Operation 2089 [1/2] (1.75ns)   --->   "%d_load_28 = load float* %d_addr_28, align 4" [Group_5/sample.c:1901]   --->   Operation 2089 'load' 'd_load_28' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 382 <SV = 342> <Delay = 3.51>
ST_382 : Operation 2090 [9/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_28, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2090 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 343> <Delay = 3.51>
ST_383 : Operation 2091 [8/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_28, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2091 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 344> <Delay = 3.51>
ST_384 : Operation 2092 [7/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_28, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2092 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 345> <Delay = 3.51>
ST_385 : Operation 2093 [6/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_28, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2093 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 346> <Delay = 3.51>
ST_386 : Operation 2094 [5/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_28, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2094 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 347> <Delay = 3.51>
ST_387 : Operation 2095 [4/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_28, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2095 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 348> <Delay = 3.51>
ST_388 : Operation 2096 [3/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_28, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2096 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 349> <Delay = 3.51>
ST_389 : Operation 2097 [2/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_28, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2097 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 350> <Delay = 3.51>
ST_390 : Operation 2098 [1/1] (0.00ns)   --->   "%sum_2_3_4 = phi float [ %sum_2_3_3, %152 ], [ %sum_4_3_4, %154 ]" [Group_5/sample.c:1903]   --->   Operation 2098 'phi' 'sum_2_3_4' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 2099 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2099 'speclooptripcount' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2100 'specregionbegin' 'tmp_119' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_390 : Operation 2101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2101 'specpipeline' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_390 : Operation 2102 [1/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_28, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2102 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 2103 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_119)" [Group_5/sample.c:1904]   --->   Operation 2103 'specregionend' 'empty_152' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_390 : Operation 2104 [1/1] (0.00ns)   --->   "br label %153" [Group_5/sample.c:1898]   --->   Operation 2104 'br' <Predicate = (!exitcond_3_4)> <Delay = 0.00>

State 391 <SV = 351> <Delay = 4.14>
ST_391 : Operation 2105 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch31 [
    i4 0, label %branch24
    i4 1, label %branch25
    i4 2, label %branch26
    i4 3, label %branch27
    i4 4, label %branch28
    i4 5, label %branch29
    i4 6, label %branch30
  ]" [Group_5/sample.c:1905]   --->   Operation 2105 'switch' <Predicate = true> <Delay = 1.21>
ST_391 : Operation 2106 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2106 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_391 : Operation 2107 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2107 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2108 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2108 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_391 : Operation 2109 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2109 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2110 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2110 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_391 : Operation 2111 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2111 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2112 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2112 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_391 : Operation 2113 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2113 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2114 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2114 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_391 : Operation 2115 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2115 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2116 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2116 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_391 : Operation 2117 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2117 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2118 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2118 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_391 : Operation 2119 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2119 'br' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2120 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2120 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_391 : Operation 2121 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2121 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2122 [1/1] (0.00ns)   --->   "%i_33_3_2 = or i64 %i_3, 5" [Group_5/sample.c:1891]   --->   Operation 2122 'or' 'i_33_3_2' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2123 [1/1] (2.34ns)   --->   "%exitcond1_3_5 = icmp eq i64 %i_33_3_2, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 2123 'icmp' 'exitcond1_3_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 2124 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_5, label %170, label %157" [Group_5/sample.c:1891]   --->   Operation 2124 'br' <Predicate = true> <Delay = 1.80>
ST_391 : Operation 2125 [1/1] (0.00ns)   --->   "%tmp_199 = shl i64 %i_33_3_2, 5" [Group_5/sample.c:1894]   --->   Operation 2125 'shl' 'tmp_199' <Predicate = (!exitcond1_3_5)> <Delay = 0.00>
ST_391 : Operation 2126 [1/1] (1.35ns)   --->   "br label %158" [Group_5/sample.c:1898]   --->   Operation 2126 'br' <Predicate = (!exitcond1_3_5)> <Delay = 1.35>

State 392 <SV = 352> <Delay = 1.75>
ST_392 : Operation 2127 [1/1] (0.00ns)   --->   "%j_2_3_5 = phi i5 [ 0, %157 ], [ %tmp_37_3_5, %159 ]" [Group_5/sample.c:1898]   --->   Operation 2127 'phi' 'j_2_3_5' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2128 [1/1] (1.21ns)   --->   "%exitcond_3_5 = icmp eq i5 %j_2_3_5, -16" [Group_5/sample.c:1898]   --->   Operation 2128 'icmp' 'exitcond_3_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 2129 [1/1] (1.54ns)   --->   "%tmp_37_3_5 = add i5 %j_2_3_5, 1" [Group_5/sample.c:1898]   --->   Operation 2129 'add' 'tmp_37_3_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 2130 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_5, label %155, label %159" [Group_5/sample.c:1898]   --->   Operation 2130 'br' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2131 [1/1] (0.00ns)   --->   "%j_2_3_5_cast = zext i5 %j_2_3_5 to i64" [Group_5/sample.c:1898]   --->   Operation 2131 'zext' 'j_2_3_5_cast' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_392 : Operation 2132 [1/1] (0.00ns)   --->   "%d_addr_29 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_3_5_cast" [Group_5/sample.c:1901]   --->   Operation 2132 'getelementptr' 'd_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_392 : Operation 2133 [2/2] (1.75ns)   --->   "%d_load_29 = load float* %d_addr_29, align 4" [Group_5/sample.c:1901]   --->   Operation 2133 'load' 'd_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 393 <SV = 353> <Delay = 1.75>
ST_393 : Operation 2134 [1/2] (1.75ns)   --->   "%d_load_29 = load float* %d_addr_29, align 4" [Group_5/sample.c:1901]   --->   Operation 2134 'load' 'd_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 394 <SV = 354> <Delay = 3.51>
ST_394 : Operation 2135 [9/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_29, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2135 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 355> <Delay = 3.51>
ST_395 : Operation 2136 [8/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_29, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2136 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 356> <Delay = 3.51>
ST_396 : Operation 2137 [7/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_29, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2137 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 357> <Delay = 3.51>
ST_397 : Operation 2138 [6/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_29, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2138 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 358> <Delay = 3.51>
ST_398 : Operation 2139 [5/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_29, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2139 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 359> <Delay = 3.51>
ST_399 : Operation 2140 [4/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_29, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2140 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 360> <Delay = 3.51>
ST_400 : Operation 2141 [3/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_29, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2141 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 361> <Delay = 3.51>
ST_401 : Operation 2142 [2/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_29, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2142 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 362> <Delay = 3.51>
ST_402 : Operation 2143 [1/1] (0.00ns)   --->   "%sum_2_3_5 = phi float [ %sum_2_3_4, %157 ], [ %sum_4_3_5, %159 ]" [Group_5/sample.c:1903]   --->   Operation 2143 'phi' 'sum_2_3_5' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 2144 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2144 'speclooptripcount' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 2145 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2145 'specregionbegin' 'tmp_120' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_402 : Operation 2146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2146 'specpipeline' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_402 : Operation 2147 [1/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_29, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2147 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 2148 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_120)" [Group_5/sample.c:1904]   --->   Operation 2148 'specregionend' 'empty_154' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_402 : Operation 2149 [1/1] (0.00ns)   --->   "br label %158" [Group_5/sample.c:1898]   --->   Operation 2149 'br' <Predicate = (!exitcond_3_5)> <Delay = 0.00>

State 403 <SV = 363> <Delay = 4.14>
ST_403 : Operation 2150 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch23 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
  ]" [Group_5/sample.c:1905]   --->   Operation 2150 'switch' <Predicate = true> <Delay = 1.21>
ST_403 : Operation 2151 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2151 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_403 : Operation 2152 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2152 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2153 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2153 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_403 : Operation 2154 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2154 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2155 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2155 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_403 : Operation 2156 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2156 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2157 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2157 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_403 : Operation 2158 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2158 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2159 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2159 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_403 : Operation 2160 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2160 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2161 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2161 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_403 : Operation 2162 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2162 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2163 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2163 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_403 : Operation 2164 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2164 'br' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 2165 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2165 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_403 : Operation 2166 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2166 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2167 [1/1] (0.00ns)   --->   "%i_33_3_3 = or i64 %i_3, 6" [Group_5/sample.c:1891]   --->   Operation 2167 'or' 'i_33_3_3' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 2168 [1/1] (2.34ns)   --->   "%exitcond1_3_6 = icmp eq i64 %i_33_3_3, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 2168 'icmp' 'exitcond1_3_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 2169 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_6, label %170, label %162" [Group_5/sample.c:1891]   --->   Operation 2169 'br' <Predicate = true> <Delay = 1.80>
ST_403 : Operation 2170 [1/1] (0.00ns)   --->   "%tmp_200 = shl i64 %i_33_3_3, 5" [Group_5/sample.c:1894]   --->   Operation 2170 'shl' 'tmp_200' <Predicate = (!exitcond1_3_6)> <Delay = 0.00>
ST_403 : Operation 2171 [1/1] (1.35ns)   --->   "br label %163" [Group_5/sample.c:1898]   --->   Operation 2171 'br' <Predicate = (!exitcond1_3_6)> <Delay = 1.35>

State 404 <SV = 364> <Delay = 1.75>
ST_404 : Operation 2172 [1/1] (0.00ns)   --->   "%j_2_3_6 = phi i5 [ 0, %162 ], [ %tmp_37_3_6, %164 ]" [Group_5/sample.c:1898]   --->   Operation 2172 'phi' 'j_2_3_6' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 2173 [1/1] (1.21ns)   --->   "%exitcond_3_6 = icmp eq i5 %j_2_3_6, -16" [Group_5/sample.c:1898]   --->   Operation 2173 'icmp' 'exitcond_3_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2174 [1/1] (1.54ns)   --->   "%tmp_37_3_6 = add i5 %j_2_3_6, 1" [Group_5/sample.c:1898]   --->   Operation 2174 'add' 'tmp_37_3_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2175 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_6, label %160, label %164" [Group_5/sample.c:1898]   --->   Operation 2175 'br' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 2176 [1/1] (0.00ns)   --->   "%j_2_3_6_cast = zext i5 %j_2_3_6 to i64" [Group_5/sample.c:1898]   --->   Operation 2176 'zext' 'j_2_3_6_cast' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_404 : Operation 2177 [1/1] (0.00ns)   --->   "%d_addr_30 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_3_6_cast" [Group_5/sample.c:1901]   --->   Operation 2177 'getelementptr' 'd_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_404 : Operation 2178 [2/2] (1.75ns)   --->   "%d_load_30 = load float* %d_addr_30, align 4" [Group_5/sample.c:1901]   --->   Operation 2178 'load' 'd_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 405 <SV = 365> <Delay = 1.75>
ST_405 : Operation 2179 [1/2] (1.75ns)   --->   "%d_load_30 = load float* %d_addr_30, align 4" [Group_5/sample.c:1901]   --->   Operation 2179 'load' 'd_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 406 <SV = 366> <Delay = 3.51>
ST_406 : Operation 2180 [9/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_30, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2180 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 367> <Delay = 3.51>
ST_407 : Operation 2181 [8/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_30, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2181 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 368> <Delay = 3.51>
ST_408 : Operation 2182 [7/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_30, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2182 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 369> <Delay = 3.51>
ST_409 : Operation 2183 [6/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_30, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2183 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 370> <Delay = 3.51>
ST_410 : Operation 2184 [5/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_30, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2184 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 371> <Delay = 3.51>
ST_411 : Operation 2185 [4/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_30, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2185 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 372> <Delay = 3.51>
ST_412 : Operation 2186 [3/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_30, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2186 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 373> <Delay = 3.51>
ST_413 : Operation 2187 [2/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_30, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2187 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 374> <Delay = 3.51>
ST_414 : Operation 2188 [1/1] (0.00ns)   --->   "%sum_2_3_6 = phi float [ %sum_2_3_5, %162 ], [ %sum_4_3_6, %164 ]" [Group_5/sample.c:1903]   --->   Operation 2188 'phi' 'sum_2_3_6' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 2189 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2189 'speclooptripcount' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 2190 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2190 'specregionbegin' 'tmp_121' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_414 : Operation 2191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2191 'specpipeline' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_414 : Operation 2192 [1/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_30, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2192 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 2193 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_121)" [Group_5/sample.c:1904]   --->   Operation 2193 'specregionend' 'empty_156' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_414 : Operation 2194 [1/1] (0.00ns)   --->   "br label %163" [Group_5/sample.c:1898]   --->   Operation 2194 'br' <Predicate = (!exitcond_3_6)> <Delay = 0.00>

State 415 <SV = 375> <Delay = 4.14>
ST_415 : Operation 2195 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch15 [
    i4 0, label %branch8
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
  ]" [Group_5/sample.c:1905]   --->   Operation 2195 'switch' <Predicate = true> <Delay = 1.21>
ST_415 : Operation 2196 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2196 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_415 : Operation 2197 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2197 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2198 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2198 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_415 : Operation 2199 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2199 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2200 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2200 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_415 : Operation 2201 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2201 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2202 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2202 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_415 : Operation 2203 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2203 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2204 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2204 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_415 : Operation 2205 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2205 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2206 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2206 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_415 : Operation 2207 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2207 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2208 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2208 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_415 : Operation 2209 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2209 'br' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 2210 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2210 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_415 : Operation 2211 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2211 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2212 [1/1] (0.00ns)   --->   "%i_33_3_4 = or i64 %i_3, 7" [Group_5/sample.c:1891]   --->   Operation 2212 'or' 'i_33_3_4' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 2213 [1/1] (2.34ns)   --->   "%exitcond1_3_7 = icmp eq i64 %i_33_3_4, %outrows_cast" [Group_5/sample.c:1891]   --->   Operation 2213 'icmp' 'exitcond1_3_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 2214 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_7, label %170, label %167" [Group_5/sample.c:1891]   --->   Operation 2214 'br' <Predicate = true> <Delay = 1.80>
ST_415 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_201 = shl i64 %i_33_3_4, 5" [Group_5/sample.c:1894]   --->   Operation 2215 'shl' 'tmp_201' <Predicate = (!exitcond1_3_7)> <Delay = 0.00>
ST_415 : Operation 2216 [1/1] (1.35ns)   --->   "br label %168" [Group_5/sample.c:1898]   --->   Operation 2216 'br' <Predicate = (!exitcond1_3_7)> <Delay = 1.35>

State 416 <SV = 376> <Delay = 1.75>
ST_416 : Operation 2217 [1/1] (0.00ns)   --->   "%j_2_3_7 = phi i5 [ 0, %167 ], [ %tmp_37_3_7, %169 ]" [Group_5/sample.c:1898]   --->   Operation 2217 'phi' 'j_2_3_7' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 2218 [1/1] (1.21ns)   --->   "%exitcond_3_7 = icmp eq i5 %j_2_3_7, -16" [Group_5/sample.c:1898]   --->   Operation 2218 'icmp' 'exitcond_3_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 2219 [1/1] (1.54ns)   --->   "%tmp_37_3_7 = add i5 %j_2_3_7, 1" [Group_5/sample.c:1898]   --->   Operation 2219 'add' 'tmp_37_3_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 2220 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_7, label %165, label %169" [Group_5/sample.c:1898]   --->   Operation 2220 'br' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 2221 [1/1] (0.00ns)   --->   "%j_2_3_7_cast = zext i5 %j_2_3_7 to i64" [Group_5/sample.c:1898]   --->   Operation 2221 'zext' 'j_2_3_7_cast' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_416 : Operation 2222 [1/1] (0.00ns)   --->   "%d_addr_31 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_3_7_cast" [Group_5/sample.c:1901]   --->   Operation 2222 'getelementptr' 'd_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_416 : Operation 2223 [2/2] (1.75ns)   --->   "%d_load_31 = load float* %d_addr_31, align 4" [Group_5/sample.c:1901]   --->   Operation 2223 'load' 'd_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 417 <SV = 377> <Delay = 1.75>
ST_417 : Operation 2224 [1/2] (1.75ns)   --->   "%d_load_31 = load float* %d_addr_31, align 4" [Group_5/sample.c:1901]   --->   Operation 2224 'load' 'd_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 418 <SV = 378> <Delay = 3.51>
ST_418 : Operation 2225 [9/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_31, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2225 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 379> <Delay = 3.51>
ST_419 : Operation 2226 [8/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_31, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2226 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 380> <Delay = 3.51>
ST_420 : Operation 2227 [7/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_31, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2227 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 381> <Delay = 3.51>
ST_421 : Operation 2228 [6/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_31, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2228 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 382> <Delay = 3.51>
ST_422 : Operation 2229 [5/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_31, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2229 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 383> <Delay = 3.51>
ST_423 : Operation 2230 [4/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_31, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2230 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 384> <Delay = 3.51>
ST_424 : Operation 2231 [3/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_31, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2231 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 385> <Delay = 3.51>
ST_425 : Operation 2232 [2/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_31, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2232 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 386> <Delay = 3.51>
ST_426 : Operation 2233 [1/1] (0.00ns)   --->   "%sum_2_3_7 = phi float [ %sum_2_3_6, %167 ], [ %sum_4_3_7, %169 ]" [Group_5/sample.c:1903]   --->   Operation 2233 'phi' 'sum_2_3_7' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 2234 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2234 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 2235 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2235 'specregionbegin' 'tmp_122' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_426 : Operation 2236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2236 'specpipeline' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_426 : Operation 2237 [1/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_31, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2237 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 2238 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_122)" [Group_5/sample.c:1904]   --->   Operation 2238 'specregionend' 'empty_158' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_426 : Operation 2239 [1/1] (0.00ns)   --->   "br label %168" [Group_5/sample.c:1898]   --->   Operation 2239 'br' <Predicate = (!exitcond_3_7)> <Delay = 0.00>

State 427 <SV = 387> <Delay = 2.99>
ST_427 : Operation 2240 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]" [Group_5/sample.c:1905]   --->   Operation 2240 'switch' <Predicate = true> <Delay = 1.21>
ST_427 : Operation 2241 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2241 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_427 : Operation 2242 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2242 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2243 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2243 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_427 : Operation 2244 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2244 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2245 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2245 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_427 : Operation 2246 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2246 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2247 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2247 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_427 : Operation 2248 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2248 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2249 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2249 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_427 : Operation 2250 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2250 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2251 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2251 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_427 : Operation 2252 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2252 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2253 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2253 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_427 : Operation 2254 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2254 'br' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 2255 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2255 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_427 : Operation 2256 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2256 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2257 [1/1] (2.99ns)   --->   "%i_33_3_7 = add i64 %i_3, 8" [Group_5/sample.c:1891]   --->   Operation 2257 'add' 'i_33_3_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 2258 [1/1] (0.00ns)   --->   "br label %129" [Group_5/sample.c:1891]   --->   Operation 2258 'br' <Predicate = true> <Delay = 0.00>

State 428 <SV = 376> <Delay = 1.60>
ST_428 : Operation 2259 [1/1] (0.00ns)   --->   "%sum_1_lcssa_3 = phi float [ %sum_1_3, %129 ], [ %sum_2_3, %131 ], [ %sum_2_3_1, %136 ], [ %sum_2_3_2, %141 ], [ %sum_2_3_3, %146 ], [ %sum_2_3_4, %151 ], [ %sum_2_3_5, %156 ], [ %sum_2_3_6, %161 ]" [Group_5/sample.c:1903]   --->   Operation 2259 'phi' 'sum_1_lcssa_3' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 2260 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa_3 = phi i64 [ %inneridx_1_3, %129 ], [ %tmp_194, %131 ], [ %tmp_195, %136 ], [ %tmp_196, %141 ], [ %tmp_197, %146 ], [ %tmp_198, %151 ], [ %tmp_199, %156 ], [ %tmp_200, %161 ]" [Group_5/sample.c:1894]   --->   Operation 2260 'phi' 'inneridx_1_lcssa_3' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 2261 [1/1] (0.00ns)   --->   "%j_1_lcssa_3 = phi i6 [ %j_1_3, %129 ], [ 16, %131 ], [ 16, %136 ], [ 16, %141 ], [ 16, %146 ], [ 16, %151 ], [ 16, %156 ], [ 16, %161 ]"   --->   Operation 2261 'phi' 'j_1_lcssa_3' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 2262 [1/1] (1.60ns)   --->   "%k_2_3 = add i6 %k, 4" [Group_5/sample.c:1886]   --->   Operation 2262 'add' 'k_2_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 2263 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1886]   --->   Operation 2263 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') [39]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j') [39]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_40', Group_5/sample.c:1886) [79]  (0 ns)
	'load' operation ('dense_15_kernel_arra_41', Group_5/sample.c:1886) on array 'dense_15_kernel_arra' [80]  (2.77 ns)

 <State 3>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_15_kernel_arra_41', Group_5/sample.c:1886) on array 'dense_15_kernel_arra' [80]  (2.77 ns)
	'select' operation ('sel_tmp1_i1', Group_5/sample.c:1886) [96]  (0 ns)
	'select' operation ('sel_tmp3_i1', Group_5/sample.c:1886) [98]  (0.773 ns)
	'select' operation ('sel_tmp5_i1', Group_5/sample.c:1886) [100]  (0 ns)
	'select' operation ('sel_tmp7_i1', Group_5/sample.c:1886) [102]  (0.773 ns)

 <State 4>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_15_kernel_arra_51', Group_5/sample.c:1886) on array 'dense_15_kernel_arra_3' [90]  (2.77 ns)
	'select' operation ('sel_tmp9_i1', Group_5/sample.c:1886) [104]  (0 ns)
	'select' operation ('sel_tmp11_i1', Group_5/sample.c:1886) [106]  (0.773 ns)
	'select' operation ('UnifiedRetVal_i1', Group_5/sample.c:1886) [108]  (0.773 ns)

 <State 5>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1903) [109]  (3.66 ns)

 <State 6>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1903) [109]  (3.66 ns)

 <State 7>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1903) [109]  (3.66 ns)

 <State 8>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1903) [109]  (3.66 ns)

 <State 9>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1903) [109]  (3.66 ns)

 <State 10>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i', Group_5/sample.c:1891) with incoming values : ('i_33_0_7', Group_5/sample.c:1891) [112]  (0 ns)
	'icmp' operation ('exitcond1', Group_5/sample.c:1891) [116]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [510]  (1.8 ns)

 <State 11>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2', Group_5/sample.c:1898) with incoming values : ('tmp_37', Group_5/sample.c:1898) [122]  (0 ns)
	'getelementptr' operation ('d_addr', Group_5/sample.c:1901) [132]  (0 ns)
	'load' operation ('d_load', Group_5/sample.c:1901) on array 'd' [133]  (1.75 ns)

 <State 12>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load', Group_5/sample.c:1901) on array 'd' [133]  (1.75 ns)

 <State 13>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 14>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 15>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 16>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 17>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 18>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 19>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 20>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 21>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 22>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_s', Group_5/sample.c:1891) [164]  (0 ns)
	'icmp' operation ('exitcond1_0_1', Group_5/sample.c:1891) [165]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [510]  (1.8 ns)

 <State 23>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_0_1', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_1', Group_5/sample.c:1898) [171]  (0 ns)
	'getelementptr' operation ('d_addr_1', Group_5/sample.c:1901) [181]  (0 ns)
	'load' operation ('d_load_1', Group_5/sample.c:1901) on array 'd' [182]  (1.75 ns)

 <State 24>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_1', Group_5/sample.c:1901) on array 'd' [182]  (1.75 ns)

 <State 25>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [183]  (3.51 ns)

 <State 26>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [183]  (3.51 ns)

 <State 27>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [183]  (3.51 ns)

 <State 28>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [183]  (3.51 ns)

 <State 29>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [183]  (3.51 ns)

 <State 30>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [183]  (3.51 ns)

 <State 31>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [183]  (3.51 ns)

 <State 32>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [183]  (3.51 ns)

 <State 33>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [183]  (3.51 ns)

 <State 34>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_8', Group_5/sample.c:1891) [213]  (0 ns)
	'icmp' operation ('exitcond1_0_2', Group_5/sample.c:1891) [214]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [510]  (1.8 ns)

 <State 35>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_0_2', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_2', Group_5/sample.c:1898) [220]  (0 ns)
	'getelementptr' operation ('d_addr_2', Group_5/sample.c:1901) [230]  (0 ns)
	'load' operation ('d_load_2', Group_5/sample.c:1901) on array 'd' [231]  (1.75 ns)

 <State 36>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_2', Group_5/sample.c:1901) on array 'd' [231]  (1.75 ns)

 <State 37>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [232]  (3.51 ns)

 <State 38>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [232]  (3.51 ns)

 <State 39>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [232]  (3.51 ns)

 <State 40>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [232]  (3.51 ns)

 <State 41>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [232]  (3.51 ns)

 <State 42>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [232]  (3.51 ns)

 <State 43>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [232]  (3.51 ns)

 <State 44>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [232]  (3.51 ns)

 <State 45>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [232]  (3.51 ns)

 <State 46>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_9', Group_5/sample.c:1891) [262]  (0 ns)
	'icmp' operation ('exitcond1_0_3', Group_5/sample.c:1891) [263]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [510]  (1.8 ns)

 <State 47>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_0_3', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_3', Group_5/sample.c:1898) [269]  (0 ns)
	'getelementptr' operation ('d_addr_3', Group_5/sample.c:1901) [279]  (0 ns)
	'load' operation ('d_load_3', Group_5/sample.c:1901) on array 'd' [280]  (1.75 ns)

 <State 48>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_3', Group_5/sample.c:1901) on array 'd' [280]  (1.75 ns)

 <State 49>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [281]  (3.51 ns)

 <State 50>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [281]  (3.51 ns)

 <State 51>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [281]  (3.51 ns)

 <State 52>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [281]  (3.51 ns)

 <State 53>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [281]  (3.51 ns)

 <State 54>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [281]  (3.51 ns)

 <State 55>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [281]  (3.51 ns)

 <State 56>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [281]  (3.51 ns)

 <State 57>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [281]  (3.51 ns)

 <State 58>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_1', Group_5/sample.c:1891) [311]  (0 ns)
	'icmp' operation ('exitcond1_0_4', Group_5/sample.c:1891) [312]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [510]  (1.8 ns)

 <State 59>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_0_4', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_4', Group_5/sample.c:1898) [318]  (0 ns)
	'getelementptr' operation ('d_addr_4', Group_5/sample.c:1901) [328]  (0 ns)
	'load' operation ('d_load_4', Group_5/sample.c:1901) on array 'd' [329]  (1.75 ns)

 <State 60>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_4', Group_5/sample.c:1901) on array 'd' [329]  (1.75 ns)

 <State 61>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [330]  (3.51 ns)

 <State 62>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [330]  (3.51 ns)

 <State 63>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [330]  (3.51 ns)

 <State 64>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [330]  (3.51 ns)

 <State 65>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [330]  (3.51 ns)

 <State 66>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [330]  (3.51 ns)

 <State 67>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [330]  (3.51 ns)

 <State 68>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [330]  (3.51 ns)

 <State 69>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [330]  (3.51 ns)

 <State 70>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_2', Group_5/sample.c:1891) [360]  (0 ns)
	'icmp' operation ('exitcond1_0_5', Group_5/sample.c:1891) [361]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [510]  (1.8 ns)

 <State 71>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_0_5', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_5', Group_5/sample.c:1898) [367]  (0 ns)
	'getelementptr' operation ('d_addr_5', Group_5/sample.c:1901) [377]  (0 ns)
	'load' operation ('d_load_5', Group_5/sample.c:1901) on array 'd' [378]  (1.75 ns)

 <State 72>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_5', Group_5/sample.c:1901) on array 'd' [378]  (1.75 ns)

 <State 73>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [379]  (3.51 ns)

 <State 74>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [379]  (3.51 ns)

 <State 75>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [379]  (3.51 ns)

 <State 76>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [379]  (3.51 ns)

 <State 77>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [379]  (3.51 ns)

 <State 78>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [379]  (3.51 ns)

 <State 79>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [379]  (3.51 ns)

 <State 80>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [379]  (3.51 ns)

 <State 81>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [379]  (3.51 ns)

 <State 82>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_3', Group_5/sample.c:1891) [409]  (0 ns)
	'icmp' operation ('exitcond1_0_6', Group_5/sample.c:1891) [410]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [510]  (1.8 ns)

 <State 83>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_0_6', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_6', Group_5/sample.c:1898) [416]  (0 ns)
	'getelementptr' operation ('d_addr_6', Group_5/sample.c:1901) [426]  (0 ns)
	'load' operation ('d_load_6', Group_5/sample.c:1901) on array 'd' [427]  (1.75 ns)

 <State 84>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_6', Group_5/sample.c:1901) on array 'd' [427]  (1.75 ns)

 <State 85>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [428]  (3.51 ns)

 <State 86>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [428]  (3.51 ns)

 <State 87>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [428]  (3.51 ns)

 <State 88>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [428]  (3.51 ns)

 <State 89>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [428]  (3.51 ns)

 <State 90>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [428]  (3.51 ns)

 <State 91>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [428]  (3.51 ns)

 <State 92>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [428]  (3.51 ns)

 <State 93>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [428]  (3.51 ns)

 <State 94>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_4', Group_5/sample.c:1891) [458]  (0 ns)
	'icmp' operation ('exitcond1_0_7', Group_5/sample.c:1891) [459]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [510]  (1.8 ns)

 <State 95>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_0_7', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_7', Group_5/sample.c:1898) [465]  (0 ns)
	'getelementptr' operation ('d_addr_7', Group_5/sample.c:1901) [475]  (0 ns)
	'load' operation ('d_load_7', Group_5/sample.c:1901) on array 'd' [476]  (1.75 ns)

 <State 96>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_7', Group_5/sample.c:1901) on array 'd' [476]  (1.75 ns)

 <State 97>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [477]  (3.51 ns)

 <State 98>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [477]  (3.51 ns)

 <State 99>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [477]  (3.51 ns)

 <State 100>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [477]  (3.51 ns)

 <State 101>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [477]  (3.51 ns)

 <State 102>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [477]  (3.51 ns)

 <State 103>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [477]  (3.51 ns)

 <State 104>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [477]  (3.51 ns)

 <State 105>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [477]  (3.51 ns)

 <State 106>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1905) of variable 'sum_2_0_7', Group_5/sample.c:1903 on array 'C6' [483]  (1.75 ns)

 <State 107>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_0_7', Group_5/sample.c:1891) [507]  (3 ns)

 <State 108>: 1.73ns
The critical path consists of the following:
	'phi' operation ('j_1_lcssa') [512]  (0 ns)
	'add' operation ('sum6_1', Group_5/sample.c:1888) [544]  (1.73 ns)

 <State 109>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_15_kernel_arra_32', Group_5/sample.c:1888) [555]  (0 ns)
	'load' operation ('dense_15_kernel_arra_33', Group_5/sample.c:1888) on array 'dense_15_kernel_arra_4' [556]  (2.77 ns)

 <State 110>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_15_kernel_arra_25', Group_5/sample.c:1888) on array 'dense_15_kernel_arra' [548]  (2.77 ns)
	'select' operation ('sel_tmp1_i', Group_5/sample.c:1888) [564]  (0 ns)
	'select' operation ('sel_tmp3_i', Group_5/sample.c:1888) [566]  (0.773 ns)
	'select' operation ('sel_tmp5_i', Group_5/sample.c:1888) [568]  (0 ns)
	'select' operation ('sel_tmp7_i', Group_5/sample.c:1888) [570]  (0.773 ns)

 <State 111>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_15_kernel_arra_35', Group_5/sample.c:1888) on array 'dense_15_kernel_arra_3' [558]  (2.77 ns)
	'select' operation ('sel_tmp9_i', Group_5/sample.c:1888) [572]  (0 ns)
	'select' operation ('sel_tmp11_i', Group_5/sample.c:1888) [574]  (0.773 ns)
	'select' operation ('UnifiedRetVal_i', Group_5/sample.c:1888) [576]  (0.773 ns)

 <State 112>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [577]  (3.66 ns)

 <State 113>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [577]  (3.66 ns)

 <State 114>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [577]  (3.66 ns)

 <State 115>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [577]  (3.66 ns)

 <State 116>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [577]  (3.66 ns)

 <State 117>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i_1', Group_5/sample.c:1891) with incoming values : ('i_33_1_7', Group_5/sample.c:1891) [580]  (0 ns)
	'icmp' operation ('exitcond1_1', Group_5/sample.c:1891) [584]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [978]  (1.8 ns)

 <State 118>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_1', Group_5/sample.c:1898) with incoming values : ('tmp_37_1', Group_5/sample.c:1898) [590]  (0 ns)
	'getelementptr' operation ('d_addr_8', Group_5/sample.c:1901) [600]  (0 ns)
	'load' operation ('d_load_8', Group_5/sample.c:1901) on array 'd' [601]  (1.75 ns)

 <State 119>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_8', Group_5/sample.c:1901) on array 'd' [601]  (1.75 ns)

 <State 120>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [602]  (3.51 ns)

 <State 121>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [602]  (3.51 ns)

 <State 122>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [602]  (3.51 ns)

 <State 123>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [602]  (3.51 ns)

 <State 124>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [602]  (3.51 ns)

 <State 125>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [602]  (3.51 ns)

 <State 126>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [602]  (3.51 ns)

 <State 127>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [602]  (3.51 ns)

 <State 128>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [602]  (3.51 ns)

 <State 129>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_s', Group_5/sample.c:1891) [632]  (0 ns)
	'icmp' operation ('exitcond1_1_1', Group_5/sample.c:1891) [633]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [978]  (1.8 ns)

 <State 130>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_1_1', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_1', Group_5/sample.c:1898) [639]  (0 ns)
	'getelementptr' operation ('d_addr_9', Group_5/sample.c:1901) [649]  (0 ns)
	'load' operation ('d_load_9', Group_5/sample.c:1901) on array 'd' [650]  (1.75 ns)

 <State 131>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_9', Group_5/sample.c:1901) on array 'd' [650]  (1.75 ns)

 <State 132>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [651]  (3.51 ns)

 <State 133>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [651]  (3.51 ns)

 <State 134>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [651]  (3.51 ns)

 <State 135>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [651]  (3.51 ns)

 <State 136>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [651]  (3.51 ns)

 <State 137>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [651]  (3.51 ns)

 <State 138>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [651]  (3.51 ns)

 <State 139>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [651]  (3.51 ns)

 <State 140>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [651]  (3.51 ns)

 <State 141>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_8', Group_5/sample.c:1891) [681]  (0 ns)
	'icmp' operation ('exitcond1_1_2', Group_5/sample.c:1891) [682]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [978]  (1.8 ns)

 <State 142>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_1_2', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_2', Group_5/sample.c:1898) [688]  (0 ns)
	'getelementptr' operation ('d_addr_10', Group_5/sample.c:1901) [698]  (0 ns)
	'load' operation ('d_load_10', Group_5/sample.c:1901) on array 'd' [699]  (1.75 ns)

 <State 143>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_10', Group_5/sample.c:1901) on array 'd' [699]  (1.75 ns)

 <State 144>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [700]  (3.51 ns)

 <State 145>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [700]  (3.51 ns)

 <State 146>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [700]  (3.51 ns)

 <State 147>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [700]  (3.51 ns)

 <State 148>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [700]  (3.51 ns)

 <State 149>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [700]  (3.51 ns)

 <State 150>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [700]  (3.51 ns)

 <State 151>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [700]  (3.51 ns)

 <State 152>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [700]  (3.51 ns)

 <State 153>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_9', Group_5/sample.c:1891) [730]  (0 ns)
	'icmp' operation ('exitcond1_1_3', Group_5/sample.c:1891) [731]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [978]  (1.8 ns)

 <State 154>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_1_3', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_3', Group_5/sample.c:1898) [737]  (0 ns)
	'getelementptr' operation ('d_addr_11', Group_5/sample.c:1901) [747]  (0 ns)
	'load' operation ('d_load_11', Group_5/sample.c:1901) on array 'd' [748]  (1.75 ns)

 <State 155>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_11', Group_5/sample.c:1901) on array 'd' [748]  (1.75 ns)

 <State 156>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [749]  (3.51 ns)

 <State 157>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [749]  (3.51 ns)

 <State 158>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [749]  (3.51 ns)

 <State 159>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [749]  (3.51 ns)

 <State 160>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [749]  (3.51 ns)

 <State 161>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [749]  (3.51 ns)

 <State 162>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [749]  (3.51 ns)

 <State 163>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [749]  (3.51 ns)

 <State 164>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [749]  (3.51 ns)

 <State 165>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_1', Group_5/sample.c:1891) [779]  (0 ns)
	'icmp' operation ('exitcond1_1_4', Group_5/sample.c:1891) [780]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [978]  (1.8 ns)

 <State 166>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_1_4', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_4', Group_5/sample.c:1898) [786]  (0 ns)
	'getelementptr' operation ('d_addr_12', Group_5/sample.c:1901) [796]  (0 ns)
	'load' operation ('d_load_12', Group_5/sample.c:1901) on array 'd' [797]  (1.75 ns)

 <State 167>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_12', Group_5/sample.c:1901) on array 'd' [797]  (1.75 ns)

 <State 168>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [798]  (3.51 ns)

 <State 169>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [798]  (3.51 ns)

 <State 170>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [798]  (3.51 ns)

 <State 171>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [798]  (3.51 ns)

 <State 172>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [798]  (3.51 ns)

 <State 173>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [798]  (3.51 ns)

 <State 174>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [798]  (3.51 ns)

 <State 175>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [798]  (3.51 ns)

 <State 176>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [798]  (3.51 ns)

 <State 177>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_2', Group_5/sample.c:1891) [828]  (0 ns)
	'icmp' operation ('exitcond1_1_5', Group_5/sample.c:1891) [829]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [978]  (1.8 ns)

 <State 178>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_1_5', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_5', Group_5/sample.c:1898) [835]  (0 ns)
	'getelementptr' operation ('d_addr_13', Group_5/sample.c:1901) [845]  (0 ns)
	'load' operation ('d_load_13', Group_5/sample.c:1901) on array 'd' [846]  (1.75 ns)

 <State 179>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_13', Group_5/sample.c:1901) on array 'd' [846]  (1.75 ns)

 <State 180>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [847]  (3.51 ns)

 <State 181>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [847]  (3.51 ns)

 <State 182>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [847]  (3.51 ns)

 <State 183>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [847]  (3.51 ns)

 <State 184>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [847]  (3.51 ns)

 <State 185>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [847]  (3.51 ns)

 <State 186>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [847]  (3.51 ns)

 <State 187>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [847]  (3.51 ns)

 <State 188>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [847]  (3.51 ns)

 <State 189>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_3', Group_5/sample.c:1891) [877]  (0 ns)
	'icmp' operation ('exitcond1_1_6', Group_5/sample.c:1891) [878]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [978]  (1.8 ns)

 <State 190>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_1_6', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_6', Group_5/sample.c:1898) [884]  (0 ns)
	'getelementptr' operation ('d_addr_14', Group_5/sample.c:1901) [894]  (0 ns)
	'load' operation ('d_load_14', Group_5/sample.c:1901) on array 'd' [895]  (1.75 ns)

 <State 191>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_14', Group_5/sample.c:1901) on array 'd' [895]  (1.75 ns)

 <State 192>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [896]  (3.51 ns)

 <State 193>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [896]  (3.51 ns)

 <State 194>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [896]  (3.51 ns)

 <State 195>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [896]  (3.51 ns)

 <State 196>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [896]  (3.51 ns)

 <State 197>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [896]  (3.51 ns)

 <State 198>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [896]  (3.51 ns)

 <State 199>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [896]  (3.51 ns)

 <State 200>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [896]  (3.51 ns)

 <State 201>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_4', Group_5/sample.c:1891) [926]  (0 ns)
	'icmp' operation ('exitcond1_1_7', Group_5/sample.c:1891) [927]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [978]  (1.8 ns)

 <State 202>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_1_7', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_7', Group_5/sample.c:1898) [933]  (0 ns)
	'getelementptr' operation ('d_addr_15', Group_5/sample.c:1901) [943]  (0 ns)
	'load' operation ('d_load_15', Group_5/sample.c:1901) on array 'd' [944]  (1.75 ns)

 <State 203>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_15', Group_5/sample.c:1901) on array 'd' [944]  (1.75 ns)

 <State 204>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [945]  (3.51 ns)

 <State 205>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [945]  (3.51 ns)

 <State 206>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [945]  (3.51 ns)

 <State 207>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [945]  (3.51 ns)

 <State 208>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [945]  (3.51 ns)

 <State 209>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [945]  (3.51 ns)

 <State 210>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [945]  (3.51 ns)

 <State 211>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [945]  (3.51 ns)

 <State 212>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [945]  (3.51 ns)

 <State 213>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1905) of variable 'sum_2_1_7', Group_5/sample.c:1903 on array 'C6' [951]  (1.75 ns)

 <State 214>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_1_7', Group_5/sample.c:1891) [975]  (3 ns)

 <State 215>: 1.73ns
The critical path consists of the following:
	'phi' operation ('j_1_lcssa_1') [980]  (0 ns)
	'add' operation ('sum6_2', Group_5/sample.c:1888) [1012]  (1.73 ns)

 <State 216>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_15_kernel_arra_62', Group_5/sample.c:1888) [1021]  (0 ns)
	'load' operation ('dense_15_kernel_arra_63', Group_5/sample.c:1888) on array 'dense_15_kernel_arra_5' [1022]  (2.77 ns)

 <State 217>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_15_kernel_arra_57', Group_5/sample.c:1888) on array 'dense_15_kernel_arra' [1016]  (2.77 ns)
	'select' operation ('sel_tmp1_i2', Group_5/sample.c:1888) [1032]  (0 ns)
	'select' operation ('sel_tmp3_i2', Group_5/sample.c:1888) [1034]  (0.773 ns)
	'select' operation ('sel_tmp5_i2', Group_5/sample.c:1888) [1036]  (0 ns)
	'select' operation ('sel_tmp7_i2', Group_5/sample.c:1888) [1038]  (0.773 ns)

 <State 218>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_15_kernel_arra_67', Group_5/sample.c:1888) on array 'dense_15_kernel_arra_3' [1026]  (2.77 ns)
	'select' operation ('sel_tmp9_i2', Group_5/sample.c:1888) [1040]  (0 ns)
	'select' operation ('sel_tmp11_i2', Group_5/sample.c:1888) [1042]  (0.773 ns)
	'select' operation ('UnifiedRetVal_i2', Group_5/sample.c:1888) [1044]  (0.773 ns)

 <State 219>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [1045]  (3.66 ns)

 <State 220>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [1045]  (3.66 ns)

 <State 221>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [1045]  (3.66 ns)

 <State 222>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [1045]  (3.66 ns)

 <State 223>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [1045]  (3.66 ns)

 <State 224>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i_2', Group_5/sample.c:1891) with incoming values : ('i_33_2_7', Group_5/sample.c:1891) [1048]  (0 ns)
	'icmp' operation ('exitcond1_2', Group_5/sample.c:1891) [1052]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1446]  (1.8 ns)

 <State 225>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_2', Group_5/sample.c:1898) with incoming values : ('tmp_37_2', Group_5/sample.c:1898) [1058]  (0 ns)
	'getelementptr' operation ('d_addr_16', Group_5/sample.c:1901) [1068]  (0 ns)
	'load' operation ('d_load_16', Group_5/sample.c:1901) on array 'd' [1069]  (1.75 ns)

 <State 226>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_16', Group_5/sample.c:1901) on array 'd' [1069]  (1.75 ns)

 <State 227>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1070]  (3.51 ns)

 <State 228>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1070]  (3.51 ns)

 <State 229>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1070]  (3.51 ns)

 <State 230>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1070]  (3.51 ns)

 <State 231>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1070]  (3.51 ns)

 <State 232>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1070]  (3.51 ns)

 <State 233>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1070]  (3.51 ns)

 <State 234>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1070]  (3.51 ns)

 <State 235>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1070]  (3.51 ns)

 <State 236>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_s', Group_5/sample.c:1891) [1100]  (0 ns)
	'icmp' operation ('exitcond1_2_1', Group_5/sample.c:1891) [1101]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1446]  (1.8 ns)

 <State 237>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_2_1', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_1', Group_5/sample.c:1898) [1107]  (0 ns)
	'getelementptr' operation ('d_addr_17', Group_5/sample.c:1901) [1117]  (0 ns)
	'load' operation ('d_load_17', Group_5/sample.c:1901) on array 'd' [1118]  (1.75 ns)

 <State 238>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_17', Group_5/sample.c:1901) on array 'd' [1118]  (1.75 ns)

 <State 239>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1119]  (3.51 ns)

 <State 240>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1119]  (3.51 ns)

 <State 241>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1119]  (3.51 ns)

 <State 242>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1119]  (3.51 ns)

 <State 243>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1119]  (3.51 ns)

 <State 244>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1119]  (3.51 ns)

 <State 245>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1119]  (3.51 ns)

 <State 246>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1119]  (3.51 ns)

 <State 247>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1119]  (3.51 ns)

 <State 248>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_8', Group_5/sample.c:1891) [1149]  (0 ns)
	'icmp' operation ('exitcond1_2_2', Group_5/sample.c:1891) [1150]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1446]  (1.8 ns)

 <State 249>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_2_2', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_2', Group_5/sample.c:1898) [1156]  (0 ns)
	'getelementptr' operation ('d_addr_18', Group_5/sample.c:1901) [1166]  (0 ns)
	'load' operation ('d_load_18', Group_5/sample.c:1901) on array 'd' [1167]  (1.75 ns)

 <State 250>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_18', Group_5/sample.c:1901) on array 'd' [1167]  (1.75 ns)

 <State 251>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1168]  (3.51 ns)

 <State 252>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1168]  (3.51 ns)

 <State 253>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1168]  (3.51 ns)

 <State 254>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1168]  (3.51 ns)

 <State 255>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1168]  (3.51 ns)

 <State 256>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1168]  (3.51 ns)

 <State 257>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1168]  (3.51 ns)

 <State 258>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1168]  (3.51 ns)

 <State 259>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1168]  (3.51 ns)

 <State 260>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_9', Group_5/sample.c:1891) [1198]  (0 ns)
	'icmp' operation ('exitcond1_2_3', Group_5/sample.c:1891) [1199]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1446]  (1.8 ns)

 <State 261>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_2_3', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_3', Group_5/sample.c:1898) [1205]  (0 ns)
	'getelementptr' operation ('d_addr_19', Group_5/sample.c:1901) [1215]  (0 ns)
	'load' operation ('d_load_19', Group_5/sample.c:1901) on array 'd' [1216]  (1.75 ns)

 <State 262>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_19', Group_5/sample.c:1901) on array 'd' [1216]  (1.75 ns)

 <State 263>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1217]  (3.51 ns)

 <State 264>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1217]  (3.51 ns)

 <State 265>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1217]  (3.51 ns)

 <State 266>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1217]  (3.51 ns)

 <State 267>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1217]  (3.51 ns)

 <State 268>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1217]  (3.51 ns)

 <State 269>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1217]  (3.51 ns)

 <State 270>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1217]  (3.51 ns)

 <State 271>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1217]  (3.51 ns)

 <State 272>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_1', Group_5/sample.c:1891) [1247]  (0 ns)
	'icmp' operation ('exitcond1_2_4', Group_5/sample.c:1891) [1248]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1446]  (1.8 ns)

 <State 273>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_2_4', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_4', Group_5/sample.c:1898) [1254]  (0 ns)
	'getelementptr' operation ('d_addr_20', Group_5/sample.c:1901) [1264]  (0 ns)
	'load' operation ('d_load_20', Group_5/sample.c:1901) on array 'd' [1265]  (1.75 ns)

 <State 274>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_20', Group_5/sample.c:1901) on array 'd' [1265]  (1.75 ns)

 <State 275>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1266]  (3.51 ns)

 <State 276>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1266]  (3.51 ns)

 <State 277>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1266]  (3.51 ns)

 <State 278>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1266]  (3.51 ns)

 <State 279>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1266]  (3.51 ns)

 <State 280>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1266]  (3.51 ns)

 <State 281>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1266]  (3.51 ns)

 <State 282>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1266]  (3.51 ns)

 <State 283>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1266]  (3.51 ns)

 <State 284>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_2', Group_5/sample.c:1891) [1296]  (0 ns)
	'icmp' operation ('exitcond1_2_5', Group_5/sample.c:1891) [1297]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1446]  (1.8 ns)

 <State 285>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_2_5', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_5', Group_5/sample.c:1898) [1303]  (0 ns)
	'getelementptr' operation ('d_addr_21', Group_5/sample.c:1901) [1313]  (0 ns)
	'load' operation ('d_load_21', Group_5/sample.c:1901) on array 'd' [1314]  (1.75 ns)

 <State 286>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_21', Group_5/sample.c:1901) on array 'd' [1314]  (1.75 ns)

 <State 287>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1315]  (3.51 ns)

 <State 288>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1315]  (3.51 ns)

 <State 289>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1315]  (3.51 ns)

 <State 290>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1315]  (3.51 ns)

 <State 291>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1315]  (3.51 ns)

 <State 292>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1315]  (3.51 ns)

 <State 293>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1315]  (3.51 ns)

 <State 294>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1315]  (3.51 ns)

 <State 295>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1315]  (3.51 ns)

 <State 296>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_3', Group_5/sample.c:1891) [1345]  (0 ns)
	'icmp' operation ('exitcond1_2_6', Group_5/sample.c:1891) [1346]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1446]  (1.8 ns)

 <State 297>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_2_6', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_6', Group_5/sample.c:1898) [1352]  (0 ns)
	'getelementptr' operation ('d_addr_22', Group_5/sample.c:1901) [1362]  (0 ns)
	'load' operation ('d_load_22', Group_5/sample.c:1901) on array 'd' [1363]  (1.75 ns)

 <State 298>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_22', Group_5/sample.c:1901) on array 'd' [1363]  (1.75 ns)

 <State 299>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1364]  (3.51 ns)

 <State 300>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1364]  (3.51 ns)

 <State 301>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1364]  (3.51 ns)

 <State 302>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1364]  (3.51 ns)

 <State 303>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1364]  (3.51 ns)

 <State 304>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1364]  (3.51 ns)

 <State 305>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1364]  (3.51 ns)

 <State 306>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1364]  (3.51 ns)

 <State 307>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1364]  (3.51 ns)

 <State 308>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_4', Group_5/sample.c:1891) [1394]  (0 ns)
	'icmp' operation ('exitcond1_2_7', Group_5/sample.c:1891) [1395]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1446]  (1.8 ns)

 <State 309>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_2_7', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_7', Group_5/sample.c:1898) [1401]  (0 ns)
	'getelementptr' operation ('d_addr_23', Group_5/sample.c:1901) [1411]  (0 ns)
	'load' operation ('d_load_23', Group_5/sample.c:1901) on array 'd' [1412]  (1.75 ns)

 <State 310>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_23', Group_5/sample.c:1901) on array 'd' [1412]  (1.75 ns)

 <State 311>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1413]  (3.51 ns)

 <State 312>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1413]  (3.51 ns)

 <State 313>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1413]  (3.51 ns)

 <State 314>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1413]  (3.51 ns)

 <State 315>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1413]  (3.51 ns)

 <State 316>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1413]  (3.51 ns)

 <State 317>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1413]  (3.51 ns)

 <State 318>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1413]  (3.51 ns)

 <State 319>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1413]  (3.51 ns)

 <State 320>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1905) of variable 'sum_2_2_7', Group_5/sample.c:1903 on array 'C6' [1419]  (1.75 ns)

 <State 321>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_2_7', Group_5/sample.c:1891) [1443]  (3 ns)

 <State 322>: 1.73ns
The critical path consists of the following:
	'phi' operation ('j_1_lcssa_2') [1448]  (0 ns)
	'add' operation ('sum6_3', Group_5/sample.c:1888) [1480]  (1.73 ns)

 <State 323>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_15_kernel_arra_72', Group_5/sample.c:1888) [1483]  (0 ns)
	'load' operation ('dense_15_kernel_arra_73', Group_5/sample.c:1888) on array 'dense_15_kernel_arra' [1484]  (2.77 ns)

 <State 324>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_15_kernel_arra_73', Group_5/sample.c:1888) on array 'dense_15_kernel_arra' [1484]  (2.77 ns)
	'select' operation ('sel_tmp1_i3', Group_5/sample.c:1888) [1500]  (0 ns)
	'select' operation ('sel_tmp3_i3', Group_5/sample.c:1888) [1502]  (0.773 ns)
	'select' operation ('sel_tmp5_i3', Group_5/sample.c:1888) [1504]  (0 ns)
	'select' operation ('sel_tmp7_i3', Group_5/sample.c:1888) [1506]  (0.773 ns)

 <State 325>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_15_kernel_arra_83', Group_5/sample.c:1888) on array 'dense_15_kernel_arra_3' [1494]  (2.77 ns)
	'select' operation ('sel_tmp9_i3', Group_5/sample.c:1888) [1508]  (0 ns)
	'select' operation ('sel_tmp11_i3', Group_5/sample.c:1888) [1510]  (0.773 ns)
	'select' operation ('UnifiedRetVal_i3', Group_5/sample.c:1888) [1512]  (0.773 ns)

 <State 326>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [1513]  (3.66 ns)

 <State 327>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [1513]  (3.66 ns)

 <State 328>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [1513]  (3.66 ns)

 <State 329>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [1513]  (3.66 ns)

 <State 330>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [1513]  (3.66 ns)

 <State 331>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i_3', Group_5/sample.c:1891) with incoming values : ('i_33_3_7', Group_5/sample.c:1891) [1516]  (0 ns)
	'icmp' operation ('exitcond1_3', Group_5/sample.c:1891) [1520]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1914]  (1.8 ns)

 <State 332>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_3', Group_5/sample.c:1898) with incoming values : ('tmp_37_3', Group_5/sample.c:1898) [1526]  (0 ns)
	'getelementptr' operation ('d_addr_24', Group_5/sample.c:1901) [1536]  (0 ns)
	'load' operation ('d_load_24', Group_5/sample.c:1901) on array 'd' [1537]  (1.75 ns)

 <State 333>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_24', Group_5/sample.c:1901) on array 'd' [1537]  (1.75 ns)

 <State 334>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1538]  (3.51 ns)

 <State 335>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1538]  (3.51 ns)

 <State 336>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1538]  (3.51 ns)

 <State 337>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1538]  (3.51 ns)

 <State 338>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1538]  (3.51 ns)

 <State 339>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1538]  (3.51 ns)

 <State 340>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1538]  (3.51 ns)

 <State 341>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1538]  (3.51 ns)

 <State 342>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1538]  (3.51 ns)

 <State 343>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_s', Group_5/sample.c:1891) [1568]  (0 ns)
	'icmp' operation ('exitcond1_3_1', Group_5/sample.c:1891) [1569]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1914]  (1.8 ns)

 <State 344>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_3_1', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_1', Group_5/sample.c:1898) [1575]  (0 ns)
	'getelementptr' operation ('d_addr_25', Group_5/sample.c:1901) [1585]  (0 ns)
	'load' operation ('d_load_25', Group_5/sample.c:1901) on array 'd' [1586]  (1.75 ns)

 <State 345>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_25', Group_5/sample.c:1901) on array 'd' [1586]  (1.75 ns)

 <State 346>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1587]  (3.51 ns)

 <State 347>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1587]  (3.51 ns)

 <State 348>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1587]  (3.51 ns)

 <State 349>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1587]  (3.51 ns)

 <State 350>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1587]  (3.51 ns)

 <State 351>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1587]  (3.51 ns)

 <State 352>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1587]  (3.51 ns)

 <State 353>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1587]  (3.51 ns)

 <State 354>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1587]  (3.51 ns)

 <State 355>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_8', Group_5/sample.c:1891) [1617]  (0 ns)
	'icmp' operation ('exitcond1_3_2', Group_5/sample.c:1891) [1618]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1914]  (1.8 ns)

 <State 356>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_3_2', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_2', Group_5/sample.c:1898) [1624]  (0 ns)
	'getelementptr' operation ('d_addr_26', Group_5/sample.c:1901) [1634]  (0 ns)
	'load' operation ('d_load_26', Group_5/sample.c:1901) on array 'd' [1635]  (1.75 ns)

 <State 357>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_26', Group_5/sample.c:1901) on array 'd' [1635]  (1.75 ns)

 <State 358>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1636]  (3.51 ns)

 <State 359>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1636]  (3.51 ns)

 <State 360>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1636]  (3.51 ns)

 <State 361>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1636]  (3.51 ns)

 <State 362>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1636]  (3.51 ns)

 <State 363>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1636]  (3.51 ns)

 <State 364>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1636]  (3.51 ns)

 <State 365>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1636]  (3.51 ns)

 <State 366>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1636]  (3.51 ns)

 <State 367>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_9', Group_5/sample.c:1891) [1666]  (0 ns)
	'icmp' operation ('exitcond1_3_3', Group_5/sample.c:1891) [1667]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1914]  (1.8 ns)

 <State 368>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_3_3', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_3', Group_5/sample.c:1898) [1673]  (0 ns)
	'getelementptr' operation ('d_addr_27', Group_5/sample.c:1901) [1683]  (0 ns)
	'load' operation ('d_load_27', Group_5/sample.c:1901) on array 'd' [1684]  (1.75 ns)

 <State 369>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_27', Group_5/sample.c:1901) on array 'd' [1684]  (1.75 ns)

 <State 370>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1685]  (3.51 ns)

 <State 371>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1685]  (3.51 ns)

 <State 372>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1685]  (3.51 ns)

 <State 373>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1685]  (3.51 ns)

 <State 374>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1685]  (3.51 ns)

 <State 375>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1685]  (3.51 ns)

 <State 376>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1685]  (3.51 ns)

 <State 377>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1685]  (3.51 ns)

 <State 378>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1685]  (3.51 ns)

 <State 379>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_1', Group_5/sample.c:1891) [1715]  (0 ns)
	'icmp' operation ('exitcond1_3_4', Group_5/sample.c:1891) [1716]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1914]  (1.8 ns)

 <State 380>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_3_4', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_4', Group_5/sample.c:1898) [1722]  (0 ns)
	'getelementptr' operation ('d_addr_28', Group_5/sample.c:1901) [1732]  (0 ns)
	'load' operation ('d_load_28', Group_5/sample.c:1901) on array 'd' [1733]  (1.75 ns)

 <State 381>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_28', Group_5/sample.c:1901) on array 'd' [1733]  (1.75 ns)

 <State 382>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1734]  (3.51 ns)

 <State 383>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1734]  (3.51 ns)

 <State 384>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1734]  (3.51 ns)

 <State 385>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1734]  (3.51 ns)

 <State 386>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1734]  (3.51 ns)

 <State 387>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1734]  (3.51 ns)

 <State 388>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1734]  (3.51 ns)

 <State 389>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1734]  (3.51 ns)

 <State 390>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1734]  (3.51 ns)

 <State 391>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_2', Group_5/sample.c:1891) [1764]  (0 ns)
	'icmp' operation ('exitcond1_3_5', Group_5/sample.c:1891) [1765]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1914]  (1.8 ns)

 <State 392>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_3_5', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_5', Group_5/sample.c:1898) [1771]  (0 ns)
	'getelementptr' operation ('d_addr_29', Group_5/sample.c:1901) [1781]  (0 ns)
	'load' operation ('d_load_29', Group_5/sample.c:1901) on array 'd' [1782]  (1.75 ns)

 <State 393>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_29', Group_5/sample.c:1901) on array 'd' [1782]  (1.75 ns)

 <State 394>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1783]  (3.51 ns)

 <State 395>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1783]  (3.51 ns)

 <State 396>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1783]  (3.51 ns)

 <State 397>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1783]  (3.51 ns)

 <State 398>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1783]  (3.51 ns)

 <State 399>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1783]  (3.51 ns)

 <State 400>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1783]  (3.51 ns)

 <State 401>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1783]  (3.51 ns)

 <State 402>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1783]  (3.51 ns)

 <State 403>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_3', Group_5/sample.c:1891) [1813]  (0 ns)
	'icmp' operation ('exitcond1_3_6', Group_5/sample.c:1891) [1814]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1914]  (1.8 ns)

 <State 404>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_3_6', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_6', Group_5/sample.c:1898) [1820]  (0 ns)
	'getelementptr' operation ('d_addr_30', Group_5/sample.c:1901) [1830]  (0 ns)
	'load' operation ('d_load_30', Group_5/sample.c:1901) on array 'd' [1831]  (1.75 ns)

 <State 405>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_30', Group_5/sample.c:1901) on array 'd' [1831]  (1.75 ns)

 <State 406>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1832]  (3.51 ns)

 <State 407>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1832]  (3.51 ns)

 <State 408>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1832]  (3.51 ns)

 <State 409>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1832]  (3.51 ns)

 <State 410>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1832]  (3.51 ns)

 <State 411>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1832]  (3.51 ns)

 <State 412>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1832]  (3.51 ns)

 <State 413>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1832]  (3.51 ns)

 <State 414>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1832]  (3.51 ns)

 <State 415>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_4', Group_5/sample.c:1891) [1862]  (0 ns)
	'icmp' operation ('exitcond1_3_7', Group_5/sample.c:1891) [1863]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1914]  (1.8 ns)

 <State 416>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j_2_3_7', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_7', Group_5/sample.c:1898) [1869]  (0 ns)
	'getelementptr' operation ('d_addr_31', Group_5/sample.c:1901) [1879]  (0 ns)
	'load' operation ('d_load_31', Group_5/sample.c:1901) on array 'd' [1880]  (1.75 ns)

 <State 417>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_31', Group_5/sample.c:1901) on array 'd' [1880]  (1.75 ns)

 <State 418>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1881]  (3.51 ns)

 <State 419>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1881]  (3.51 ns)

 <State 420>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1881]  (3.51 ns)

 <State 421>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1881]  (3.51 ns)

 <State 422>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1881]  (3.51 ns)

 <State 423>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1881]  (3.51 ns)

 <State 424>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1881]  (3.51 ns)

 <State 425>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1881]  (3.51 ns)

 <State 426>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1881]  (3.51 ns)

 <State 427>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_3_7', Group_5/sample.c:1891) [1911]  (3 ns)

 <State 428>: 1.6ns
The critical path consists of the following:
	'add' operation ('k_2_3', Group_5/sample.c:1886) [1917]  (1.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
