Command: vcs +v2k -debug_access+all -full64 -timescale=1ns/1ns -fsdb /home/host/Project/finish/apb2spi/rtl/clk_gen.v \
/home/host/Project/finish/apb2spi/rtl/spi_tx.v /home/host/Project/finish/apb2spi/rtl/spi_rx.v \
/home/host/Project/finish/apb2spi/rtl/spi_master_controller.v /home/host/Project/finish/apb2spi/rtl/apb_spi_master.v \
/home/host/Project/finish/apb2spi/rtl/fifo.v /home/host/Project/finish/apb2spi/rtl/apb_interface.v \
/home/host/Project/finish/apb2spi/rtl/apb_slave_mux.v /home/host/Project/finish/apb2spi/rtl/top.v \
/home/host/Project/finish/apb2spi/tb/top_tb.v +incdir+/include -l com.log
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Sat Apr 20 17:54:41 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/host/Project/finish/apb2spi/rtl/clk_gen.v'
Parsing design file '/home/host/Project/finish/apb2spi/rtl/spi_tx.v'
Parsing design file '/home/host/Project/finish/apb2spi/rtl/spi_rx.v'
Parsing design file '/home/host/Project/finish/apb2spi/rtl/spi_master_controller.v'
Parsing design file '/home/host/Project/finish/apb2spi/rtl/apb_spi_master.v'
Parsing design file '/home/host/Project/finish/apb2spi/rtl/fifo.v'
Parsing design file '/home/host/Project/finish/apb2spi/rtl/apb_interface.v'
Parsing design file '/home/host/Project/finish/apb2spi/rtl/apb_slave_mux.v'
Parsing design file '/home/host/Project/finish/apb2spi/rtl/top.v'
Parsing design file '/home/host/Project/finish/apb2spi/tb/top_tb.v'
Top Level Modules:
       top_tb
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module top_tb
make[1]: Entering directory '/home/host/Project/finish/apb2spi/tb/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib \
-L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib   objs/amcQw_d.o   _123864_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/host/Project/finish/apb2spi/tb/csrc'
CPU time: .423 seconds to compile + .299 seconds to elab + .223 seconds to link
