// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_atax_kernel_atax_Pipeline_VITIS_LOOP_23_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0,
        y_address1,
        y_ce1,
        y_we1,
        y_d1,
        y_q1,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        tmp_address0,
        tmp_ce0,
        tmp_we0,
        tmp_d0,
        sext_ln27,
        sext_ln27_1,
        sext_ln27_2,
        sext_ln27_3,
        sext_ln27_4,
        sext_ln27_5,
        sext_ln27_6,
        sext_ln27_7,
        sext_ln27_8,
        sext_ln27_9,
        sext_ln27_10,
        sext_ln27_11,
        sext_ln27_12,
        sext_ln27_13,
        sext_ln27_14,
        sext_ln27_15,
        sext_ln27_16,
        sext_ln27_17,
        sext_ln27_18,
        sext_ln27_19,
        sext_ln27_20,
        sext_ln27_21,
        sext_ln27_22,
        sext_ln27_23,
        sext_ln27_24,
        sext_ln27_25,
        sext_ln27_26,
        sext_ln27_27,
        sext_ln27_28,
        sext_ln27_29,
        sext_ln27_30,
        sext_ln27_31,
        sext_ln27_32,
        sext_ln27_33,
        sext_ln27_34,
        sext_ln27_35,
        sext_ln27_36,
        sext_ln27_37,
        sext_ln27_38,
        sext_ln27_39,
        sext_ln27_40,
        sext_ln29
);

parameter    ap_ST_fsm_pp0_stage0 = 42'd1;
parameter    ap_ST_fsm_pp0_stage1 = 42'd2;
parameter    ap_ST_fsm_pp0_stage2 = 42'd4;
parameter    ap_ST_fsm_pp0_stage3 = 42'd8;
parameter    ap_ST_fsm_pp0_stage4 = 42'd16;
parameter    ap_ST_fsm_pp0_stage5 = 42'd32;
parameter    ap_ST_fsm_pp0_stage6 = 42'd64;
parameter    ap_ST_fsm_pp0_stage7 = 42'd128;
parameter    ap_ST_fsm_pp0_stage8 = 42'd256;
parameter    ap_ST_fsm_pp0_stage9 = 42'd512;
parameter    ap_ST_fsm_pp0_stage10 = 42'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 42'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 42'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 42'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 42'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 42'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 42'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 42'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 42'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 42'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 42'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 42'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 42'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 42'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 42'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 42'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 42'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 42'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 42'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 42'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 42'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 42'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 42'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 42'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 42'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 42'd34359738368;
parameter    ap_ST_fsm_pp0_stage36 = 42'd68719476736;
parameter    ap_ST_fsm_pp0_stage37 = 42'd137438953472;
parameter    ap_ST_fsm_pp0_stage38 = 42'd274877906944;
parameter    ap_ST_fsm_pp0_stage39 = 42'd549755813888;
parameter    ap_ST_fsm_pp0_stage40 = 42'd1099511627776;
parameter    ap_ST_fsm_pp0_stage41 = 42'd2199023255552;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] y_address0;
output   y_ce0;
output   y_we0;
output  [31:0] y_d0;
input  [31:0] y_q0;
output  [5:0] y_address1;
output   y_ce1;
output   y_we1;
output  [31:0] y_d1;
input  [31:0] y_q1;
output  [10:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [10:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [5:0] tmp_address0;
output   tmp_ce0;
output   tmp_we0;
output  [31:0] tmp_d0;
input  [31:0] sext_ln27;
input  [31:0] sext_ln27_1;
input  [31:0] sext_ln27_2;
input  [31:0] sext_ln27_3;
input  [31:0] sext_ln27_4;
input  [31:0] sext_ln27_5;
input  [31:0] sext_ln27_6;
input  [31:0] sext_ln27_7;
input  [31:0] sext_ln27_8;
input  [31:0] sext_ln27_9;
input  [31:0] sext_ln27_10;
input  [31:0] sext_ln27_11;
input  [31:0] sext_ln27_12;
input  [31:0] sext_ln27_13;
input  [31:0] sext_ln27_14;
input  [31:0] sext_ln27_15;
input  [31:0] sext_ln27_16;
input  [31:0] sext_ln27_17;
input  [31:0] sext_ln27_18;
input  [31:0] sext_ln27_19;
input  [31:0] sext_ln27_20;
input  [31:0] sext_ln27_21;
input  [31:0] sext_ln27_22;
input  [31:0] sext_ln27_23;
input  [31:0] sext_ln27_24;
input  [31:0] sext_ln27_25;
input  [31:0] sext_ln27_26;
input  [31:0] sext_ln27_27;
input  [31:0] sext_ln27_28;
input  [31:0] sext_ln27_29;
input  [31:0] sext_ln27_30;
input  [31:0] sext_ln27_31;
input  [31:0] sext_ln27_32;
input  [31:0] sext_ln27_33;
input  [31:0] sext_ln27_34;
input  [31:0] sext_ln27_35;
input  [31:0] sext_ln27_36;
input  [31:0] sext_ln27_37;
input  [31:0] sext_ln27_38;
input  [31:0] sext_ln27_39;
input  [31:0] sext_ln27_40;
input  [31:0] sext_ln29;

reg ap_idle;
reg[5:0] y_address0;
reg y_ce0;
reg y_we0;
reg[31:0] y_d0;
reg[5:0] y_address1;
reg y_ce1;
reg y_we1;
reg[31:0] y_d1;
reg[10:0] A_address0;
reg A_ce0;
reg[10:0] A_address1;
reg A_ce1;
reg tmp_ce0;
reg tmp_we0;

(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_subdone;
reg   [0:0] icmp_ln23_reg_4562;
reg    ap_condition_exit_pp0_iter0_stage26;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage41;
wire    ap_block_state42_pp0_stage41_iter0;
wire    ap_block_pp0_stage41_subdone;
reg   [31:0] reg_1473;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state44_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state45_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state46_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state47_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state48_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state49_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
reg   [31:0] reg_1477;
wire   [47:0] grp_fu_1309_p2;
reg   [47:0] reg_1481;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire    ap_block_pp0_stage26_11001;
wire   [47:0] grp_fu_1305_p2;
reg   [47:0] reg_1485;
wire  signed [47:0] sext_ln29_cast_fu_1489_p1;
reg  signed [47:0] sext_ln29_cast_reg_4291;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state43_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [47:0] sext_ln27_40_cast_fu_1493_p1;
reg  signed [47:0] sext_ln27_40_cast_reg_4296;
wire  signed [47:0] sext_ln27_39_cast_fu_1497_p1;
reg  signed [47:0] sext_ln27_39_cast_reg_4301;
wire  signed [47:0] sext_ln27_38_cast_fu_1501_p1;
reg  signed [47:0] sext_ln27_38_cast_reg_4306;
wire  signed [47:0] sext_ln27_37_cast_fu_1505_p1;
reg  signed [47:0] sext_ln27_37_cast_reg_4311;
wire  signed [47:0] sext_ln27_36_cast_fu_1509_p1;
reg  signed [47:0] sext_ln27_36_cast_reg_4316;
wire  signed [47:0] sext_ln27_35_cast_fu_1513_p1;
reg  signed [47:0] sext_ln27_35_cast_reg_4321;
wire  signed [47:0] sext_ln27_34_cast_fu_1517_p1;
reg  signed [47:0] sext_ln27_34_cast_reg_4326;
wire  signed [47:0] sext_ln27_33_cast_fu_1521_p1;
reg  signed [47:0] sext_ln27_33_cast_reg_4331;
wire  signed [47:0] sext_ln27_32_cast_fu_1525_p1;
reg  signed [47:0] sext_ln27_32_cast_reg_4336;
wire  signed [47:0] sext_ln27_31_cast_fu_1529_p1;
reg  signed [47:0] sext_ln27_31_cast_reg_4341;
wire  signed [47:0] sext_ln27_30_cast_fu_1533_p1;
reg  signed [47:0] sext_ln27_30_cast_reg_4346;
wire  signed [47:0] sext_ln27_29_cast_fu_1537_p1;
reg  signed [47:0] sext_ln27_29_cast_reg_4351;
wire  signed [47:0] sext_ln27_28_cast_fu_1541_p1;
reg  signed [47:0] sext_ln27_28_cast_reg_4356;
wire  signed [47:0] sext_ln27_27_cast_fu_1545_p1;
reg  signed [47:0] sext_ln27_27_cast_reg_4361;
wire  signed [47:0] sext_ln27_26_cast_fu_1549_p1;
reg  signed [47:0] sext_ln27_26_cast_reg_4366;
wire  signed [47:0] sext_ln27_25_cast_fu_1553_p1;
reg  signed [47:0] sext_ln27_25_cast_reg_4371;
wire  signed [47:0] sext_ln27_24_cast_fu_1557_p1;
reg  signed [47:0] sext_ln27_24_cast_reg_4376;
wire  signed [47:0] sext_ln27_23_cast_fu_1561_p1;
reg  signed [47:0] sext_ln27_23_cast_reg_4381;
wire  signed [47:0] sext_ln27_22_cast_fu_1565_p1;
reg  signed [47:0] sext_ln27_22_cast_reg_4386;
wire  signed [47:0] sext_ln27_21_cast_fu_1569_p1;
reg  signed [47:0] sext_ln27_21_cast_reg_4391;
wire  signed [47:0] sext_ln27_20_cast_fu_1573_p1;
reg  signed [47:0] sext_ln27_20_cast_reg_4396;
wire  signed [47:0] sext_ln27_19_cast_fu_1577_p1;
reg  signed [47:0] sext_ln27_19_cast_reg_4401;
wire  signed [47:0] sext_ln27_18_cast_fu_1581_p1;
reg  signed [47:0] sext_ln27_18_cast_reg_4406;
wire  signed [47:0] sext_ln27_17_cast_fu_1585_p1;
reg  signed [47:0] sext_ln27_17_cast_reg_4411;
wire  signed [47:0] sext_ln27_16_cast_fu_1589_p1;
reg  signed [47:0] sext_ln27_16_cast_reg_4416;
wire  signed [47:0] sext_ln27_15_cast_fu_1593_p1;
reg  signed [47:0] sext_ln27_15_cast_reg_4421;
wire  signed [47:0] sext_ln27_14_cast_fu_1597_p1;
reg  signed [47:0] sext_ln27_14_cast_reg_4426;
wire  signed [47:0] sext_ln27_13_cast_fu_1601_p1;
reg  signed [47:0] sext_ln27_13_cast_reg_4431;
wire  signed [47:0] sext_ln27_12_cast_fu_1605_p1;
reg  signed [47:0] sext_ln27_12_cast_reg_4436;
wire  signed [47:0] sext_ln27_11_cast_fu_1609_p1;
reg  signed [47:0] sext_ln27_11_cast_reg_4441;
wire  signed [47:0] sext_ln27_10_cast_fu_1613_p1;
reg  signed [47:0] sext_ln27_10_cast_reg_4446;
wire  signed [47:0] sext_ln27_9_cast_fu_1617_p1;
reg  signed [47:0] sext_ln27_9_cast_reg_4451;
wire  signed [47:0] sext_ln27_8_cast_fu_1621_p1;
reg  signed [47:0] sext_ln27_8_cast_reg_4456;
wire  signed [47:0] sext_ln27_7_cast_fu_1625_p1;
reg  signed [47:0] sext_ln27_7_cast_reg_4461;
wire  signed [47:0] sext_ln27_6_cast_fu_1629_p1;
reg  signed [47:0] sext_ln27_6_cast_reg_4466;
wire  signed [47:0] sext_ln27_5_cast_fu_1633_p1;
reg  signed [47:0] sext_ln27_5_cast_reg_4471;
wire  signed [47:0] sext_ln27_4_cast_fu_1637_p1;
reg  signed [47:0] sext_ln27_4_cast_reg_4476;
wire  signed [47:0] sext_ln27_3_cast_fu_1641_p1;
reg  signed [47:0] sext_ln27_3_cast_reg_4481;
wire  signed [47:0] sext_ln27_2_cast_fu_1645_p1;
reg  signed [47:0] sext_ln27_2_cast_reg_4486;
wire  signed [47:0] sext_ln27_1_cast_fu_1649_p1;
reg  signed [47:0] sext_ln27_1_cast_reg_4491;
wire  signed [47:0] sext_ln27_cast_fu_1653_p1;
reg  signed [47:0] sext_ln27_cast_reg_4496;
reg   [10:0] phi_mul_load_reg_4501;
reg   [5:0] i_1_reg_4546;
wire   [5:0] y_addr_reg_4552;
wire   [5:0] y_addr_1_reg_4557;
wire   [0:0] icmp_ln23_fu_1678_p2;
reg   [31:0] y_load_40_reg_4586;
reg   [31:0] y_load_41_reg_4591;
wire  signed [47:0] sext_ln27_41_fu_1735_p1;
reg  signed [47:0] sext_ln27_41_reg_4606;
wire  signed [47:0] sext_ln27_42_fu_1740_p1;
reg  signed [47:0] sext_ln27_42_reg_4612;
reg   [31:0] tmp_1_reg_4628;
wire  signed [47:0] sext_ln27_43_fu_1775_p1;
reg  signed [47:0] sext_ln27_43_reg_4633;
wire  signed [47:0] sext_ln27_44_fu_1780_p1;
reg  signed [47:0] sext_ln27_44_reg_4639;
reg   [31:0] tmp_2_reg_4655;
wire  signed [47:0] sext_ln27_45_fu_1828_p1;
reg  signed [47:0] sext_ln27_45_reg_4660;
wire  signed [47:0] sext_ln27_46_fu_1833_p1;
reg  signed [47:0] sext_ln27_46_reg_4666;
reg   [31:0] tmp_4_reg_4682;
wire  signed [47:0] sext_ln27_47_fu_1905_p1;
reg  signed [47:0] sext_ln27_47_reg_4687;
wire  signed [47:0] sext_ln27_48_fu_1910_p1;
reg  signed [47:0] sext_ln27_48_reg_4693;
reg   [31:0] tmp_6_reg_4709;
wire  signed [47:0] sext_ln27_49_fu_1982_p1;
reg  signed [47:0] sext_ln27_49_reg_4714;
wire  signed [47:0] sext_ln27_50_fu_1987_p1;
reg  signed [47:0] sext_ln27_50_reg_4720;
wire   [5:0] y_addr_41_reg_4732;
reg   [31:0] tmp_8_reg_4747;
wire  signed [47:0] sext_ln27_51_fu_2059_p1;
reg  signed [47:0] sext_ln27_51_reg_4752;
wire  signed [47:0] sext_ln27_52_fu_2064_p1;
reg  signed [47:0] sext_ln27_52_reg_4758;
reg   [31:0] tmp_s_reg_4786;
wire  signed [47:0] sext_ln27_53_fu_2136_p1;
reg  signed [47:0] sext_ln27_53_reg_4791;
wire  signed [47:0] sext_ln27_54_fu_2141_p1;
reg  signed [47:0] sext_ln27_54_reg_4797;
reg   [31:0] y_load_reg_4803;
reg   [31:0] y_load_1_reg_4808;
reg   [31:0] tmp_11_reg_4835;
wire  signed [47:0] sext_ln27_55_fu_2213_p1;
reg  signed [47:0] sext_ln27_55_reg_4840;
wire  signed [47:0] sext_ln27_56_fu_2218_p1;
reg  signed [47:0] sext_ln27_56_reg_4846;
reg   [31:0] y_load_2_reg_4852;
reg   [31:0] y_load_3_reg_4857;
reg   [31:0] tmp_13_reg_4884;
wire  signed [47:0] sext_ln27_57_fu_2290_p1;
reg  signed [47:0] sext_ln27_57_reg_4889;
wire  signed [47:0] sext_ln27_58_fu_2295_p1;
reg  signed [47:0] sext_ln27_58_reg_4895;
reg   [31:0] y_load_4_reg_4901;
reg   [31:0] y_load_5_reg_4906;
reg   [31:0] tmp_15_reg_4933;
wire  signed [47:0] sext_ln27_59_fu_2367_p1;
reg  signed [47:0] sext_ln27_59_reg_4938;
wire  signed [47:0] sext_ln27_60_fu_2372_p1;
reg  signed [47:0] sext_ln27_60_reg_4944;
reg   [31:0] y_load_6_reg_4950;
reg   [31:0] y_load_7_reg_4955;
reg   [31:0] tmp_17_reg_4982;
wire  signed [47:0] sext_ln27_61_fu_2444_p1;
reg  signed [47:0] sext_ln27_61_reg_4987;
wire  signed [47:0] sext_ln27_62_fu_2449_p1;
reg  signed [47:0] sext_ln27_62_reg_4993;
reg   [31:0] y_load_8_reg_4999;
reg   [31:0] y_load_9_reg_5004;
reg   [31:0] tmp_19_reg_5031;
wire  signed [47:0] sext_ln27_63_fu_2521_p1;
reg  signed [47:0] sext_ln27_63_reg_5036;
wire  signed [47:0] sext_ln27_64_fu_2526_p1;
reg  signed [47:0] sext_ln27_64_reg_5042;
reg   [31:0] y_load_10_reg_5048;
reg   [31:0] y_load_11_reg_5053;
reg   [31:0] tmp_21_reg_5080;
wire  signed [47:0] sext_ln27_65_fu_2598_p1;
reg  signed [47:0] sext_ln27_65_reg_5085;
wire  signed [47:0] sext_ln27_66_fu_2603_p1;
reg  signed [47:0] sext_ln27_66_reg_5091;
reg   [31:0] y_load_12_reg_5097;
reg   [31:0] y_load_13_reg_5102;
reg   [31:0] tmp_23_reg_5129;
wire  signed [47:0] sext_ln27_67_fu_2675_p1;
reg  signed [47:0] sext_ln27_67_reg_5134;
wire  signed [47:0] sext_ln27_68_fu_2680_p1;
reg  signed [47:0] sext_ln27_68_reg_5140;
reg   [31:0] y_load_14_reg_5146;
reg   [31:0] y_load_15_reg_5151;
reg   [31:0] tmp_25_reg_5178;
wire  signed [47:0] sext_ln27_69_fu_2752_p1;
reg  signed [47:0] sext_ln27_69_reg_5183;
wire  signed [47:0] sext_ln27_70_fu_2757_p1;
reg  signed [47:0] sext_ln27_70_reg_5189;
reg   [31:0] y_load_16_reg_5195;
reg   [31:0] y_load_17_reg_5200;
reg   [31:0] tmp_27_reg_5227;
wire  signed [47:0] sext_ln27_71_fu_2829_p1;
reg  signed [47:0] sext_ln27_71_reg_5232;
wire  signed [47:0] sext_ln27_72_fu_2834_p1;
reg  signed [47:0] sext_ln27_72_reg_5238;
reg   [31:0] y_load_18_reg_5244;
reg   [31:0] y_load_19_reg_5249;
reg   [31:0] tmp_29_reg_5276;
wire  signed [47:0] sext_ln27_73_fu_2906_p1;
reg  signed [47:0] sext_ln27_73_reg_5281;
wire  signed [47:0] sext_ln27_74_fu_2911_p1;
reg  signed [47:0] sext_ln27_74_reg_5287;
reg   [31:0] y_load_20_reg_5293;
reg   [31:0] y_load_21_reg_5298;
reg   [31:0] tmp_31_reg_5325;
wire  signed [47:0] sext_ln27_75_fu_2983_p1;
reg  signed [47:0] sext_ln27_75_reg_5330;
wire  signed [47:0] sext_ln27_76_fu_2988_p1;
reg  signed [47:0] sext_ln27_76_reg_5336;
reg   [31:0] y_load_22_reg_5342;
reg   [31:0] y_load_23_reg_5347;
reg   [31:0] tmp_33_reg_5374;
wire  signed [47:0] sext_ln27_77_fu_3060_p1;
reg  signed [47:0] sext_ln27_77_reg_5379;
wire  signed [47:0] sext_ln27_78_fu_3065_p1;
reg  signed [47:0] sext_ln27_78_reg_5385;
reg   [31:0] y_load_24_reg_5391;
reg   [31:0] y_load_25_reg_5396;
reg   [31:0] tmp_35_reg_5413;
wire  signed [47:0] sext_ln27_79_fu_3117_p1;
reg  signed [47:0] sext_ln27_79_reg_5418;
wire  signed [47:0] sext_ln27_80_fu_3122_p1;
reg  signed [47:0] sext_ln27_80_reg_5424;
reg   [31:0] y_load_26_reg_5430;
reg   [31:0] y_load_27_reg_5435;
wire   [5:0] y_addr_10_reg_5440;
reg   [31:0] tmp_37_reg_5451;
wire  signed [47:0] sext_ln27_81_fu_3174_p1;
reg  signed [47:0] sext_ln27_81_reg_5456;
wire  signed [47:0] sext_ln27_82_fu_3179_p1;
reg  signed [47:0] sext_ln27_82_reg_5462;
reg   [31:0] y_load_28_reg_5468;
reg   [31:0] y_load_29_reg_5473;
wire   [5:0] y_addr_8_reg_5478;
wire   [5:0] y_addr_9_reg_5483;
reg   [31:0] tmp_39_reg_5488;
reg   [31:0] y_load_30_reg_5493;
reg   [31:0] y_load_31_reg_5498;
wire   [5:0] y_addr_6_reg_5503;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire   [5:0] y_addr_7_reg_5508;
reg  signed [31:0] trunc_ln27_s_reg_5513;
reg   [31:0] y_load_32_reg_5519;
reg   [31:0] y_load_33_reg_5524;
wire   [5:0] y_addr_4_reg_5529;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire   [5:0] y_addr_5_reg_5534;
wire  signed [47:0] sext_ln29_1_fu_3287_p1;
reg   [31:0] y_load_34_reg_5585;
reg   [31:0] y_load_35_reg_5590;
wire   [5:0] y_addr_2_reg_5595;
wire   [5:0] y_addr_3_reg_5600;
wire   [47:0] grp_fu_1313_p2;
reg   [47:0] mul_ln29_2_reg_5605;
wire   [47:0] grp_fu_1317_p2;
reg   [47:0] mul_ln29_3_reg_5610;
wire   [47:0] grp_fu_1321_p2;
reg   [47:0] mul_ln29_4_reg_5615;
wire   [47:0] grp_fu_1325_p2;
reg   [47:0] mul_ln29_5_reg_5620;
wire   [47:0] grp_fu_1329_p2;
reg   [47:0] mul_ln29_6_reg_5625;
wire   [47:0] grp_fu_1333_p2;
reg   [47:0] mul_ln29_7_reg_5630;
wire   [47:0] grp_fu_1337_p2;
reg   [47:0] mul_ln29_8_reg_5635;
wire   [47:0] grp_fu_1341_p2;
reg   [47:0] mul_ln29_9_reg_5640;
wire   [47:0] grp_fu_1345_p2;
reg   [47:0] mul_ln29_10_reg_5645;
wire   [47:0] grp_fu_1349_p2;
reg   [47:0] mul_ln29_11_reg_5650;
wire   [47:0] grp_fu_1353_p2;
reg   [47:0] mul_ln29_12_reg_5655;
wire   [47:0] grp_fu_1357_p2;
reg   [47:0] mul_ln29_13_reg_5660;
wire   [47:0] grp_fu_1361_p2;
reg   [47:0] mul_ln29_14_reg_5665;
wire   [47:0] grp_fu_1365_p2;
reg   [47:0] mul_ln29_15_reg_5670;
wire   [47:0] grp_fu_1369_p2;
reg   [47:0] mul_ln29_16_reg_5675;
wire   [47:0] grp_fu_1373_p2;
reg   [47:0] mul_ln29_17_reg_5680;
wire   [47:0] grp_fu_1377_p2;
reg   [47:0] mul_ln29_18_reg_5685;
wire   [47:0] grp_fu_1381_p2;
reg   [47:0] mul_ln29_19_reg_5690;
wire   [47:0] grp_fu_1385_p2;
reg   [47:0] mul_ln29_20_reg_5695;
wire   [47:0] grp_fu_1389_p2;
reg   [47:0] mul_ln29_21_reg_5700;
wire   [47:0] grp_fu_1393_p2;
reg   [47:0] mul_ln29_22_reg_5705;
wire   [47:0] grp_fu_1397_p2;
reg   [47:0] mul_ln29_23_reg_5710;
wire   [47:0] grp_fu_1401_p2;
reg   [47:0] mul_ln29_24_reg_5715;
wire   [47:0] grp_fu_1405_p2;
reg   [47:0] mul_ln29_25_reg_5720;
wire   [47:0] grp_fu_1409_p2;
reg   [47:0] mul_ln29_26_reg_5725;
wire   [47:0] grp_fu_1413_p2;
reg   [47:0] mul_ln29_27_reg_5730;
wire   [47:0] grp_fu_1417_p2;
reg   [47:0] mul_ln29_28_reg_5735;
wire   [47:0] grp_fu_1421_p2;
reg   [47:0] mul_ln29_29_reg_5740;
wire   [47:0] grp_fu_1425_p2;
reg   [47:0] mul_ln29_30_reg_5745;
wire   [47:0] grp_fu_1429_p2;
reg   [47:0] mul_ln29_31_reg_5750;
wire   [47:0] grp_fu_1433_p2;
reg   [47:0] mul_ln29_32_reg_5755;
wire   [47:0] grp_fu_1437_p2;
reg   [47:0] mul_ln29_33_reg_5760;
wire   [47:0] grp_fu_1441_p2;
reg   [47:0] mul_ln29_34_reg_5765;
wire   [47:0] grp_fu_1445_p2;
reg   [47:0] mul_ln29_35_reg_5770;
wire   [47:0] grp_fu_1449_p2;
reg   [47:0] mul_ln29_36_reg_5775;
reg   [31:0] y_load_36_reg_5780;
wire   [47:0] grp_fu_1453_p2;
reg   [47:0] mul_ln29_37_reg_5785;
reg   [31:0] y_load_37_reg_5790;
wire   [47:0] grp_fu_1457_p2;
reg   [47:0] mul_ln29_38_reg_5795;
wire   [47:0] grp_fu_1461_p2;
reg   [47:0] mul_ln29_39_reg_5800;
wire   [47:0] grp_fu_1465_p2;
reg   [47:0] mul_ln29_40_reg_5805;
wire   [47:0] grp_fu_1469_p2;
reg   [47:0] mul_ln29_41_reg_5810;
reg   [31:0] trunc_ln_reg_5815;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
reg   [31:0] trunc_ln29_1_reg_5820;
reg   [31:0] trunc_ln29_2_reg_5825;
reg   [31:0] trunc_ln29_3_reg_5830;
reg   [31:0] trunc_ln29_4_reg_5835;
reg   [31:0] trunc_ln29_5_reg_5840;
reg   [31:0] trunc_ln29_6_reg_5845;
reg   [31:0] trunc_ln29_7_reg_5850;
reg   [31:0] trunc_ln29_8_reg_5855;
reg   [31:0] trunc_ln29_9_reg_5860;
reg   [31:0] trunc_ln29_s_reg_5865;
reg   [31:0] trunc_ln29_10_reg_5870;
reg   [31:0] trunc_ln29_11_reg_5875;
reg   [31:0] trunc_ln29_12_reg_5880;
reg   [31:0] trunc_ln29_13_reg_5885;
reg   [31:0] trunc_ln29_14_reg_5890;
reg   [31:0] trunc_ln29_15_reg_5895;
reg   [31:0] trunc_ln29_16_reg_5900;
reg   [31:0] trunc_ln29_17_reg_5905;
reg   [31:0] trunc_ln29_18_reg_5910;
reg   [31:0] trunc_ln29_19_reg_5915;
reg   [31:0] trunc_ln29_20_reg_5920;
reg   [31:0] trunc_ln29_21_reg_5925;
reg   [31:0] trunc_ln29_22_reg_5930;
reg   [31:0] trunc_ln29_23_reg_5935;
reg   [31:0] trunc_ln29_24_reg_5940;
reg   [31:0] trunc_ln29_25_reg_5945;
reg   [31:0] trunc_ln29_26_reg_5950;
reg   [31:0] trunc_ln29_27_reg_5955;
reg   [31:0] trunc_ln29_28_reg_5960;
reg   [31:0] trunc_ln29_29_reg_5965;
reg   [31:0] trunc_ln29_30_reg_5970;
reg   [31:0] trunc_ln29_31_reg_5975;
reg   [31:0] trunc_ln29_32_reg_5980;
reg   [31:0] trunc_ln29_33_reg_5985;
reg   [31:0] trunc_ln29_34_reg_5990;
reg   [31:0] trunc_ln29_35_reg_5995;
reg   [31:0] trunc_ln29_36_reg_6000;
reg   [31:0] trunc_ln29_37_reg_6005;
reg   [31:0] trunc_ln29_38_reg_6010;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln29_fu_1673_p1;
wire   [63:0] zext_ln27_fu_1690_p1;
wire   [63:0] zext_ln27_1_fu_1700_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln27_2_fu_1710_p1;
wire   [63:0] zext_ln27_3_fu_1720_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln27_4_fu_1730_p1;
wire   [63:0] zext_ln27_5_fu_1750_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln27_6_fu_1760_p1;
wire   [63:0] zext_ln27_7_fu_1790_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln27_8_fu_1800_p1;
wire   [63:0] zext_ln27_9_fu_1843_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln27_10_fu_1853_p1;
wire   [63:0] zext_ln27_11_fu_1920_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln27_12_fu_1930_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln27_13_fu_1997_p1;
wire   [63:0] zext_ln27_14_fu_2007_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln27_15_fu_2074_p1;
wire   [63:0] zext_ln27_16_fu_2084_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln27_17_fu_2151_p1;
wire   [63:0] zext_ln27_18_fu_2161_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln27_19_fu_2228_p1;
wire   [63:0] zext_ln27_20_fu_2238_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln27_21_fu_2305_p1;
wire   [63:0] zext_ln27_22_fu_2315_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln27_23_fu_2382_p1;
wire   [63:0] zext_ln27_24_fu_2392_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln27_25_fu_2459_p1;
wire   [63:0] zext_ln27_26_fu_2469_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln27_27_fu_2536_p1;
wire   [63:0] zext_ln27_28_fu_2546_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln27_29_fu_2613_p1;
wire   [63:0] zext_ln27_30_fu_2623_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln27_31_fu_2690_p1;
wire   [63:0] zext_ln27_32_fu_2700_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln27_33_fu_2767_p1;
wire   [63:0] zext_ln27_34_fu_2777_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln27_35_fu_2844_p1;
wire   [63:0] zext_ln27_36_fu_2854_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln27_37_fu_2921_p1;
wire   [63:0] zext_ln27_38_fu_2931_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln27_39_fu_2998_p1;
wire   [63:0] zext_ln27_40_fu_3008_p1;
wire    ap_block_pp0_stage21;
wire    ap_block_pp0_stage22;
wire    ap_block_pp0_stage23;
wire    ap_block_pp0_stage24;
wire    ap_block_pp0_stage25;
wire   [63:0] i_1_cast_fu_3283_p1;
wire    ap_block_pp0_stage26;
reg   [10:0] phi_mul_fu_300;
wire   [10:0] add_ln27_81_fu_4267_p2;
wire    ap_block_pp0_stage41_11001;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_phi_mul_load;
reg   [5:0] i_fu_304;
wire   [5:0] add_ln23_fu_3278_p2;
reg   [5:0] ap_sig_allocacmp_i_1;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state29_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_11001;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_11001;
wire    ap_block_pp0_stage30;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_state32_pp0_stage31_iter0;
wire    ap_block_pp0_stage31_11001;
wire    ap_block_pp0_stage31;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_state33_pp0_stage32_iter0;
wire    ap_block_pp0_stage32_11001;
wire    ap_block_pp0_stage32;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_state34_pp0_stage33_iter0;
wire    ap_block_pp0_stage33_11001;
wire    ap_block_pp0_stage33;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_state35_pp0_stage34_iter0;
wire    ap_block_pp0_stage34_11001;
wire    ap_block_pp0_stage34;
wire    ap_CS_fsm_pp0_stage35;
wire    ap_block_state36_pp0_stage35_iter0;
wire    ap_block_pp0_stage35_11001;
wire    ap_block_pp0_stage35;
wire    ap_CS_fsm_pp0_stage36;
wire    ap_block_state37_pp0_stage36_iter0;
wire    ap_block_pp0_stage36_11001;
wire    ap_block_pp0_stage36;
wire    ap_CS_fsm_pp0_stage37;
wire    ap_block_state38_pp0_stage37_iter0;
wire    ap_block_pp0_stage37_11001;
wire    ap_block_pp0_stage37;
wire    ap_CS_fsm_pp0_stage38;
wire    ap_block_state39_pp0_stage38_iter0;
wire    ap_block_pp0_stage38_11001;
wire    ap_block_pp0_stage38;
wire    ap_CS_fsm_pp0_stage39;
wire    ap_block_state40_pp0_stage39_iter0;
wire    ap_block_pp0_stage39_11001;
wire    ap_block_pp0_stage39;
wire    ap_CS_fsm_pp0_stage40;
wire    ap_block_state41_pp0_stage40_iter0;
wire    ap_block_pp0_stage40_11001;
wire    ap_block_pp0_stage40;
wire    ap_block_pp0_stage41;
reg  signed [31:0] grp_fu_1305_p0;
reg  signed [31:0] grp_fu_1305_p1;
reg  signed [31:0] grp_fu_1309_p0;
reg  signed [31:0] grp_fu_1309_p1;
wire  signed [31:0] grp_fu_1313_p0;
wire  signed [31:0] grp_fu_1313_p1;
wire  signed [31:0] grp_fu_1317_p0;
wire  signed [31:0] grp_fu_1317_p1;
wire  signed [31:0] grp_fu_1321_p0;
wire  signed [31:0] grp_fu_1321_p1;
wire  signed [31:0] grp_fu_1325_p0;
wire  signed [31:0] grp_fu_1325_p1;
wire  signed [31:0] grp_fu_1329_p0;
wire  signed [31:0] grp_fu_1329_p1;
wire  signed [31:0] grp_fu_1333_p0;
wire  signed [31:0] grp_fu_1333_p1;
wire  signed [31:0] grp_fu_1337_p0;
wire  signed [31:0] grp_fu_1337_p1;
wire  signed [31:0] grp_fu_1341_p0;
wire  signed [31:0] grp_fu_1341_p1;
wire  signed [31:0] grp_fu_1345_p0;
wire  signed [31:0] grp_fu_1345_p1;
wire  signed [31:0] grp_fu_1349_p0;
wire  signed [31:0] grp_fu_1349_p1;
wire  signed [31:0] grp_fu_1353_p0;
wire  signed [31:0] grp_fu_1353_p1;
wire  signed [31:0] grp_fu_1357_p0;
wire  signed [31:0] grp_fu_1357_p1;
wire  signed [31:0] grp_fu_1361_p0;
wire  signed [31:0] grp_fu_1361_p1;
wire  signed [31:0] grp_fu_1365_p0;
wire  signed [31:0] grp_fu_1365_p1;
wire  signed [31:0] grp_fu_1369_p0;
wire  signed [31:0] grp_fu_1369_p1;
wire  signed [31:0] grp_fu_1373_p0;
wire  signed [31:0] grp_fu_1373_p1;
wire  signed [31:0] grp_fu_1377_p0;
wire  signed [31:0] grp_fu_1377_p1;
wire  signed [31:0] grp_fu_1381_p0;
wire  signed [31:0] grp_fu_1381_p1;
wire  signed [31:0] grp_fu_1385_p0;
wire  signed [31:0] grp_fu_1385_p1;
wire  signed [31:0] grp_fu_1389_p0;
wire  signed [31:0] grp_fu_1389_p1;
wire  signed [31:0] grp_fu_1393_p0;
wire  signed [31:0] grp_fu_1393_p1;
wire  signed [31:0] grp_fu_1397_p0;
wire  signed [31:0] grp_fu_1397_p1;
wire  signed [31:0] grp_fu_1401_p0;
wire  signed [31:0] grp_fu_1401_p1;
wire  signed [31:0] grp_fu_1405_p0;
wire  signed [31:0] grp_fu_1405_p1;
wire  signed [31:0] grp_fu_1409_p0;
wire  signed [31:0] grp_fu_1409_p1;
wire  signed [31:0] grp_fu_1413_p0;
wire  signed [31:0] grp_fu_1413_p1;
wire  signed [31:0] grp_fu_1417_p0;
wire  signed [31:0] grp_fu_1417_p1;
wire  signed [31:0] grp_fu_1421_p0;
wire  signed [31:0] grp_fu_1421_p1;
wire  signed [31:0] grp_fu_1425_p0;
wire  signed [31:0] grp_fu_1425_p1;
wire  signed [31:0] grp_fu_1429_p0;
wire  signed [31:0] grp_fu_1429_p1;
wire  signed [31:0] grp_fu_1433_p0;
wire  signed [31:0] grp_fu_1433_p1;
wire  signed [31:0] grp_fu_1437_p0;
wire  signed [31:0] grp_fu_1437_p1;
wire  signed [31:0] grp_fu_1441_p0;
wire  signed [31:0] grp_fu_1441_p1;
wire  signed [31:0] grp_fu_1445_p0;
wire  signed [31:0] grp_fu_1445_p1;
wire  signed [31:0] grp_fu_1449_p0;
wire  signed [31:0] grp_fu_1449_p1;
wire  signed [31:0] grp_fu_1453_p0;
wire  signed [31:0] grp_fu_1453_p1;
wire  signed [31:0] grp_fu_1457_p0;
wire  signed [31:0] grp_fu_1457_p1;
wire  signed [31:0] grp_fu_1461_p0;
wire  signed [31:0] grp_fu_1461_p1;
wire  signed [31:0] grp_fu_1465_p0;
wire  signed [31:0] grp_fu_1465_p1;
wire  signed [31:0] grp_fu_1469_p0;
wire  signed [31:0] grp_fu_1469_p1;
wire   [10:0] or_ln27_fu_1684_p2;
wire   [10:0] add_ln27_41_fu_1695_p2;
wire   [10:0] add_ln27_42_fu_1705_p2;
wire   [10:0] add_ln27_43_fu_1715_p2;
wire   [10:0] add_ln27_44_fu_1725_p2;
wire   [10:0] add_ln27_45_fu_1745_p2;
wire   [10:0] add_ln27_46_fu_1755_p2;
wire   [10:0] add_ln27_47_fu_1785_p2;
wire   [10:0] add_ln27_48_fu_1795_p2;
wire   [47:0] shl_ln_fu_1805_p3;
wire   [47:0] add_ln27_fu_1812_p2;
wire   [10:0] add_ln27_49_fu_1838_p2;
wire   [10:0] add_ln27_50_fu_1848_p2;
wire   [47:0] shl_ln27_1_fu_1858_p3;
wire   [47:0] add_ln27_1_fu_1865_p2;
wire   [31:0] tmp_3_fu_1871_p4;
wire   [47:0] shl_ln27_2_fu_1881_p3;
wire   [47:0] add_ln27_2_fu_1889_p2;
wire   [10:0] add_ln27_51_fu_1915_p2;
wire   [10:0] add_ln27_52_fu_1925_p2;
wire   [47:0] shl_ln27_3_fu_1935_p3;
wire   [47:0] add_ln27_3_fu_1942_p2;
wire   [31:0] tmp_5_fu_1948_p4;
wire   [47:0] shl_ln27_4_fu_1958_p3;
wire   [47:0] add_ln27_4_fu_1966_p2;
wire   [10:0] add_ln27_53_fu_1992_p2;
wire   [10:0] add_ln27_54_fu_2002_p2;
wire   [47:0] shl_ln27_5_fu_2012_p3;
wire   [47:0] add_ln27_5_fu_2019_p2;
wire   [31:0] tmp_7_fu_2025_p4;
wire   [47:0] shl_ln27_6_fu_2035_p3;
wire   [47:0] add_ln27_6_fu_2043_p2;
wire   [10:0] add_ln27_55_fu_2069_p2;
wire   [10:0] add_ln27_56_fu_2079_p2;
wire   [47:0] shl_ln27_7_fu_2089_p3;
wire   [47:0] add_ln27_7_fu_2096_p2;
wire   [31:0] tmp_9_fu_2102_p4;
wire   [47:0] shl_ln27_8_fu_2112_p3;
wire   [47:0] add_ln27_8_fu_2120_p2;
wire   [10:0] add_ln27_57_fu_2146_p2;
wire   [10:0] add_ln27_58_fu_2156_p2;
wire   [47:0] shl_ln27_9_fu_2166_p3;
wire   [47:0] add_ln27_9_fu_2173_p2;
wire   [31:0] tmp_10_fu_2179_p4;
wire   [47:0] shl_ln27_s_fu_2189_p3;
wire   [47:0] add_ln27_10_fu_2197_p2;
wire   [10:0] add_ln27_59_fu_2223_p2;
wire   [10:0] add_ln27_60_fu_2233_p2;
wire   [47:0] shl_ln27_10_fu_2243_p3;
wire   [47:0] add_ln27_11_fu_2250_p2;
wire   [31:0] tmp_12_fu_2256_p4;
wire   [47:0] shl_ln27_11_fu_2266_p3;
wire   [47:0] add_ln27_12_fu_2274_p2;
wire   [10:0] add_ln27_61_fu_2300_p2;
wire   [10:0] add_ln27_62_fu_2310_p2;
wire   [47:0] shl_ln27_12_fu_2320_p3;
wire   [47:0] add_ln27_13_fu_2327_p2;
wire   [31:0] tmp_14_fu_2333_p4;
wire   [47:0] shl_ln27_13_fu_2343_p3;
wire   [47:0] add_ln27_14_fu_2351_p2;
wire   [10:0] add_ln27_63_fu_2377_p2;
wire   [10:0] add_ln27_64_fu_2387_p2;
wire   [47:0] shl_ln27_14_fu_2397_p3;
wire   [47:0] add_ln27_15_fu_2404_p2;
wire   [31:0] tmp_16_fu_2410_p4;
wire   [47:0] shl_ln27_15_fu_2420_p3;
wire   [47:0] add_ln27_16_fu_2428_p2;
wire   [10:0] add_ln27_65_fu_2454_p2;
wire   [10:0] add_ln27_66_fu_2464_p2;
wire   [47:0] shl_ln27_16_fu_2474_p3;
wire   [47:0] add_ln27_17_fu_2481_p2;
wire   [31:0] tmp_18_fu_2487_p4;
wire   [47:0] shl_ln27_17_fu_2497_p3;
wire   [47:0] add_ln27_18_fu_2505_p2;
wire   [10:0] add_ln27_67_fu_2531_p2;
wire   [10:0] add_ln27_68_fu_2541_p2;
wire   [47:0] shl_ln27_18_fu_2551_p3;
wire   [47:0] add_ln27_19_fu_2558_p2;
wire   [31:0] tmp_20_fu_2564_p4;
wire   [47:0] shl_ln27_19_fu_2574_p3;
wire   [47:0] add_ln27_20_fu_2582_p2;
wire   [10:0] add_ln27_69_fu_2608_p2;
wire   [10:0] add_ln27_70_fu_2618_p2;
wire   [47:0] shl_ln27_20_fu_2628_p3;
wire   [47:0] add_ln27_21_fu_2635_p2;
wire   [31:0] tmp_22_fu_2641_p4;
wire   [47:0] shl_ln27_21_fu_2651_p3;
wire   [47:0] add_ln27_22_fu_2659_p2;
wire   [10:0] add_ln27_71_fu_2685_p2;
wire   [10:0] add_ln27_72_fu_2695_p2;
wire   [47:0] shl_ln27_22_fu_2705_p3;
wire   [47:0] add_ln27_23_fu_2712_p2;
wire   [31:0] tmp_24_fu_2718_p4;
wire   [47:0] shl_ln27_23_fu_2728_p3;
wire   [47:0] add_ln27_24_fu_2736_p2;
wire   [10:0] add_ln27_73_fu_2762_p2;
wire   [10:0] add_ln27_74_fu_2772_p2;
wire   [47:0] shl_ln27_24_fu_2782_p3;
wire   [47:0] add_ln27_25_fu_2789_p2;
wire   [31:0] tmp_26_fu_2795_p4;
wire   [47:0] shl_ln27_25_fu_2805_p3;
wire   [47:0] add_ln27_26_fu_2813_p2;
wire   [10:0] add_ln27_75_fu_2839_p2;
wire   [10:0] add_ln27_76_fu_2849_p2;
wire   [47:0] shl_ln27_26_fu_2859_p3;
wire   [47:0] add_ln27_27_fu_2866_p2;
wire   [31:0] tmp_28_fu_2872_p4;
wire   [47:0] shl_ln27_27_fu_2882_p3;
wire   [47:0] add_ln27_28_fu_2890_p2;
wire   [10:0] add_ln27_77_fu_2916_p2;
wire   [10:0] add_ln27_78_fu_2926_p2;
wire   [47:0] shl_ln27_28_fu_2936_p3;
wire   [47:0] add_ln27_29_fu_2943_p2;
wire   [31:0] tmp_30_fu_2949_p4;
wire   [47:0] shl_ln27_29_fu_2959_p3;
wire   [47:0] add_ln27_30_fu_2967_p2;
wire   [10:0] add_ln27_79_fu_2993_p2;
wire   [10:0] add_ln27_80_fu_3003_p2;
wire   [47:0] shl_ln27_30_fu_3013_p3;
wire   [47:0] add_ln27_31_fu_3020_p2;
wire   [31:0] tmp_32_fu_3026_p4;
wire   [47:0] shl_ln27_31_fu_3036_p3;
wire   [47:0] add_ln27_32_fu_3044_p2;
wire   [47:0] shl_ln27_32_fu_3070_p3;
wire   [47:0] add_ln27_33_fu_3077_p2;
wire   [31:0] tmp_34_fu_3083_p4;
wire   [47:0] shl_ln27_33_fu_3093_p3;
wire   [47:0] add_ln27_34_fu_3101_p2;
wire   [47:0] shl_ln27_34_fu_3127_p3;
wire   [47:0] add_ln27_35_fu_3134_p2;
wire   [31:0] tmp_36_fu_3140_p4;
wire   [47:0] shl_ln27_35_fu_3150_p3;
wire   [47:0] add_ln27_36_fu_3158_p2;
wire   [47:0] shl_ln27_36_fu_3184_p3;
wire   [47:0] add_ln27_37_fu_3191_p2;
wire   [31:0] tmp_38_fu_3197_p4;
wire   [47:0] shl_ln27_37_fu_3207_p3;
wire   [47:0] add_ln27_38_fu_3215_p2;
wire   [47:0] shl_ln27_38_fu_3231_p3;
wire   [47:0] add_ln27_39_fu_3238_p2;
wire   [31:0] tmp_40_fu_3244_p4;
wire   [47:0] shl_ln27_39_fu_3254_p3;
wire   [47:0] add_ln27_40_fu_3262_p2;
wire   [47:0] shl_ln1_fu_3337_p3;
wire   [47:0] add_ln29_fu_3344_p2;
wire   [47:0] shl_ln29_1_fu_3360_p3;
wire   [47:0] add_ln29_1_fu_3367_p2;
wire   [47:0] shl_ln29_2_fu_3383_p3;
wire   [47:0] add_ln29_2_fu_3390_p2;
wire   [47:0] shl_ln29_3_fu_3405_p3;
wire   [47:0] add_ln29_3_fu_3412_p2;
wire   [47:0] shl_ln29_4_fu_3427_p3;
wire   [47:0] add_ln29_4_fu_3434_p2;
wire   [47:0] shl_ln29_5_fu_3449_p3;
wire   [47:0] add_ln29_5_fu_3456_p2;
wire   [47:0] shl_ln29_6_fu_3471_p3;
wire   [47:0] add_ln29_6_fu_3478_p2;
wire   [47:0] shl_ln29_7_fu_3493_p3;
wire   [47:0] add_ln29_7_fu_3500_p2;
wire   [47:0] shl_ln29_8_fu_3515_p3;
wire   [47:0] add_ln29_8_fu_3522_p2;
wire   [47:0] shl_ln29_9_fu_3537_p3;
wire   [47:0] add_ln29_9_fu_3544_p2;
wire   [47:0] shl_ln29_s_fu_3559_p3;
wire   [47:0] add_ln29_10_fu_3566_p2;
wire   [47:0] shl_ln29_10_fu_3581_p3;
wire   [47:0] add_ln29_11_fu_3588_p2;
wire   [47:0] shl_ln29_11_fu_3603_p3;
wire   [47:0] add_ln29_12_fu_3610_p2;
wire   [47:0] shl_ln29_12_fu_3625_p3;
wire   [47:0] add_ln29_13_fu_3632_p2;
wire   [47:0] shl_ln29_13_fu_3647_p3;
wire   [47:0] add_ln29_14_fu_3654_p2;
wire   [47:0] shl_ln29_14_fu_3669_p3;
wire   [47:0] add_ln29_15_fu_3676_p2;
wire   [47:0] shl_ln29_15_fu_3691_p3;
wire   [47:0] add_ln29_16_fu_3698_p2;
wire   [47:0] shl_ln29_16_fu_3713_p3;
wire   [47:0] add_ln29_17_fu_3720_p2;
wire   [47:0] shl_ln29_17_fu_3735_p3;
wire   [47:0] add_ln29_18_fu_3742_p2;
wire   [47:0] shl_ln29_18_fu_3757_p3;
wire   [47:0] add_ln29_19_fu_3764_p2;
wire   [47:0] shl_ln29_19_fu_3779_p3;
wire   [47:0] add_ln29_20_fu_3786_p2;
wire   [47:0] shl_ln29_20_fu_3801_p3;
wire   [47:0] add_ln29_21_fu_3808_p2;
wire   [47:0] shl_ln29_21_fu_3823_p3;
wire   [47:0] add_ln29_22_fu_3830_p2;
wire   [47:0] shl_ln29_22_fu_3845_p3;
wire   [47:0] add_ln29_23_fu_3852_p2;
wire   [47:0] shl_ln29_23_fu_3867_p3;
wire   [47:0] add_ln29_24_fu_3874_p2;
wire   [47:0] shl_ln29_24_fu_3889_p3;
wire   [47:0] add_ln29_25_fu_3896_p2;
wire   [47:0] shl_ln29_25_fu_3911_p3;
wire   [47:0] add_ln29_26_fu_3918_p2;
wire   [47:0] shl_ln29_26_fu_3933_p3;
wire   [47:0] add_ln29_27_fu_3940_p2;
wire   [47:0] shl_ln29_27_fu_3955_p3;
wire   [47:0] add_ln29_28_fu_3962_p2;
wire   [47:0] shl_ln29_28_fu_3977_p3;
wire   [47:0] add_ln29_29_fu_3984_p2;
wire   [47:0] shl_ln29_29_fu_3999_p3;
wire   [47:0] add_ln29_30_fu_4006_p2;
wire   [47:0] shl_ln29_30_fu_4021_p3;
wire   [47:0] add_ln29_31_fu_4028_p2;
wire   [47:0] shl_ln29_31_fu_4043_p3;
wire   [47:0] add_ln29_32_fu_4050_p2;
wire   [47:0] shl_ln29_32_fu_4065_p3;
wire   [47:0] add_ln29_33_fu_4072_p2;
wire   [47:0] shl_ln29_33_fu_4087_p3;
wire   [47:0] add_ln29_34_fu_4094_p2;
wire   [47:0] shl_ln29_34_fu_4109_p3;
wire   [47:0] add_ln29_35_fu_4116_p2;
wire   [47:0] shl_ln29_35_fu_4131_p3;
wire   [47:0] add_ln29_36_fu_4138_p2;
wire   [47:0] shl_ln29_36_fu_4153_p3;
wire   [47:0] add_ln29_37_fu_4160_p2;
wire   [47:0] shl_ln29_37_fu_4175_p3;
wire   [47:0] add_ln29_38_fu_4183_p2;
wire   [47:0] shl_ln29_38_fu_4198_p3;
wire   [47:0] add_ln29_39_fu_4206_p2;
wire   [47:0] shl_ln29_39_fu_4221_p3;
wire   [47:0] add_ln29_40_fu_4228_p2;
wire   [47:0] shl_ln29_40_fu_4244_p3;
wire   [47:0] add_ln29_41_fu_4251_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [41:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_pp0_stage32_subdone;
wire    ap_block_pp0_stage33_subdone;
wire    ap_block_pp0_stage34_subdone;
wire    ap_block_pp0_stage35_subdone;
wire    ap_block_pp0_stage36_subdone;
wire    ap_block_pp0_stage37_subdone;
wire    ap_block_pp0_stage38_subdone;
wire    ap_block_pp0_stage39_subdone;
wire    ap_block_pp0_stage40_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1305_p0),
    .din1(grp_fu_1305_p1),
    .ce(1'b1),
    .dout(grp_fu_1305_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1309_p0),
    .din1(grp_fu_1309_p1),
    .ce(1'b1),
    .dout(grp_fu_1309_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1313_p0),
    .din1(grp_fu_1313_p1),
    .ce(1'b1),
    .dout(grp_fu_1313_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1317_p0),
    .din1(grp_fu_1317_p1),
    .ce(1'b1),
    .dout(grp_fu_1317_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1321_p0),
    .din1(grp_fu_1321_p1),
    .ce(1'b1),
    .dout(grp_fu_1321_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1325_p0),
    .din1(grp_fu_1325_p1),
    .ce(1'b1),
    .dout(grp_fu_1325_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1329_p0),
    .din1(grp_fu_1329_p1),
    .ce(1'b1),
    .dout(grp_fu_1329_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1333_p0),
    .din1(grp_fu_1333_p1),
    .ce(1'b1),
    .dout(grp_fu_1333_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1337_p0),
    .din1(grp_fu_1337_p1),
    .ce(1'b1),
    .dout(grp_fu_1337_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1341_p0),
    .din1(grp_fu_1341_p1),
    .ce(1'b1),
    .dout(grp_fu_1341_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1345_p0),
    .din1(grp_fu_1345_p1),
    .ce(1'b1),
    .dout(grp_fu_1345_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1349_p0),
    .din1(grp_fu_1349_p1),
    .ce(1'b1),
    .dout(grp_fu_1349_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1353_p0),
    .din1(grp_fu_1353_p1),
    .ce(1'b1),
    .dout(grp_fu_1353_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1357_p0),
    .din1(grp_fu_1357_p1),
    .ce(1'b1),
    .dout(grp_fu_1357_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1361_p0),
    .din1(grp_fu_1361_p1),
    .ce(1'b1),
    .dout(grp_fu_1361_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1365_p0),
    .din1(grp_fu_1365_p1),
    .ce(1'b1),
    .dout(grp_fu_1365_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1369_p0),
    .din1(grp_fu_1369_p1),
    .ce(1'b1),
    .dout(grp_fu_1369_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1373_p0),
    .din1(grp_fu_1373_p1),
    .ce(1'b1),
    .dout(grp_fu_1373_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1377_p0),
    .din1(grp_fu_1377_p1),
    .ce(1'b1),
    .dout(grp_fu_1377_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1381_p0),
    .din1(grp_fu_1381_p1),
    .ce(1'b1),
    .dout(grp_fu_1381_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1385_p0),
    .din1(grp_fu_1385_p1),
    .ce(1'b1),
    .dout(grp_fu_1385_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1389_p0),
    .din1(grp_fu_1389_p1),
    .ce(1'b1),
    .dout(grp_fu_1389_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1393_p0),
    .din1(grp_fu_1393_p1),
    .ce(1'b1),
    .dout(grp_fu_1393_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1397_p0),
    .din1(grp_fu_1397_p1),
    .ce(1'b1),
    .dout(grp_fu_1397_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1401_p0),
    .din1(grp_fu_1401_p1),
    .ce(1'b1),
    .dout(grp_fu_1401_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1405_p0),
    .din1(grp_fu_1405_p1),
    .ce(1'b1),
    .dout(grp_fu_1405_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1409_p0),
    .din1(grp_fu_1409_p1),
    .ce(1'b1),
    .dout(grp_fu_1409_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1413_p0),
    .din1(grp_fu_1413_p1),
    .ce(1'b1),
    .dout(grp_fu_1413_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1417_p0),
    .din1(grp_fu_1417_p1),
    .ce(1'b1),
    .dout(grp_fu_1417_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1421_p0),
    .din1(grp_fu_1421_p1),
    .ce(1'b1),
    .dout(grp_fu_1421_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1425_p0),
    .din1(grp_fu_1425_p1),
    .ce(1'b1),
    .dout(grp_fu_1425_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1429_p0),
    .din1(grp_fu_1429_p1),
    .ce(1'b1),
    .dout(grp_fu_1429_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1433_p0),
    .din1(grp_fu_1433_p1),
    .ce(1'b1),
    .dout(grp_fu_1433_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1437_p0),
    .din1(grp_fu_1437_p1),
    .ce(1'b1),
    .dout(grp_fu_1437_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1441_p0),
    .din1(grp_fu_1441_p1),
    .ce(1'b1),
    .dout(grp_fu_1441_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1445_p0),
    .din1(grp_fu_1445_p1),
    .ce(1'b1),
    .dout(grp_fu_1445_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1449_p0),
    .din1(grp_fu_1449_p1),
    .ce(1'b1),
    .dout(grp_fu_1449_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1453_p0),
    .din1(grp_fu_1453_p1),
    .ce(1'b1),
    .dout(grp_fu_1453_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1457_p0),
    .din1(grp_fu_1457_p1),
    .ce(1'b1),
    .dout(grp_fu_1457_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1461_p0),
    .din1(grp_fu_1461_p1),
    .ce(1'b1),
    .dout(grp_fu_1461_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1465_p0),
    .din1(grp_fu_1465_p1),
    .ce(1'b1),
    .dout(grp_fu_1465_p2)
);

kernel_atax_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1469_p0),
    .din1(grp_fu_1469_p1),
    .ce(1'b1),
    .dout(grp_fu_1469_p2)
);

kernel_atax_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage26),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage26_subdone) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage26)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage41_subdone) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_304 <= 6'd0;
    end else if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        i_fu_304 <= add_ln23_fu_3278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        phi_mul_fu_300 <= 11'd0;
    end else if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage41_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        phi_mul_fu_300 <= add_ln27_81_fu_4267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_4546 <= ap_sig_allocacmp_i_1;
        icmp_ln23_reg_4562 <= icmp_ln23_fu_1678_p2;
        phi_mul_load_reg_4501 <= ap_sig_allocacmp_phi_mul_load;
        sext_ln27_10_cast_reg_4446 <= sext_ln27_10_cast_fu_1613_p1;
        sext_ln27_11_cast_reg_4441 <= sext_ln27_11_cast_fu_1609_p1;
        sext_ln27_12_cast_reg_4436 <= sext_ln27_12_cast_fu_1605_p1;
        sext_ln27_13_cast_reg_4431 <= sext_ln27_13_cast_fu_1601_p1;
        sext_ln27_14_cast_reg_4426 <= sext_ln27_14_cast_fu_1597_p1;
        sext_ln27_15_cast_reg_4421 <= sext_ln27_15_cast_fu_1593_p1;
        sext_ln27_16_cast_reg_4416 <= sext_ln27_16_cast_fu_1589_p1;
        sext_ln27_17_cast_reg_4411 <= sext_ln27_17_cast_fu_1585_p1;
        sext_ln27_18_cast_reg_4406 <= sext_ln27_18_cast_fu_1581_p1;
        sext_ln27_19_cast_reg_4401 <= sext_ln27_19_cast_fu_1577_p1;
        sext_ln27_1_cast_reg_4491 <= sext_ln27_1_cast_fu_1649_p1;
        sext_ln27_20_cast_reg_4396 <= sext_ln27_20_cast_fu_1573_p1;
        sext_ln27_21_cast_reg_4391 <= sext_ln27_21_cast_fu_1569_p1;
        sext_ln27_22_cast_reg_4386 <= sext_ln27_22_cast_fu_1565_p1;
        sext_ln27_23_cast_reg_4381 <= sext_ln27_23_cast_fu_1561_p1;
        sext_ln27_24_cast_reg_4376 <= sext_ln27_24_cast_fu_1557_p1;
        sext_ln27_25_cast_reg_4371 <= sext_ln27_25_cast_fu_1553_p1;
        sext_ln27_26_cast_reg_4366 <= sext_ln27_26_cast_fu_1549_p1;
        sext_ln27_27_cast_reg_4361 <= sext_ln27_27_cast_fu_1545_p1;
        sext_ln27_28_cast_reg_4356 <= sext_ln27_28_cast_fu_1541_p1;
        sext_ln27_29_cast_reg_4351 <= sext_ln27_29_cast_fu_1537_p1;
        sext_ln27_2_cast_reg_4486 <= sext_ln27_2_cast_fu_1645_p1;
        sext_ln27_30_cast_reg_4346 <= sext_ln27_30_cast_fu_1533_p1;
        sext_ln27_31_cast_reg_4341 <= sext_ln27_31_cast_fu_1529_p1;
        sext_ln27_32_cast_reg_4336 <= sext_ln27_32_cast_fu_1525_p1;
        sext_ln27_33_cast_reg_4331 <= sext_ln27_33_cast_fu_1521_p1;
        sext_ln27_34_cast_reg_4326 <= sext_ln27_34_cast_fu_1517_p1;
        sext_ln27_35_cast_reg_4321 <= sext_ln27_35_cast_fu_1513_p1;
        sext_ln27_36_cast_reg_4316 <= sext_ln27_36_cast_fu_1509_p1;
        sext_ln27_37_cast_reg_4311 <= sext_ln27_37_cast_fu_1505_p1;
        sext_ln27_38_cast_reg_4306 <= sext_ln27_38_cast_fu_1501_p1;
        sext_ln27_39_cast_reg_4301 <= sext_ln27_39_cast_fu_1497_p1;
        sext_ln27_3_cast_reg_4481 <= sext_ln27_3_cast_fu_1641_p1;
        sext_ln27_40_cast_reg_4296 <= sext_ln27_40_cast_fu_1493_p1;
        sext_ln27_4_cast_reg_4476 <= sext_ln27_4_cast_fu_1637_p1;
        sext_ln27_5_cast_reg_4471 <= sext_ln27_5_cast_fu_1633_p1;
        sext_ln27_6_cast_reg_4466 <= sext_ln27_6_cast_fu_1629_p1;
        sext_ln27_7_cast_reg_4461 <= sext_ln27_7_cast_fu_1625_p1;
        sext_ln27_8_cast_reg_4456 <= sext_ln27_8_cast_fu_1621_p1;
        sext_ln27_9_cast_reg_4451 <= sext_ln27_9_cast_fu_1617_p1;
        sext_ln27_cast_reg_4496 <= sext_ln27_cast_fu_1653_p1;
        sext_ln29_cast_reg_4291 <= sext_ln29_cast_fu_1489_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        mul_ln29_10_reg_5645 <= grp_fu_1345_p2;
        mul_ln29_11_reg_5650 <= grp_fu_1349_p2;
        mul_ln29_12_reg_5655 <= grp_fu_1353_p2;
        mul_ln29_13_reg_5660 <= grp_fu_1357_p2;
        mul_ln29_14_reg_5665 <= grp_fu_1361_p2;
        mul_ln29_15_reg_5670 <= grp_fu_1365_p2;
        mul_ln29_16_reg_5675 <= grp_fu_1369_p2;
        mul_ln29_17_reg_5680 <= grp_fu_1373_p2;
        mul_ln29_18_reg_5685 <= grp_fu_1377_p2;
        mul_ln29_19_reg_5690 <= grp_fu_1381_p2;
        mul_ln29_20_reg_5695 <= grp_fu_1385_p2;
        mul_ln29_21_reg_5700 <= grp_fu_1389_p2;
        mul_ln29_22_reg_5705 <= grp_fu_1393_p2;
        mul_ln29_23_reg_5710 <= grp_fu_1397_p2;
        mul_ln29_24_reg_5715 <= grp_fu_1401_p2;
        mul_ln29_25_reg_5720 <= grp_fu_1405_p2;
        mul_ln29_26_reg_5725 <= grp_fu_1409_p2;
        mul_ln29_27_reg_5730 <= grp_fu_1413_p2;
        mul_ln29_28_reg_5735 <= grp_fu_1417_p2;
        mul_ln29_29_reg_5740 <= grp_fu_1421_p2;
        mul_ln29_2_reg_5605 <= grp_fu_1313_p2;
        mul_ln29_30_reg_5745 <= grp_fu_1425_p2;
        mul_ln29_31_reg_5750 <= grp_fu_1429_p2;
        mul_ln29_32_reg_5755 <= grp_fu_1433_p2;
        mul_ln29_33_reg_5760 <= grp_fu_1437_p2;
        mul_ln29_34_reg_5765 <= grp_fu_1441_p2;
        mul_ln29_35_reg_5770 <= grp_fu_1445_p2;
        mul_ln29_36_reg_5775 <= grp_fu_1449_p2;
        mul_ln29_37_reg_5785 <= grp_fu_1453_p2;
        mul_ln29_38_reg_5795 <= grp_fu_1457_p2;
        mul_ln29_39_reg_5800 <= grp_fu_1461_p2;
        mul_ln29_3_reg_5610 <= grp_fu_1317_p2;
        mul_ln29_40_reg_5805 <= grp_fu_1465_p2;
        mul_ln29_41_reg_5810 <= grp_fu_1469_p2;
        mul_ln29_4_reg_5615 <= grp_fu_1321_p2;
        mul_ln29_5_reg_5620 <= grp_fu_1325_p2;
        mul_ln29_6_reg_5625 <= grp_fu_1329_p2;
        mul_ln29_7_reg_5630 <= grp_fu_1333_p2;
        mul_ln29_8_reg_5635 <= grp_fu_1337_p2;
        mul_ln29_9_reg_5640 <= grp_fu_1341_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln23_reg_4562 == 1'd0) 
    & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1473 <= A_q1;
        reg_1477 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln23_reg_4562 == 1'd0) 
    & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage3)))) begin
        reg_1481 <= grp_fu_1309_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln23_reg_4562 == 1'd0) 
    & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1485 <= grp_fu_1305_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sext_ln27_41_reg_4606 <= sext_ln27_41_fu_1735_p1;
        sext_ln27_42_reg_4612 <= sext_ln27_42_fu_1740_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sext_ln27_43_reg_4633 <= sext_ln27_43_fu_1775_p1;
        sext_ln27_44_reg_4639 <= sext_ln27_44_fu_1780_p1;
        tmp_1_reg_4628 <= {{grp_fu_1305_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sext_ln27_45_reg_4660 <= sext_ln27_45_fu_1828_p1;
        sext_ln27_46_reg_4666 <= sext_ln27_46_fu_1833_p1;
        tmp_2_reg_4655 <= {{add_ln27_fu_1812_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sext_ln27_47_reg_4687 <= sext_ln27_47_fu_1905_p1;
        sext_ln27_48_reg_4693 <= sext_ln27_48_fu_1910_p1;
        tmp_4_reg_4682 <= {{add_ln27_2_fu_1889_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        sext_ln27_49_reg_4714 <= sext_ln27_49_fu_1982_p1;
        sext_ln27_50_reg_4720 <= sext_ln27_50_fu_1987_p1;
        tmp_6_reg_4709 <= {{add_ln27_4_fu_1966_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sext_ln27_51_reg_4752 <= sext_ln27_51_fu_2059_p1;
        sext_ln27_52_reg_4758 <= sext_ln27_52_fu_2064_p1;
        tmp_8_reg_4747 <= {{add_ln27_6_fu_2043_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        sext_ln27_53_reg_4791 <= sext_ln27_53_fu_2136_p1;
        sext_ln27_54_reg_4797 <= sext_ln27_54_fu_2141_p1;
        tmp_s_reg_4786 <= {{add_ln27_8_fu_2120_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        sext_ln27_55_reg_4840 <= sext_ln27_55_fu_2213_p1;
        sext_ln27_56_reg_4846 <= sext_ln27_56_fu_2218_p1;
        tmp_11_reg_4835 <= {{add_ln27_10_fu_2197_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        sext_ln27_57_reg_4889 <= sext_ln27_57_fu_2290_p1;
        sext_ln27_58_reg_4895 <= sext_ln27_58_fu_2295_p1;
        tmp_13_reg_4884 <= {{add_ln27_12_fu_2274_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        sext_ln27_59_reg_4938 <= sext_ln27_59_fu_2367_p1;
        sext_ln27_60_reg_4944 <= sext_ln27_60_fu_2372_p1;
        tmp_15_reg_4933 <= {{add_ln27_14_fu_2351_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        sext_ln27_61_reg_4987 <= sext_ln27_61_fu_2444_p1;
        sext_ln27_62_reg_4993 <= sext_ln27_62_fu_2449_p1;
        tmp_17_reg_4982 <= {{add_ln27_16_fu_2428_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        sext_ln27_63_reg_5036 <= sext_ln27_63_fu_2521_p1;
        sext_ln27_64_reg_5042 <= sext_ln27_64_fu_2526_p1;
        tmp_19_reg_5031 <= {{add_ln27_18_fu_2505_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        sext_ln27_65_reg_5085 <= sext_ln27_65_fu_2598_p1;
        sext_ln27_66_reg_5091 <= sext_ln27_66_fu_2603_p1;
        tmp_21_reg_5080 <= {{add_ln27_20_fu_2582_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        sext_ln27_67_reg_5134 <= sext_ln27_67_fu_2675_p1;
        sext_ln27_68_reg_5140 <= sext_ln27_68_fu_2680_p1;
        tmp_23_reg_5129 <= {{add_ln27_22_fu_2659_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        sext_ln27_69_reg_5183 <= sext_ln27_69_fu_2752_p1;
        sext_ln27_70_reg_5189 <= sext_ln27_70_fu_2757_p1;
        tmp_25_reg_5178 <= {{add_ln27_24_fu_2736_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        sext_ln27_71_reg_5232 <= sext_ln27_71_fu_2829_p1;
        sext_ln27_72_reg_5238 <= sext_ln27_72_fu_2834_p1;
        tmp_27_reg_5227 <= {{add_ln27_26_fu_2813_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        sext_ln27_73_reg_5281 <= sext_ln27_73_fu_2906_p1;
        sext_ln27_74_reg_5287 <= sext_ln27_74_fu_2911_p1;
        tmp_29_reg_5276 <= {{add_ln27_28_fu_2890_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        sext_ln27_75_reg_5330 <= sext_ln27_75_fu_2983_p1;
        sext_ln27_76_reg_5336 <= sext_ln27_76_fu_2988_p1;
        tmp_31_reg_5325 <= {{add_ln27_30_fu_2967_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        sext_ln27_77_reg_5379 <= sext_ln27_77_fu_3060_p1;
        sext_ln27_78_reg_5385 <= sext_ln27_78_fu_3065_p1;
        tmp_33_reg_5374 <= {{add_ln27_32_fu_3044_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        sext_ln27_79_reg_5418 <= sext_ln27_79_fu_3117_p1;
        sext_ln27_80_reg_5424 <= sext_ln27_80_fu_3122_p1;
        tmp_35_reg_5413 <= {{add_ln27_34_fu_3101_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        sext_ln27_81_reg_5456 <= sext_ln27_81_fu_3174_p1;
        sext_ln27_82_reg_5462 <= sext_ln27_82_fu_3179_p1;
        tmp_37_reg_5451 <= {{add_ln27_36_fu_3158_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        tmp_39_reg_5488 <= {{add_ln27_38_fu_3215_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        trunc_ln27_s_reg_5513 <= {{add_ln27_40_fu_3262_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        trunc_ln29_10_reg_5870 <= {{add_ln29_11_fu_3588_p2[47:16]}};
        trunc_ln29_11_reg_5875 <= {{add_ln29_12_fu_3610_p2[47:16]}};
        trunc_ln29_12_reg_5880 <= {{add_ln29_13_fu_3632_p2[47:16]}};
        trunc_ln29_13_reg_5885 <= {{add_ln29_14_fu_3654_p2[47:16]}};
        trunc_ln29_14_reg_5890 <= {{add_ln29_15_fu_3676_p2[47:16]}};
        trunc_ln29_15_reg_5895 <= {{add_ln29_16_fu_3698_p2[47:16]}};
        trunc_ln29_16_reg_5900 <= {{add_ln29_17_fu_3720_p2[47:16]}};
        trunc_ln29_17_reg_5905 <= {{add_ln29_18_fu_3742_p2[47:16]}};
        trunc_ln29_18_reg_5910 <= {{add_ln29_19_fu_3764_p2[47:16]}};
        trunc_ln29_19_reg_5915 <= {{add_ln29_20_fu_3786_p2[47:16]}};
        trunc_ln29_1_reg_5820 <= {{add_ln29_1_fu_3367_p2[47:16]}};
        trunc_ln29_20_reg_5920 <= {{add_ln29_21_fu_3808_p2[47:16]}};
        trunc_ln29_21_reg_5925 <= {{add_ln29_22_fu_3830_p2[47:16]}};
        trunc_ln29_22_reg_5930 <= {{add_ln29_23_fu_3852_p2[47:16]}};
        trunc_ln29_23_reg_5935 <= {{add_ln29_24_fu_3874_p2[47:16]}};
        trunc_ln29_24_reg_5940 <= {{add_ln29_25_fu_3896_p2[47:16]}};
        trunc_ln29_25_reg_5945 <= {{add_ln29_26_fu_3918_p2[47:16]}};
        trunc_ln29_26_reg_5950 <= {{add_ln29_27_fu_3940_p2[47:16]}};
        trunc_ln29_27_reg_5955 <= {{add_ln29_28_fu_3962_p2[47:16]}};
        trunc_ln29_28_reg_5960 <= {{add_ln29_29_fu_3984_p2[47:16]}};
        trunc_ln29_29_reg_5965 <= {{add_ln29_30_fu_4006_p2[47:16]}};
        trunc_ln29_2_reg_5825 <= {{add_ln29_2_fu_3390_p2[47:16]}};
        trunc_ln29_30_reg_5970 <= {{add_ln29_31_fu_4028_p2[47:16]}};
        trunc_ln29_31_reg_5975 <= {{add_ln29_32_fu_4050_p2[47:16]}};
        trunc_ln29_32_reg_5980 <= {{add_ln29_33_fu_4072_p2[47:16]}};
        trunc_ln29_33_reg_5985 <= {{add_ln29_34_fu_4094_p2[47:16]}};
        trunc_ln29_34_reg_5990 <= {{add_ln29_35_fu_4116_p2[47:16]}};
        trunc_ln29_35_reg_5995 <= {{add_ln29_36_fu_4138_p2[47:16]}};
        trunc_ln29_36_reg_6000 <= {{add_ln29_37_fu_4160_p2[47:16]}};
        trunc_ln29_37_reg_6005 <= {{add_ln29_38_fu_4183_p2[47:16]}};
        trunc_ln29_38_reg_6010 <= {{add_ln29_39_fu_4206_p2[47:16]}};
        trunc_ln29_3_reg_5830 <= {{add_ln29_3_fu_3412_p2[47:16]}};
        trunc_ln29_4_reg_5835 <= {{add_ln29_4_fu_3434_p2[47:16]}};
        trunc_ln29_5_reg_5840 <= {{add_ln29_5_fu_3456_p2[47:16]}};
        trunc_ln29_6_reg_5845 <= {{add_ln29_6_fu_3478_p2[47:16]}};
        trunc_ln29_7_reg_5850 <= {{add_ln29_7_fu_3500_p2[47:16]}};
        trunc_ln29_8_reg_5855 <= {{add_ln29_8_fu_3522_p2[47:16]}};
        trunc_ln29_9_reg_5860 <= {{add_ln29_9_fu_3544_p2[47:16]}};
        trunc_ln29_s_reg_5865 <= {{add_ln29_10_fu_3566_p2[47:16]}};
        trunc_ln_reg_5815 <= {{add_ln29_fu_3344_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        y_load_10_reg_5048 <= y_q1;
        y_load_11_reg_5053 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        y_load_12_reg_5097 <= y_q1;
        y_load_13_reg_5102 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        y_load_14_reg_5146 <= y_q1;
        y_load_15_reg_5151 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        y_load_16_reg_5195 <= y_q1;
        y_load_17_reg_5200 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        y_load_18_reg_5244 <= y_q1;
        y_load_19_reg_5249 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        y_load_1_reg_4808 <= y_q0;
        y_load_reg_4803 <= y_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        y_load_20_reg_5293 <= y_q1;
        y_load_21_reg_5298 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        y_load_22_reg_5342 <= y_q1;
        y_load_23_reg_5347 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        y_load_24_reg_5391 <= y_q1;
        y_load_25_reg_5396 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        y_load_26_reg_5430 <= y_q1;
        y_load_27_reg_5435 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        y_load_28_reg_5468 <= y_q1;
        y_load_29_reg_5473 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        y_load_2_reg_4852 <= y_q1;
        y_load_3_reg_4857 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        y_load_30_reg_5493 <= y_q1;
        y_load_31_reg_5498 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        y_load_32_reg_5519 <= y_q1;
        y_load_33_reg_5524 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        y_load_34_reg_5585 <= y_q1;
        y_load_35_reg_5590 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        y_load_36_reg_5780 <= y_q1;
        y_load_37_reg_5790 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_load_40_reg_4586 <= y_q1;
        y_load_41_reg_4591 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        y_load_4_reg_4901 <= y_q1;
        y_load_5_reg_4906 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        y_load_6_reg_4950 <= y_q1;
        y_load_7_reg_4955 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        y_load_8_reg_4999 <= y_q1;
        y_load_9_reg_5004 <= y_q0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            A_address0 = zext_ln27_40_fu_3008_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            A_address0 = zext_ln27_38_fu_2931_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            A_address0 = zext_ln27_36_fu_2854_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            A_address0 = zext_ln27_34_fu_2777_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            A_address0 = zext_ln27_32_fu_2700_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            A_address0 = zext_ln27_30_fu_2623_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            A_address0 = zext_ln27_28_fu_2546_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            A_address0 = zext_ln27_26_fu_2469_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            A_address0 = zext_ln27_24_fu_2392_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            A_address0 = zext_ln27_22_fu_2315_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            A_address0 = zext_ln27_20_fu_2238_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            A_address0 = zext_ln27_18_fu_2161_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            A_address0 = zext_ln27_16_fu_2084_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            A_address0 = zext_ln27_14_fu_2007_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            A_address0 = zext_ln27_12_fu_1930_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            A_address0 = zext_ln27_10_fu_1853_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            A_address0 = zext_ln27_8_fu_1800_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            A_address0 = zext_ln27_6_fu_1760_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            A_address0 = zext_ln27_4_fu_1730_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            A_address0 = zext_ln27_2_fu_1710_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            A_address0 = zext_ln27_fu_1690_p1;
        end else begin
            A_address0 = 'bx;
        end
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            A_address1 = zext_ln27_39_fu_2998_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            A_address1 = zext_ln27_37_fu_2921_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            A_address1 = zext_ln27_35_fu_2844_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            A_address1 = zext_ln27_33_fu_2767_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            A_address1 = zext_ln27_31_fu_2690_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            A_address1 = zext_ln27_29_fu_2613_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            A_address1 = zext_ln27_27_fu_2536_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            A_address1 = zext_ln27_25_fu_2459_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            A_address1 = zext_ln27_23_fu_2382_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            A_address1 = zext_ln27_21_fu_2305_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            A_address1 = zext_ln27_19_fu_2228_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            A_address1 = zext_ln27_17_fu_2151_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            A_address1 = zext_ln27_15_fu_2074_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            A_address1 = zext_ln27_13_fu_1997_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            A_address1 = zext_ln27_11_fu_1920_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            A_address1 = zext_ln27_9_fu_1843_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            A_address1 = zext_ln27_7_fu_1790_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            A_address1 = zext_ln27_5_fu_1750_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            A_address1 = zext_ln27_3_fu_1720_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            A_address1 = zext_ln27_1_fu_1700_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            A_address1 = zext_ln29_fu_1673_p1;
        end else begin
            A_address1 = 'bx;
        end
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln23_reg_4562 == 1'd1) & (1'b0 == ap_block_pp0_stage26_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        ap_condition_exit_pp0_iter0_stage26 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage26 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage26_subdone) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage41_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_304;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_phi_mul_load = 11'd0;
    end else begin
        ap_sig_allocacmp_phi_mul_load = phi_mul_fu_300;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            grp_fu_1305_p0 = sext_ln27_41_reg_4606;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_fu_1305_p0 = sext_ln27_40_cast_reg_4296;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            grp_fu_1305_p0 = sext_ln27_38_cast_reg_4306;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            grp_fu_1305_p0 = sext_ln27_36_cast_reg_4316;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            grp_fu_1305_p0 = sext_ln27_34_cast_reg_4326;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1305_p0 = sext_ln27_32_cast_reg_4336;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_1305_p0 = sext_ln27_30_cast_reg_4346;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_1305_p0 = sext_ln27_28_cast_reg_4356;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_fu_1305_p0 = sext_ln27_26_cast_reg_4366;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1305_p0 = sext_ln27_24_cast_reg_4376;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1305_p0 = sext_ln27_22_cast_reg_4386;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1305_p0 = sext_ln27_20_cast_reg_4396;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1305_p0 = sext_ln27_18_cast_reg_4406;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1305_p0 = sext_ln27_16_cast_reg_4416;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1305_p0 = sext_ln27_14_cast_reg_4426;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1305_p0 = sext_ln27_12_cast_reg_4436;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1305_p0 = sext_ln27_10_cast_reg_4446;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1305_p0 = sext_ln27_8_cast_reg_4456;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1305_p0 = sext_ln27_6_cast_reg_4466;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1305_p0 = sext_ln27_4_cast_reg_4476;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1305_p0 = sext_ln27_2_cast_reg_4486;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1305_p0 = sext_ln27_cast_reg_4496;
        end else begin
            grp_fu_1305_p0 = 'bx;
        end
    end else begin
        grp_fu_1305_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            grp_fu_1305_p1 = sext_ln29_1_fu_3287_p1;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_fu_1305_p1 = sext_ln27_81_fu_3174_p1;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            grp_fu_1305_p1 = sext_ln27_79_fu_3117_p1;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            grp_fu_1305_p1 = sext_ln27_77_fu_3060_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            grp_fu_1305_p1 = sext_ln27_75_fu_2983_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1305_p1 = sext_ln27_73_fu_2906_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_1305_p1 = sext_ln27_71_fu_2829_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_1305_p1 = sext_ln27_69_fu_2752_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_fu_1305_p1 = sext_ln27_67_fu_2675_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1305_p1 = sext_ln27_65_fu_2598_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1305_p1 = sext_ln27_63_fu_2521_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1305_p1 = sext_ln27_61_fu_2444_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1305_p1 = sext_ln27_59_fu_2367_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1305_p1 = sext_ln27_57_fu_2290_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1305_p1 = sext_ln27_55_fu_2213_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1305_p1 = sext_ln27_53_fu_2136_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1305_p1 = sext_ln27_51_fu_2059_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1305_p1 = sext_ln27_49_fu_1982_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1305_p1 = sext_ln27_47_fu_1905_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1305_p1 = sext_ln27_45_fu_1828_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1305_p1 = sext_ln27_43_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1305_p1 = sext_ln27_41_fu_1735_p1;
        end else begin
            grp_fu_1305_p1 = 'bx;
        end
    end else begin
        grp_fu_1305_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            grp_fu_1309_p0 = sext_ln27_42_reg_4612;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_fu_1309_p0 = sext_ln29_cast_reg_4291;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            grp_fu_1309_p0 = sext_ln27_39_cast_reg_4301;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            grp_fu_1309_p0 = sext_ln27_37_cast_reg_4311;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            grp_fu_1309_p0 = sext_ln27_35_cast_reg_4321;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1309_p0 = sext_ln27_33_cast_reg_4331;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_1309_p0 = sext_ln27_31_cast_reg_4341;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_1309_p0 = sext_ln27_29_cast_reg_4351;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_fu_1309_p0 = sext_ln27_27_cast_reg_4361;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1309_p0 = sext_ln27_25_cast_reg_4371;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1309_p0 = sext_ln27_23_cast_reg_4381;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1309_p0 = sext_ln27_21_cast_reg_4391;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1309_p0 = sext_ln27_19_cast_reg_4401;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1309_p0 = sext_ln27_17_cast_reg_4411;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1309_p0 = sext_ln27_15_cast_reg_4421;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1309_p0 = sext_ln27_13_cast_reg_4431;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1309_p0 = sext_ln27_11_cast_reg_4441;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1309_p0 = sext_ln27_9_cast_reg_4451;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1309_p0 = sext_ln27_7_cast_reg_4461;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1309_p0 = sext_ln27_5_cast_reg_4471;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1309_p0 = sext_ln27_3_cast_reg_4481;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1309_p0 = sext_ln27_1_cast_reg_4491;
        end else begin
            grp_fu_1309_p0 = 'bx;
        end
    end else begin
        grp_fu_1309_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            grp_fu_1309_p1 = sext_ln29_1_fu_3287_p1;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_fu_1309_p1 = sext_ln27_82_fu_3179_p1;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            grp_fu_1309_p1 = sext_ln27_80_fu_3122_p1;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            grp_fu_1309_p1 = sext_ln27_78_fu_3065_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            grp_fu_1309_p1 = sext_ln27_76_fu_2988_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1309_p1 = sext_ln27_74_fu_2911_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_1309_p1 = sext_ln27_72_fu_2834_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_1309_p1 = sext_ln27_70_fu_2757_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_fu_1309_p1 = sext_ln27_68_fu_2680_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1309_p1 = sext_ln27_66_fu_2603_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1309_p1 = sext_ln27_64_fu_2526_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1309_p1 = sext_ln27_62_fu_2449_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1309_p1 = sext_ln27_60_fu_2372_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1309_p1 = sext_ln27_58_fu_2295_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1309_p1 = sext_ln27_56_fu_2218_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1309_p1 = sext_ln27_54_fu_2141_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1309_p1 = sext_ln27_52_fu_2064_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1309_p1 = sext_ln27_50_fu_1987_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1309_p1 = sext_ln27_48_fu_1910_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1309_p1 = sext_ln27_46_fu_1833_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1309_p1 = sext_ln27_44_fu_1780_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1309_p1 = sext_ln27_42_fu_1740_p1;
        end else begin
            grp_fu_1309_p1 = 'bx;
        end
    end else begin
        grp_fu_1309_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        tmp_ce0 = 1'b1;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        tmp_we0 = 1'b1;
    end else begin
        tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        y_address0 = 64'd30;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        y_address0 = 64'd28;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        y_address0 = 64'd26;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        y_address0 = 64'd24;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        y_address0 = 64'd22;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_address0 = 64'd20;
    end else if (((1'b0 == ap_block_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        y_address0 = 64'd18;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        y_address0 = 64'd16;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        y_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38))) begin
        y_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        y_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        y_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        y_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        y_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        y_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        y_address0 = y_addr_10_reg_5440;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        y_address0 = y_addr_8_reg_5478;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        y_address0 = y_addr_6_reg_5503;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        y_address0 = y_addr_4_reg_5529;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        y_address0 = y_addr_2_reg_5595;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        y_address0 = y_addr_reg_4552;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        y_address0 = 64'd39;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        y_address0 = 64'd37;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        y_address0 = 64'd35;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        y_address0 = 64'd33;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        y_address0 = 64'd31;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        y_address0 = 64'd29;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        y_address0 = 64'd27;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        y_address0 = 64'd25;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        y_address0 = 64'd23;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        y_address0 = 64'd21;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        y_address0 = 64'd19;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        y_address0 = 64'd17;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        y_address0 = 64'd15;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        y_address0 = 64'd13;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        y_address0 = 64'd11;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        y_address0 = 64'd9;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        y_address0 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        y_address0 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        y_address0 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        y_address0 = 64'd1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_address0 = 64'd41;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        y_address1 = 64'd29;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        y_address1 = 64'd27;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        y_address1 = 64'd25;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        y_address1 = 64'd23;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        y_address1 = 64'd21;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_address1 = 64'd19;
    end else if (((1'b0 == ap_block_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        y_address1 = 64'd17;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        y_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        y_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38))) begin
        y_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        y_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        y_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        y_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        y_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        y_address1 = 64'd1;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        y_address1 = y_addr_41_reg_4732;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        y_address1 = y_addr_9_reg_5483;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        y_address1 = y_addr_7_reg_5508;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        y_address1 = y_addr_5_reg_5534;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        y_address1 = y_addr_3_reg_5600;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        y_address1 = y_addr_1_reg_4557;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        y_address1 = 64'd38;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        y_address1 = 64'd36;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        y_address1 = 64'd34;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        y_address1 = 64'd32;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        y_address1 = 64'd30;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        y_address1 = 64'd28;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        y_address1 = 64'd26;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        y_address1 = 64'd24;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        y_address1 = 64'd22;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        y_address1 = 64'd20;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        y_address1 = 64'd18;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        y_address1 = 64'd16;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        y_address1 = 64'd14;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        y_address1 = 64'd12;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        y_address1 = 64'd10;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        y_address1 = 64'd8;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        y_address1 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        y_address1 = 64'd4;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        y_address1 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        y_address1 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_address1 = 64'd40;
    end else begin
        y_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage40_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)) 
    | ((1'b0 == ap_block_pp0_stage38_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage41_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        y_ce0 = 1'b1;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage40_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)) 
    | ((1'b0 == ap_block_pp0_stage38_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage41_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        y_ce1 = 1'b1;
    end else begin
        y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        y_d0 = trunc_ln29_29_reg_5965;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        y_d0 = trunc_ln29_27_reg_5955;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        y_d0 = trunc_ln29_25_reg_5945;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        y_d0 = trunc_ln29_23_reg_5935;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        y_d0 = trunc_ln29_21_reg_5925;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_d0 = trunc_ln29_19_reg_5915;
    end else if (((1'b0 == ap_block_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        y_d0 = trunc_ln29_17_reg_5905;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        y_d0 = trunc_ln29_15_reg_5895;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        y_d0 = trunc_ln29_13_reg_5885;
    end else if (((1'b0 == ap_block_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38))) begin
        y_d0 = trunc_ln29_11_reg_5875;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        y_d0 = trunc_ln29_s_reg_5865;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        y_d0 = trunc_ln29_8_reg_5855;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        y_d0 = trunc_ln29_6_reg_5845;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        y_d0 = trunc_ln29_4_reg_5835;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        y_d0 = trunc_ln29_2_reg_5825;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        y_d0 = trunc_ln29_30_reg_5970;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        y_d0 = trunc_ln29_32_reg_5980;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        y_d0 = trunc_ln29_34_reg_5990;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        y_d0 = trunc_ln29_36_reg_6000;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        y_d0 = trunc_ln29_38_reg_6010;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        y_d0 = {{add_ln29_41_fu_4251_p2[47:16]}};
    end else begin
        y_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        y_d1 = trunc_ln29_28_reg_5960;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        y_d1 = trunc_ln29_26_reg_5950;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        y_d1 = trunc_ln29_24_reg_5940;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        y_d1 = trunc_ln29_22_reg_5930;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        y_d1 = trunc_ln29_20_reg_5920;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_d1 = trunc_ln29_18_reg_5910;
    end else if (((1'b0 == ap_block_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        y_d1 = trunc_ln29_16_reg_5900;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        y_d1 = trunc_ln29_14_reg_5890;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        y_d1 = trunc_ln29_12_reg_5880;
    end else if (((1'b0 == ap_block_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38))) begin
        y_d1 = trunc_ln29_10_reg_5870;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        y_d1 = trunc_ln29_9_reg_5860;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        y_d1 = trunc_ln29_7_reg_5850;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        y_d1 = trunc_ln29_5_reg_5840;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        y_d1 = trunc_ln29_3_reg_5830;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        y_d1 = trunc_ln29_1_reg_5820;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        y_d1 = trunc_ln_reg_5815;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        y_d1 = trunc_ln29_31_reg_5975;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        y_d1 = trunc_ln29_33_reg_5985;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        y_d1 = trunc_ln29_35_reg_5995;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        y_d1 = trunc_ln29_37_reg_6005;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        y_d1 = {{add_ln29_40_fu_4228_p2[47:16]}};
    end else begin
        y_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage40_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage39_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage38_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage37_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage36_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage35_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage33_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage32_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage41_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        y_we0 = 1'b1;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage40_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage39_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage38_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage37_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage36_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage35_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage33_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage32_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage41_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((icmp_ln23_reg_4562 == 1'd0) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        y_we1 = 1'b1;
    end else begin
        y_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage26)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_pp0_stage40 : begin
            if ((1'b0 == ap_block_pp0_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end
        end
        ap_ST_fsm_pp0_stage41 : begin
            if ((1'b0 == ap_block_pp0_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_fu_3278_p2 = (i_1_reg_4546 + 6'd1);

assign add_ln27_10_fu_2197_p2 = (shl_ln27_s_fu_2189_p3 + reg_1481);

assign add_ln27_11_fu_2250_p2 = (shl_ln27_10_fu_2243_p3 + reg_1485);

assign add_ln27_12_fu_2274_p2 = (shl_ln27_11_fu_2266_p3 + reg_1481);

assign add_ln27_13_fu_2327_p2 = (shl_ln27_12_fu_2320_p3 + reg_1485);

assign add_ln27_14_fu_2351_p2 = (shl_ln27_13_fu_2343_p3 + reg_1481);

assign add_ln27_15_fu_2404_p2 = (shl_ln27_14_fu_2397_p3 + reg_1485);

assign add_ln27_16_fu_2428_p2 = (shl_ln27_15_fu_2420_p3 + reg_1481);

assign add_ln27_17_fu_2481_p2 = (shl_ln27_16_fu_2474_p3 + reg_1485);

assign add_ln27_18_fu_2505_p2 = (shl_ln27_17_fu_2497_p3 + reg_1481);

assign add_ln27_19_fu_2558_p2 = (shl_ln27_18_fu_2551_p3 + reg_1485);

assign add_ln27_1_fu_1865_p2 = (shl_ln27_1_fu_1858_p3 + reg_1485);

assign add_ln27_20_fu_2582_p2 = (shl_ln27_19_fu_2574_p3 + reg_1481);

assign add_ln27_21_fu_2635_p2 = (shl_ln27_20_fu_2628_p3 + reg_1485);

assign add_ln27_22_fu_2659_p2 = (shl_ln27_21_fu_2651_p3 + reg_1481);

assign add_ln27_23_fu_2712_p2 = (shl_ln27_22_fu_2705_p3 + reg_1485);

assign add_ln27_24_fu_2736_p2 = (shl_ln27_23_fu_2728_p3 + reg_1481);

assign add_ln27_25_fu_2789_p2 = (shl_ln27_24_fu_2782_p3 + reg_1485);

assign add_ln27_26_fu_2813_p2 = (shl_ln27_25_fu_2805_p3 + reg_1481);

assign add_ln27_27_fu_2866_p2 = (shl_ln27_26_fu_2859_p3 + reg_1485);

assign add_ln27_28_fu_2890_p2 = (shl_ln27_27_fu_2882_p3 + reg_1481);

assign add_ln27_29_fu_2943_p2 = (shl_ln27_28_fu_2936_p3 + reg_1485);

assign add_ln27_2_fu_1889_p2 = (shl_ln27_2_fu_1881_p3 + reg_1481);

assign add_ln27_30_fu_2967_p2 = (shl_ln27_29_fu_2959_p3 + reg_1481);

assign add_ln27_31_fu_3020_p2 = (shl_ln27_30_fu_3013_p3 + reg_1485);

assign add_ln27_32_fu_3044_p2 = (shl_ln27_31_fu_3036_p3 + reg_1481);

assign add_ln27_33_fu_3077_p2 = (shl_ln27_32_fu_3070_p3 + reg_1485);

assign add_ln27_34_fu_3101_p2 = (shl_ln27_33_fu_3093_p3 + reg_1481);

assign add_ln27_35_fu_3134_p2 = (shl_ln27_34_fu_3127_p3 + reg_1485);

assign add_ln27_36_fu_3158_p2 = (shl_ln27_35_fu_3150_p3 + reg_1481);

assign add_ln27_37_fu_3191_p2 = (shl_ln27_36_fu_3184_p3 + reg_1485);

assign add_ln27_38_fu_3215_p2 = (shl_ln27_37_fu_3207_p3 + reg_1481);

assign add_ln27_39_fu_3238_p2 = (shl_ln27_38_fu_3231_p3 + reg_1485);

assign add_ln27_3_fu_1942_p2 = (shl_ln27_3_fu_1935_p3 + reg_1485);

assign add_ln27_40_fu_3262_p2 = (shl_ln27_39_fu_3254_p3 + reg_1481);

assign add_ln27_41_fu_1695_p2 = (phi_mul_load_reg_4501 + 11'd2);

assign add_ln27_42_fu_1705_p2 = (phi_mul_load_reg_4501 + 11'd3);

assign add_ln27_43_fu_1715_p2 = (phi_mul_load_reg_4501 + 11'd4);

assign add_ln27_44_fu_1725_p2 = (phi_mul_load_reg_4501 + 11'd5);

assign add_ln27_45_fu_1745_p2 = (phi_mul_load_reg_4501 + 11'd6);

assign add_ln27_46_fu_1755_p2 = (phi_mul_load_reg_4501 + 11'd7);

assign add_ln27_47_fu_1785_p2 = (phi_mul_load_reg_4501 + 11'd8);

assign add_ln27_48_fu_1795_p2 = (phi_mul_load_reg_4501 + 11'd9);

assign add_ln27_49_fu_1838_p2 = (phi_mul_load_reg_4501 + 11'd10);

assign add_ln27_4_fu_1966_p2 = (shl_ln27_4_fu_1958_p3 + reg_1481);

assign add_ln27_50_fu_1848_p2 = (phi_mul_load_reg_4501 + 11'd11);

assign add_ln27_51_fu_1915_p2 = (phi_mul_load_reg_4501 + 11'd12);

assign add_ln27_52_fu_1925_p2 = (phi_mul_load_reg_4501 + 11'd13);

assign add_ln27_53_fu_1992_p2 = (phi_mul_load_reg_4501 + 11'd14);

assign add_ln27_54_fu_2002_p2 = (phi_mul_load_reg_4501 + 11'd15);

assign add_ln27_55_fu_2069_p2 = (phi_mul_load_reg_4501 + 11'd16);

assign add_ln27_56_fu_2079_p2 = (phi_mul_load_reg_4501 + 11'd17);

assign add_ln27_57_fu_2146_p2 = (phi_mul_load_reg_4501 + 11'd18);

assign add_ln27_58_fu_2156_p2 = (phi_mul_load_reg_4501 + 11'd19);

assign add_ln27_59_fu_2223_p2 = (phi_mul_load_reg_4501 + 11'd20);

assign add_ln27_5_fu_2019_p2 = (shl_ln27_5_fu_2012_p3 + reg_1485);

assign add_ln27_60_fu_2233_p2 = (phi_mul_load_reg_4501 + 11'd21);

assign add_ln27_61_fu_2300_p2 = (phi_mul_load_reg_4501 + 11'd22);

assign add_ln27_62_fu_2310_p2 = (phi_mul_load_reg_4501 + 11'd23);

assign add_ln27_63_fu_2377_p2 = (phi_mul_load_reg_4501 + 11'd24);

assign add_ln27_64_fu_2387_p2 = (phi_mul_load_reg_4501 + 11'd25);

assign add_ln27_65_fu_2454_p2 = (phi_mul_load_reg_4501 + 11'd26);

assign add_ln27_66_fu_2464_p2 = (phi_mul_load_reg_4501 + 11'd27);

assign add_ln27_67_fu_2531_p2 = (phi_mul_load_reg_4501 + 11'd28);

assign add_ln27_68_fu_2541_p2 = (phi_mul_load_reg_4501 + 11'd29);

assign add_ln27_69_fu_2608_p2 = (phi_mul_load_reg_4501 + 11'd30);

assign add_ln27_6_fu_2043_p2 = (shl_ln27_6_fu_2035_p3 + reg_1481);

assign add_ln27_70_fu_2618_p2 = (phi_mul_load_reg_4501 + 11'd31);

assign add_ln27_71_fu_2685_p2 = (phi_mul_load_reg_4501 + 11'd32);

assign add_ln27_72_fu_2695_p2 = (phi_mul_load_reg_4501 + 11'd33);

assign add_ln27_73_fu_2762_p2 = (phi_mul_load_reg_4501 + 11'd34);

assign add_ln27_74_fu_2772_p2 = (phi_mul_load_reg_4501 + 11'd35);

assign add_ln27_75_fu_2839_p2 = (phi_mul_load_reg_4501 + 11'd36);

assign add_ln27_76_fu_2849_p2 = (phi_mul_load_reg_4501 + 11'd37);

assign add_ln27_77_fu_2916_p2 = (phi_mul_load_reg_4501 + 11'd38);

assign add_ln27_78_fu_2926_p2 = (phi_mul_load_reg_4501 + 11'd39);

assign add_ln27_79_fu_2993_p2 = (phi_mul_load_reg_4501 + 11'd40);

assign add_ln27_7_fu_2096_p2 = (shl_ln27_7_fu_2089_p3 + reg_1485);

assign add_ln27_80_fu_3003_p2 = (phi_mul_load_reg_4501 + 11'd41);

assign add_ln27_81_fu_4267_p2 = (phi_mul_load_reg_4501 + 11'd42);

assign add_ln27_8_fu_2120_p2 = (shl_ln27_8_fu_2112_p3 + reg_1481);

assign add_ln27_9_fu_2173_p2 = (shl_ln27_9_fu_2166_p3 + reg_1485);

assign add_ln27_fu_1812_p2 = (shl_ln_fu_1805_p3 + reg_1481);

assign add_ln29_10_fu_3566_p2 = (shl_ln29_s_fu_3559_p3 + mul_ln29_10_reg_5645);

assign add_ln29_11_fu_3588_p2 = (shl_ln29_10_fu_3581_p3 + mul_ln29_11_reg_5650);

assign add_ln29_12_fu_3610_p2 = (shl_ln29_11_fu_3603_p3 + mul_ln29_12_reg_5655);

assign add_ln29_13_fu_3632_p2 = (shl_ln29_12_fu_3625_p3 + mul_ln29_13_reg_5660);

assign add_ln29_14_fu_3654_p2 = (shl_ln29_13_fu_3647_p3 + mul_ln29_14_reg_5665);

assign add_ln29_15_fu_3676_p2 = (shl_ln29_14_fu_3669_p3 + mul_ln29_15_reg_5670);

assign add_ln29_16_fu_3698_p2 = (shl_ln29_15_fu_3691_p3 + mul_ln29_16_reg_5675);

assign add_ln29_17_fu_3720_p2 = (shl_ln29_16_fu_3713_p3 + mul_ln29_17_reg_5680);

assign add_ln29_18_fu_3742_p2 = (shl_ln29_17_fu_3735_p3 + mul_ln29_18_reg_5685);

assign add_ln29_19_fu_3764_p2 = (shl_ln29_18_fu_3757_p3 + mul_ln29_19_reg_5690);

assign add_ln29_1_fu_3367_p2 = (shl_ln29_1_fu_3360_p3 + reg_1481);

assign add_ln29_20_fu_3786_p2 = (shl_ln29_19_fu_3779_p3 + mul_ln29_20_reg_5695);

assign add_ln29_21_fu_3808_p2 = (shl_ln29_20_fu_3801_p3 + mul_ln29_21_reg_5700);

assign add_ln29_22_fu_3830_p2 = (shl_ln29_21_fu_3823_p3 + mul_ln29_22_reg_5705);

assign add_ln29_23_fu_3852_p2 = (shl_ln29_22_fu_3845_p3 + mul_ln29_23_reg_5710);

assign add_ln29_24_fu_3874_p2 = (shl_ln29_23_fu_3867_p3 + mul_ln29_24_reg_5715);

assign add_ln29_25_fu_3896_p2 = (shl_ln29_24_fu_3889_p3 + mul_ln29_25_reg_5720);

assign add_ln29_26_fu_3918_p2 = (shl_ln29_25_fu_3911_p3 + mul_ln29_26_reg_5725);

assign add_ln29_27_fu_3940_p2 = (shl_ln29_26_fu_3933_p3 + mul_ln29_27_reg_5730);

assign add_ln29_28_fu_3962_p2 = (shl_ln29_27_fu_3955_p3 + mul_ln29_28_reg_5735);

assign add_ln29_29_fu_3984_p2 = (shl_ln29_28_fu_3977_p3 + mul_ln29_29_reg_5740);

assign add_ln29_2_fu_3390_p2 = (shl_ln29_2_fu_3383_p3 + mul_ln29_2_reg_5605);

assign add_ln29_30_fu_4006_p2 = (shl_ln29_29_fu_3999_p3 + mul_ln29_30_reg_5745);

assign add_ln29_31_fu_4028_p2 = (shl_ln29_30_fu_4021_p3 + mul_ln29_31_reg_5750);

assign add_ln29_32_fu_4050_p2 = (shl_ln29_31_fu_4043_p3 + mul_ln29_32_reg_5755);

assign add_ln29_33_fu_4072_p2 = (shl_ln29_32_fu_4065_p3 + mul_ln29_33_reg_5760);

assign add_ln29_34_fu_4094_p2 = (shl_ln29_33_fu_4087_p3 + mul_ln29_34_reg_5765);

assign add_ln29_35_fu_4116_p2 = (shl_ln29_34_fu_4109_p3 + mul_ln29_35_reg_5770);

assign add_ln29_36_fu_4138_p2 = (shl_ln29_35_fu_4131_p3 + mul_ln29_36_reg_5775);

assign add_ln29_37_fu_4160_p2 = (shl_ln29_36_fu_4153_p3 + mul_ln29_37_reg_5785);

assign add_ln29_38_fu_4183_p2 = (shl_ln29_37_fu_4175_p3 + mul_ln29_38_reg_5795);

assign add_ln29_39_fu_4206_p2 = (shl_ln29_38_fu_4198_p3 + mul_ln29_39_reg_5800);

assign add_ln29_3_fu_3412_p2 = (shl_ln29_3_fu_3405_p3 + mul_ln29_3_reg_5610);

assign add_ln29_40_fu_4228_p2 = (shl_ln29_39_fu_4221_p3 + mul_ln29_40_reg_5805);

assign add_ln29_41_fu_4251_p2 = (shl_ln29_40_fu_4244_p3 + mul_ln29_41_reg_5810);

assign add_ln29_4_fu_3434_p2 = (shl_ln29_4_fu_3427_p3 + mul_ln29_4_reg_5615);

assign add_ln29_5_fu_3456_p2 = (shl_ln29_5_fu_3449_p3 + mul_ln29_5_reg_5620);

assign add_ln29_6_fu_3478_p2 = (shl_ln29_6_fu_3471_p3 + mul_ln29_6_reg_5625);

assign add_ln29_7_fu_3500_p2 = (shl_ln29_7_fu_3493_p3 + mul_ln29_7_reg_5630);

assign add_ln29_8_fu_3522_p2 = (shl_ln29_8_fu_3515_p3 + mul_ln29_8_reg_5635);

assign add_ln29_9_fu_3544_p2 = (shl_ln29_9_fu_3537_p3 + mul_ln29_9_reg_5640);

assign add_ln29_fu_3344_p2 = (shl_ln1_fu_3337_p3 + reg_1485);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage36 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage37 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage38 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage39 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage40 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp0_stage41 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage40_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage41_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage26;

assign grp_fu_1313_p0 = sext_ln27_43_reg_4633;

assign grp_fu_1313_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1317_p0 = sext_ln27_44_reg_4639;

assign grp_fu_1317_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1321_p0 = sext_ln27_45_reg_4660;

assign grp_fu_1321_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1325_p0 = sext_ln27_46_reg_4666;

assign grp_fu_1325_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1329_p0 = sext_ln27_47_reg_4687;

assign grp_fu_1329_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1333_p0 = sext_ln27_48_reg_4693;

assign grp_fu_1333_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1337_p0 = sext_ln27_49_reg_4714;

assign grp_fu_1337_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1341_p0 = sext_ln27_50_reg_4720;

assign grp_fu_1341_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1345_p0 = sext_ln27_51_reg_4752;

assign grp_fu_1345_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1349_p0 = sext_ln27_52_reg_4758;

assign grp_fu_1349_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1353_p0 = sext_ln27_53_reg_4791;

assign grp_fu_1353_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1357_p0 = sext_ln27_54_reg_4797;

assign grp_fu_1357_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1361_p0 = sext_ln27_55_reg_4840;

assign grp_fu_1361_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1365_p0 = sext_ln27_56_reg_4846;

assign grp_fu_1365_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1369_p0 = sext_ln27_57_reg_4889;

assign grp_fu_1369_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1373_p0 = sext_ln27_58_reg_4895;

assign grp_fu_1373_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1377_p0 = sext_ln27_59_reg_4938;

assign grp_fu_1377_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1381_p0 = sext_ln27_60_reg_4944;

assign grp_fu_1381_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1385_p0 = sext_ln27_61_reg_4987;

assign grp_fu_1385_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1389_p0 = sext_ln27_62_reg_4993;

assign grp_fu_1389_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1393_p0 = sext_ln27_63_reg_5036;

assign grp_fu_1393_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1397_p0 = sext_ln27_64_reg_5042;

assign grp_fu_1397_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1401_p0 = sext_ln27_65_reg_5085;

assign grp_fu_1401_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1405_p0 = sext_ln27_66_reg_5091;

assign grp_fu_1405_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1409_p0 = sext_ln27_67_reg_5134;

assign grp_fu_1409_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1413_p0 = sext_ln27_68_reg_5140;

assign grp_fu_1413_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1417_p0 = sext_ln27_69_reg_5183;

assign grp_fu_1417_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1421_p0 = sext_ln27_70_reg_5189;

assign grp_fu_1421_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1425_p0 = sext_ln27_71_reg_5232;

assign grp_fu_1425_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1429_p0 = sext_ln27_72_reg_5238;

assign grp_fu_1429_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1433_p0 = sext_ln27_73_reg_5281;

assign grp_fu_1433_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1437_p0 = sext_ln27_74_reg_5287;

assign grp_fu_1437_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1441_p0 = sext_ln27_75_reg_5330;

assign grp_fu_1441_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1445_p0 = sext_ln27_76_reg_5336;

assign grp_fu_1445_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1449_p0 = sext_ln27_77_reg_5379;

assign grp_fu_1449_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1453_p0 = sext_ln27_78_reg_5385;

assign grp_fu_1453_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1457_p0 = sext_ln27_79_reg_5418;

assign grp_fu_1457_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1461_p0 = sext_ln27_80_reg_5424;

assign grp_fu_1461_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1465_p0 = sext_ln27_81_reg_5456;

assign grp_fu_1465_p1 = sext_ln29_1_fu_3287_p1;

assign grp_fu_1469_p0 = sext_ln27_82_reg_5462;

assign grp_fu_1469_p1 = sext_ln29_1_fu_3287_p1;

assign i_1_cast_fu_3283_p1 = i_1_reg_4546;

assign icmp_ln23_fu_1678_p2 = ((ap_sig_allocacmp_i_1 == 6'd38) ? 1'b1 : 1'b0);

assign or_ln27_fu_1684_p2 = (ap_sig_allocacmp_phi_mul_load | 11'd1);

assign sext_ln27_10_cast_fu_1613_p1 = $signed(sext_ln27_10);

assign sext_ln27_11_cast_fu_1609_p1 = $signed(sext_ln27_11);

assign sext_ln27_12_cast_fu_1605_p1 = $signed(sext_ln27_12);

assign sext_ln27_13_cast_fu_1601_p1 = $signed(sext_ln27_13);

assign sext_ln27_14_cast_fu_1597_p1 = $signed(sext_ln27_14);

assign sext_ln27_15_cast_fu_1593_p1 = $signed(sext_ln27_15);

assign sext_ln27_16_cast_fu_1589_p1 = $signed(sext_ln27_16);

assign sext_ln27_17_cast_fu_1585_p1 = $signed(sext_ln27_17);

assign sext_ln27_18_cast_fu_1581_p1 = $signed(sext_ln27_18);

assign sext_ln27_19_cast_fu_1577_p1 = $signed(sext_ln27_19);

assign sext_ln27_1_cast_fu_1649_p1 = $signed(sext_ln27_1);

assign sext_ln27_20_cast_fu_1573_p1 = $signed(sext_ln27_20);

assign sext_ln27_21_cast_fu_1569_p1 = $signed(sext_ln27_21);

assign sext_ln27_22_cast_fu_1565_p1 = $signed(sext_ln27_22);

assign sext_ln27_23_cast_fu_1561_p1 = $signed(sext_ln27_23);

assign sext_ln27_24_cast_fu_1557_p1 = $signed(sext_ln27_24);

assign sext_ln27_25_cast_fu_1553_p1 = $signed(sext_ln27_25);

assign sext_ln27_26_cast_fu_1549_p1 = $signed(sext_ln27_26);

assign sext_ln27_27_cast_fu_1545_p1 = $signed(sext_ln27_27);

assign sext_ln27_28_cast_fu_1541_p1 = $signed(sext_ln27_28);

assign sext_ln27_29_cast_fu_1537_p1 = $signed(sext_ln27_29);

assign sext_ln27_2_cast_fu_1645_p1 = $signed(sext_ln27_2);

assign sext_ln27_30_cast_fu_1533_p1 = $signed(sext_ln27_30);

assign sext_ln27_31_cast_fu_1529_p1 = $signed(sext_ln27_31);

assign sext_ln27_32_cast_fu_1525_p1 = $signed(sext_ln27_32);

assign sext_ln27_33_cast_fu_1521_p1 = $signed(sext_ln27_33);

assign sext_ln27_34_cast_fu_1517_p1 = $signed(sext_ln27_34);

assign sext_ln27_35_cast_fu_1513_p1 = $signed(sext_ln27_35);

assign sext_ln27_36_cast_fu_1509_p1 = $signed(sext_ln27_36);

assign sext_ln27_37_cast_fu_1505_p1 = $signed(sext_ln27_37);

assign sext_ln27_38_cast_fu_1501_p1 = $signed(sext_ln27_38);

assign sext_ln27_39_cast_fu_1497_p1 = $signed(sext_ln27_39);

assign sext_ln27_3_cast_fu_1641_p1 = $signed(sext_ln27_3);

assign sext_ln27_40_cast_fu_1493_p1 = $signed(sext_ln27_40);

assign sext_ln27_41_fu_1735_p1 = $signed(reg_1473);

assign sext_ln27_42_fu_1740_p1 = $signed(reg_1477);

assign sext_ln27_43_fu_1775_p1 = $signed(reg_1473);

assign sext_ln27_44_fu_1780_p1 = $signed(reg_1477);

assign sext_ln27_45_fu_1828_p1 = $signed(reg_1473);

assign sext_ln27_46_fu_1833_p1 = $signed(reg_1477);

assign sext_ln27_47_fu_1905_p1 = $signed(reg_1473);

assign sext_ln27_48_fu_1910_p1 = $signed(reg_1477);

assign sext_ln27_49_fu_1982_p1 = $signed(reg_1473);

assign sext_ln27_4_cast_fu_1637_p1 = $signed(sext_ln27_4);

assign sext_ln27_50_fu_1987_p1 = $signed(reg_1477);

assign sext_ln27_51_fu_2059_p1 = $signed(reg_1473);

assign sext_ln27_52_fu_2064_p1 = $signed(reg_1477);

assign sext_ln27_53_fu_2136_p1 = $signed(reg_1473);

assign sext_ln27_54_fu_2141_p1 = $signed(reg_1477);

assign sext_ln27_55_fu_2213_p1 = $signed(reg_1473);

assign sext_ln27_56_fu_2218_p1 = $signed(reg_1477);

assign sext_ln27_57_fu_2290_p1 = $signed(reg_1473);

assign sext_ln27_58_fu_2295_p1 = $signed(reg_1477);

assign sext_ln27_59_fu_2367_p1 = $signed(reg_1473);

assign sext_ln27_5_cast_fu_1633_p1 = $signed(sext_ln27_5);

assign sext_ln27_60_fu_2372_p1 = $signed(reg_1477);

assign sext_ln27_61_fu_2444_p1 = $signed(reg_1473);

assign sext_ln27_62_fu_2449_p1 = $signed(reg_1477);

assign sext_ln27_63_fu_2521_p1 = $signed(reg_1473);

assign sext_ln27_64_fu_2526_p1 = $signed(reg_1477);

assign sext_ln27_65_fu_2598_p1 = $signed(reg_1473);

assign sext_ln27_66_fu_2603_p1 = $signed(reg_1477);

assign sext_ln27_67_fu_2675_p1 = $signed(reg_1473);

assign sext_ln27_68_fu_2680_p1 = $signed(reg_1477);

assign sext_ln27_69_fu_2752_p1 = $signed(reg_1473);

assign sext_ln27_6_cast_fu_1629_p1 = $signed(sext_ln27_6);

assign sext_ln27_70_fu_2757_p1 = $signed(reg_1477);

assign sext_ln27_71_fu_2829_p1 = $signed(reg_1473);

assign sext_ln27_72_fu_2834_p1 = $signed(reg_1477);

assign sext_ln27_73_fu_2906_p1 = $signed(reg_1473);

assign sext_ln27_74_fu_2911_p1 = $signed(reg_1477);

assign sext_ln27_75_fu_2983_p1 = $signed(reg_1473);

assign sext_ln27_76_fu_2988_p1 = $signed(reg_1477);

assign sext_ln27_77_fu_3060_p1 = $signed(reg_1473);

assign sext_ln27_78_fu_3065_p1 = $signed(reg_1477);

assign sext_ln27_79_fu_3117_p1 = $signed(reg_1473);

assign sext_ln27_7_cast_fu_1625_p1 = $signed(sext_ln27_7);

assign sext_ln27_80_fu_3122_p1 = $signed(reg_1477);

assign sext_ln27_81_fu_3174_p1 = $signed(reg_1473);

assign sext_ln27_82_fu_3179_p1 = $signed(reg_1477);

assign sext_ln27_8_cast_fu_1621_p1 = $signed(sext_ln27_8);

assign sext_ln27_9_cast_fu_1617_p1 = $signed(sext_ln27_9);

assign sext_ln27_cast_fu_1653_p1 = $signed(sext_ln27);

assign sext_ln29_1_fu_3287_p1 = trunc_ln27_s_reg_5513;

assign sext_ln29_cast_fu_1489_p1 = $signed(sext_ln29);

assign shl_ln1_fu_3337_p3 = {{y_load_reg_4803}, {16'd0}};

assign shl_ln27_10_fu_2243_p3 = {{tmp_11_reg_4835}, {16'd0}};

assign shl_ln27_11_fu_2266_p3 = {{tmp_12_fu_2256_p4}, {16'd0}};

assign shl_ln27_12_fu_2320_p3 = {{tmp_13_reg_4884}, {16'd0}};

assign shl_ln27_13_fu_2343_p3 = {{tmp_14_fu_2333_p4}, {16'd0}};

assign shl_ln27_14_fu_2397_p3 = {{tmp_15_reg_4933}, {16'd0}};

assign shl_ln27_15_fu_2420_p3 = {{tmp_16_fu_2410_p4}, {16'd0}};

assign shl_ln27_16_fu_2474_p3 = {{tmp_17_reg_4982}, {16'd0}};

assign shl_ln27_17_fu_2497_p3 = {{tmp_18_fu_2487_p4}, {16'd0}};

assign shl_ln27_18_fu_2551_p3 = {{tmp_19_reg_5031}, {16'd0}};

assign shl_ln27_19_fu_2574_p3 = {{tmp_20_fu_2564_p4}, {16'd0}};

assign shl_ln27_1_fu_1858_p3 = {{tmp_2_reg_4655}, {16'd0}};

assign shl_ln27_20_fu_2628_p3 = {{tmp_21_reg_5080}, {16'd0}};

assign shl_ln27_21_fu_2651_p3 = {{tmp_22_fu_2641_p4}, {16'd0}};

assign shl_ln27_22_fu_2705_p3 = {{tmp_23_reg_5129}, {16'd0}};

assign shl_ln27_23_fu_2728_p3 = {{tmp_24_fu_2718_p4}, {16'd0}};

assign shl_ln27_24_fu_2782_p3 = {{tmp_25_reg_5178}, {16'd0}};

assign shl_ln27_25_fu_2805_p3 = {{tmp_26_fu_2795_p4}, {16'd0}};

assign shl_ln27_26_fu_2859_p3 = {{tmp_27_reg_5227}, {16'd0}};

assign shl_ln27_27_fu_2882_p3 = {{tmp_28_fu_2872_p4}, {16'd0}};

assign shl_ln27_28_fu_2936_p3 = {{tmp_29_reg_5276}, {16'd0}};

assign shl_ln27_29_fu_2959_p3 = {{tmp_30_fu_2949_p4}, {16'd0}};

assign shl_ln27_2_fu_1881_p3 = {{tmp_3_fu_1871_p4}, {16'd0}};

assign shl_ln27_30_fu_3013_p3 = {{tmp_31_reg_5325}, {16'd0}};

assign shl_ln27_31_fu_3036_p3 = {{tmp_32_fu_3026_p4}, {16'd0}};

assign shl_ln27_32_fu_3070_p3 = {{tmp_33_reg_5374}, {16'd0}};

assign shl_ln27_33_fu_3093_p3 = {{tmp_34_fu_3083_p4}, {16'd0}};

assign shl_ln27_34_fu_3127_p3 = {{tmp_35_reg_5413}, {16'd0}};

assign shl_ln27_35_fu_3150_p3 = {{tmp_36_fu_3140_p4}, {16'd0}};

assign shl_ln27_36_fu_3184_p3 = {{tmp_37_reg_5451}, {16'd0}};

assign shl_ln27_37_fu_3207_p3 = {{tmp_38_fu_3197_p4}, {16'd0}};

assign shl_ln27_38_fu_3231_p3 = {{tmp_39_reg_5488}, {16'd0}};

assign shl_ln27_39_fu_3254_p3 = {{tmp_40_fu_3244_p4}, {16'd0}};

assign shl_ln27_3_fu_1935_p3 = {{tmp_4_reg_4682}, {16'd0}};

assign shl_ln27_4_fu_1958_p3 = {{tmp_5_fu_1948_p4}, {16'd0}};

assign shl_ln27_5_fu_2012_p3 = {{tmp_6_reg_4709}, {16'd0}};

assign shl_ln27_6_fu_2035_p3 = {{tmp_7_fu_2025_p4}, {16'd0}};

assign shl_ln27_7_fu_2089_p3 = {{tmp_8_reg_4747}, {16'd0}};

assign shl_ln27_8_fu_2112_p3 = {{tmp_9_fu_2102_p4}, {16'd0}};

assign shl_ln27_9_fu_2166_p3 = {{tmp_s_reg_4786}, {16'd0}};

assign shl_ln27_s_fu_2189_p3 = {{tmp_10_fu_2179_p4}, {16'd0}};

assign shl_ln29_10_fu_3581_p3 = {{y_load_11_reg_5053}, {16'd0}};

assign shl_ln29_11_fu_3603_p3 = {{y_load_12_reg_5097}, {16'd0}};

assign shl_ln29_12_fu_3625_p3 = {{y_load_13_reg_5102}, {16'd0}};

assign shl_ln29_13_fu_3647_p3 = {{y_load_14_reg_5146}, {16'd0}};

assign shl_ln29_14_fu_3669_p3 = {{y_load_15_reg_5151}, {16'd0}};

assign shl_ln29_15_fu_3691_p3 = {{y_load_16_reg_5195}, {16'd0}};

assign shl_ln29_16_fu_3713_p3 = {{y_load_17_reg_5200}, {16'd0}};

assign shl_ln29_17_fu_3735_p3 = {{y_load_18_reg_5244}, {16'd0}};

assign shl_ln29_18_fu_3757_p3 = {{y_load_19_reg_5249}, {16'd0}};

assign shl_ln29_19_fu_3779_p3 = {{y_load_20_reg_5293}, {16'd0}};

assign shl_ln29_1_fu_3360_p3 = {{y_load_1_reg_4808}, {16'd0}};

assign shl_ln29_20_fu_3801_p3 = {{y_load_21_reg_5298}, {16'd0}};

assign shl_ln29_21_fu_3823_p3 = {{y_load_22_reg_5342}, {16'd0}};

assign shl_ln29_22_fu_3845_p3 = {{y_load_23_reg_5347}, {16'd0}};

assign shl_ln29_23_fu_3867_p3 = {{y_load_24_reg_5391}, {16'd0}};

assign shl_ln29_24_fu_3889_p3 = {{y_load_25_reg_5396}, {16'd0}};

assign shl_ln29_25_fu_3911_p3 = {{y_load_26_reg_5430}, {16'd0}};

assign shl_ln29_26_fu_3933_p3 = {{y_load_27_reg_5435}, {16'd0}};

assign shl_ln29_27_fu_3955_p3 = {{y_load_28_reg_5468}, {16'd0}};

assign shl_ln29_28_fu_3977_p3 = {{y_load_29_reg_5473}, {16'd0}};

assign shl_ln29_29_fu_3999_p3 = {{y_load_30_reg_5493}, {16'd0}};

assign shl_ln29_2_fu_3383_p3 = {{y_load_2_reg_4852}, {16'd0}};

assign shl_ln29_30_fu_4021_p3 = {{y_load_31_reg_5498}, {16'd0}};

assign shl_ln29_31_fu_4043_p3 = {{y_load_32_reg_5519}, {16'd0}};

assign shl_ln29_32_fu_4065_p3 = {{y_load_33_reg_5524}, {16'd0}};

assign shl_ln29_33_fu_4087_p3 = {{y_load_34_reg_5585}, {16'd0}};

assign shl_ln29_34_fu_4109_p3 = {{y_load_35_reg_5590}, {16'd0}};

assign shl_ln29_35_fu_4131_p3 = {{y_load_36_reg_5780}, {16'd0}};

assign shl_ln29_36_fu_4153_p3 = {{y_load_37_reg_5790}, {16'd0}};

assign shl_ln29_37_fu_4175_p3 = {{y_q1}, {16'd0}};

assign shl_ln29_38_fu_4198_p3 = {{y_q0}, {16'd0}};

assign shl_ln29_39_fu_4221_p3 = {{y_load_40_reg_4586}, {16'd0}};

assign shl_ln29_3_fu_3405_p3 = {{y_load_3_reg_4857}, {16'd0}};

assign shl_ln29_40_fu_4244_p3 = {{y_load_41_reg_4591}, {16'd0}};

assign shl_ln29_4_fu_3427_p3 = {{y_load_4_reg_4901}, {16'd0}};

assign shl_ln29_5_fu_3449_p3 = {{y_load_5_reg_4906}, {16'd0}};

assign shl_ln29_6_fu_3471_p3 = {{y_load_6_reg_4950}, {16'd0}};

assign shl_ln29_7_fu_3493_p3 = {{y_load_7_reg_4955}, {16'd0}};

assign shl_ln29_8_fu_3515_p3 = {{y_load_8_reg_4999}, {16'd0}};

assign shl_ln29_9_fu_3537_p3 = {{y_load_9_reg_5004}, {16'd0}};

assign shl_ln29_s_fu_3559_p3 = {{y_load_10_reg_5048}, {16'd0}};

assign shl_ln_fu_1805_p3 = {{tmp_1_reg_4628}, {16'd0}};

assign tmp_10_fu_2179_p4 = {{add_ln27_9_fu_2173_p2[47:16]}};

assign tmp_12_fu_2256_p4 = {{add_ln27_11_fu_2250_p2[47:16]}};

assign tmp_14_fu_2333_p4 = {{add_ln27_13_fu_2327_p2[47:16]}};

assign tmp_16_fu_2410_p4 = {{add_ln27_15_fu_2404_p2[47:16]}};

assign tmp_18_fu_2487_p4 = {{add_ln27_17_fu_2481_p2[47:16]}};

assign tmp_20_fu_2564_p4 = {{add_ln27_19_fu_2558_p2[47:16]}};

assign tmp_22_fu_2641_p4 = {{add_ln27_21_fu_2635_p2[47:16]}};

assign tmp_24_fu_2718_p4 = {{add_ln27_23_fu_2712_p2[47:16]}};

assign tmp_26_fu_2795_p4 = {{add_ln27_25_fu_2789_p2[47:16]}};

assign tmp_28_fu_2872_p4 = {{add_ln27_27_fu_2866_p2[47:16]}};

assign tmp_30_fu_2949_p4 = {{add_ln27_29_fu_2943_p2[47:16]}};

assign tmp_32_fu_3026_p4 = {{add_ln27_31_fu_3020_p2[47:16]}};

assign tmp_34_fu_3083_p4 = {{add_ln27_33_fu_3077_p2[47:16]}};

assign tmp_36_fu_3140_p4 = {{add_ln27_35_fu_3134_p2[47:16]}};

assign tmp_38_fu_3197_p4 = {{add_ln27_37_fu_3191_p2[47:16]}};

assign tmp_3_fu_1871_p4 = {{add_ln27_1_fu_1865_p2[47:16]}};

assign tmp_40_fu_3244_p4 = {{add_ln27_39_fu_3238_p2[47:16]}};

assign tmp_5_fu_1948_p4 = {{add_ln27_3_fu_1942_p2[47:16]}};

assign tmp_7_fu_2025_p4 = {{add_ln27_5_fu_2019_p2[47:16]}};

assign tmp_9_fu_2102_p4 = {{add_ln27_7_fu_2096_p2[47:16]}};

assign tmp_address0 = i_1_cast_fu_3283_p1;

assign tmp_d0 = trunc_ln27_s_reg_5513;

assign y_addr_10_reg_5440 = 64'd31;

assign y_addr_1_reg_4557 = 64'd40;

assign y_addr_2_reg_5595 = 64'd39;

assign y_addr_3_reg_5600 = 64'd38;

assign y_addr_41_reg_4732 = 64'd0;

assign y_addr_4_reg_5529 = 64'd37;

assign y_addr_5_reg_5534 = 64'd36;

assign y_addr_6_reg_5503 = 64'd35;

assign y_addr_7_reg_5508 = 64'd34;

assign y_addr_8_reg_5478 = 64'd33;

assign y_addr_9_reg_5483 = 64'd32;

assign y_addr_reg_4552 = 64'd41;

assign zext_ln27_10_fu_1853_p1 = add_ln27_50_fu_1848_p2;

assign zext_ln27_11_fu_1920_p1 = add_ln27_51_fu_1915_p2;

assign zext_ln27_12_fu_1930_p1 = add_ln27_52_fu_1925_p2;

assign zext_ln27_13_fu_1997_p1 = add_ln27_53_fu_1992_p2;

assign zext_ln27_14_fu_2007_p1 = add_ln27_54_fu_2002_p2;

assign zext_ln27_15_fu_2074_p1 = add_ln27_55_fu_2069_p2;

assign zext_ln27_16_fu_2084_p1 = add_ln27_56_fu_2079_p2;

assign zext_ln27_17_fu_2151_p1 = add_ln27_57_fu_2146_p2;

assign zext_ln27_18_fu_2161_p1 = add_ln27_58_fu_2156_p2;

assign zext_ln27_19_fu_2228_p1 = add_ln27_59_fu_2223_p2;

assign zext_ln27_1_fu_1700_p1 = add_ln27_41_fu_1695_p2;

assign zext_ln27_20_fu_2238_p1 = add_ln27_60_fu_2233_p2;

assign zext_ln27_21_fu_2305_p1 = add_ln27_61_fu_2300_p2;

assign zext_ln27_22_fu_2315_p1 = add_ln27_62_fu_2310_p2;

assign zext_ln27_23_fu_2382_p1 = add_ln27_63_fu_2377_p2;

assign zext_ln27_24_fu_2392_p1 = add_ln27_64_fu_2387_p2;

assign zext_ln27_25_fu_2459_p1 = add_ln27_65_fu_2454_p2;

assign zext_ln27_26_fu_2469_p1 = add_ln27_66_fu_2464_p2;

assign zext_ln27_27_fu_2536_p1 = add_ln27_67_fu_2531_p2;

assign zext_ln27_28_fu_2546_p1 = add_ln27_68_fu_2541_p2;

assign zext_ln27_29_fu_2613_p1 = add_ln27_69_fu_2608_p2;

assign zext_ln27_2_fu_1710_p1 = add_ln27_42_fu_1705_p2;

assign zext_ln27_30_fu_2623_p1 = add_ln27_70_fu_2618_p2;

assign zext_ln27_31_fu_2690_p1 = add_ln27_71_fu_2685_p2;

assign zext_ln27_32_fu_2700_p1 = add_ln27_72_fu_2695_p2;

assign zext_ln27_33_fu_2767_p1 = add_ln27_73_fu_2762_p2;

assign zext_ln27_34_fu_2777_p1 = add_ln27_74_fu_2772_p2;

assign zext_ln27_35_fu_2844_p1 = add_ln27_75_fu_2839_p2;

assign zext_ln27_36_fu_2854_p1 = add_ln27_76_fu_2849_p2;

assign zext_ln27_37_fu_2921_p1 = add_ln27_77_fu_2916_p2;

assign zext_ln27_38_fu_2931_p1 = add_ln27_78_fu_2926_p2;

assign zext_ln27_39_fu_2998_p1 = add_ln27_79_fu_2993_p2;

assign zext_ln27_3_fu_1720_p1 = add_ln27_43_fu_1715_p2;

assign zext_ln27_40_fu_3008_p1 = add_ln27_80_fu_3003_p2;

assign zext_ln27_4_fu_1730_p1 = add_ln27_44_fu_1725_p2;

assign zext_ln27_5_fu_1750_p1 = add_ln27_45_fu_1745_p2;

assign zext_ln27_6_fu_1760_p1 = add_ln27_46_fu_1755_p2;

assign zext_ln27_7_fu_1790_p1 = add_ln27_47_fu_1785_p2;

assign zext_ln27_8_fu_1800_p1 = add_ln27_48_fu_1795_p2;

assign zext_ln27_9_fu_1843_p1 = add_ln27_49_fu_1838_p2;

assign zext_ln27_fu_1690_p1 = or_ln27_fu_1684_p2;

assign zext_ln29_fu_1673_p1 = ap_sig_allocacmp_phi_mul_load;

endmodule //kernel_atax_kernel_atax_Pipeline_VITIS_LOOP_23_2
