Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 19 16:55:54 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_rx_top_timing_summary_routed.rpt -pb uart_rx_top_timing_summary_routed.pb -rpx uart_rx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx_top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  73          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (134)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: uut0/uut0/baud_x16_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut1/dut0/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (134)
--------------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  143          inf        0.000                      0                  143           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.604ns  (logic 4.870ns (45.926%)  route 5.734ns (54.074%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           0.698     1.117    uut1/dut1/DIGIT[7]
    SLICE_X43Y29         LUT5 (Prop_lut5_I3_O)        0.296     1.413 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.815     2.228    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     2.352 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          0.928     3.280    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.150     3.430 r  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.194     4.624    uut1/dut1/digit__3[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.328     4.952 r  uut1/dut1/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.099     7.051    AN_OBUF[6]
    Y18                  OBUF (Prop_obuf_I_O)         3.553    10.604 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.604    AN[6]
    Y18                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.604ns  (logic 4.845ns (45.690%)  route 5.759ns (54.310%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           0.698     1.117    uut1/dut1/DIGIT[7]
    SLICE_X43Y29         LUT5 (Prop_lut5_I3_O)        0.296     1.413 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.815     2.228    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     2.352 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          0.928     3.280    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.150     3.430 r  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.997     4.428    uut1/dut1/digit__3[1]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.328     4.756 r  uut1/dut1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.320     7.076    AN_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.528    10.604 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.604    AN[0]
    W18                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.260ns  (logic 4.863ns (47.402%)  route 5.396ns (52.598%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           0.698     1.117    uut1/dut1/DIGIT[7]
    SLICE_X43Y29         LUT5 (Prop_lut5_I3_O)        0.296     1.413 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.815     2.228    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     2.352 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          0.928     3.280    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.150     3.430 r  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.996     4.426    uut1/dut1/digit__3[1]
    SLICE_X43Y25         LUT6 (Prop_lut6_I3_O)        0.328     4.754 r  uut1/dut1/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.959     6.713    AN_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         3.546    10.260 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.260    AN[5]
    Y19                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.011ns  (logic 4.902ns (48.966%)  route 5.109ns (51.034%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           0.698     1.117    uut1/dut1/DIGIT[7]
    SLICE_X43Y29         LUT5 (Prop_lut5_I3_O)        0.296     1.413 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.815     2.228    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     2.352 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          0.928     3.280    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.150     3.430 r  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.997     4.427    uut1/dut1/digit__3[1]
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.328     4.755 r  uut1/dut1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     6.426    AN_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.585    10.011 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.011    AN[2]
    U18                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.866ns  (logic 4.900ns (49.665%)  route 4.966ns (50.335%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           0.698     1.117    uut1/dut1/DIGIT[7]
    SLICE_X43Y29         LUT5 (Prop_lut5_I3_O)        0.296     1.413 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.815     2.228    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     2.352 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          0.928     3.280    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.150     3.430 f  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.999     4.430    uut1/dut1/digit__3[1]
    SLICE_X43Y25         LUT6 (Prop_lut6_I3_O)        0.328     4.758 r  uut1/dut1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     6.283    AN_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.583     9.866 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.866    AN[1]
    U19                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.769ns  (logic 4.939ns (50.553%)  route 4.831ns (49.447%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           0.698     1.117    uut1/dut1/DIGIT[7]
    SLICE_X43Y29         LUT5 (Prop_lut5_I3_O)        0.296     1.413 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.815     2.228    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     2.352 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          0.928     3.280    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.150     3.430 f  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.482     3.912    uut1/dut1/digit__3[1]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.328     4.240 r  uut1/dut1/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.907     6.148    AN_OBUF[4]
    Y16                  OBUF (Prop_obuf_I_O)         3.622     9.769 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.769    AN[4]
    Y16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.449ns  (logic 4.702ns (49.760%)  route 4.747ns (50.240%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           0.698     1.117    uut1/dut1/DIGIT[7]
    SLICE_X43Y29         LUT5 (Prop_lut5_I3_O)        0.296     1.413 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.815     2.228    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     2.352 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          0.694     3.046    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.170 f  uut1/dut1/AN_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.677     3.847    uut1/dut1/digit__3[3]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.971 r  uut1/dut1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863     5.834    AN_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.615     9.449 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.449    AN[3]
    Y17                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 4.044ns (58.837%)  route 2.829ns (41.163%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE                         0.000     0.000 r  uut1/dut1/CA_reg/C
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/dut1/CA_reg/Q
                         net (fo=12, routed)          2.829     3.347    CA_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526     6.874 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.874    CA
    W19                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/parity_error_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 4.044ns (58.906%)  route 2.821ns (41.094%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  uut0/uut1/parity_error_reg/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut0/uut1/parity_error_reg/Q
                         net (fo=1, routed)           2.821     3.339    ERROR_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.526     6.865 r  ERROR_OBUF_inst/O
                         net (fo=0)                   0.000     6.865    ERROR
    G17                                                               r  ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            uut1/dut0/tick_cnt_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.061ns  (logic 1.601ns (26.415%)  route 4.460ns (73.585%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=6, routed)           3.278     4.755    uut1/dut0/RST_IBUF
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.124     4.879 r  uut1/dut0/tick_cnt[0]_i_1/O
                         net (fo=21, routed)          1.182     6.061    uut1/dut0/tick_cnt[0]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  uut1/dut0/tick_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut0/uut1/RX_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/dut1/DIGIT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE                         0.000     0.000 r  uut0/uut1/RX_DATA_reg[2]/C
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/RX_DATA_reg[2]/Q
                         net (fo=2, routed)           0.110     0.251    uut1/dut1/D[2]
    SLICE_X43Y29         FDRE                                         r  uut1/dut1/DIGIT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/rx_shift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut1/RX_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE                         0.000     0.000 r  uut0/uut1/rx_shift_reg[3]/C
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/rx_shift_reg[3]/Q
                         net (fo=2, routed)           0.114     0.255    uut0/uut1/rx_shift_reg_n_0_[3]
    SLICE_X41Y29         FDRE                                         r  uut0/uut1/RX_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/rx_shift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut1/RX_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.796%)  route 0.121ns (46.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE                         0.000     0.000 r  uut0/uut1/rx_shift_reg[1]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/rx_shift_reg[1]/Q
                         net (fo=2, routed)           0.121     0.262    uut0/uut1/rx_shift_reg_n_0_[1]
    SLICE_X41Y29         FDRE                                         r  uut0/uut1/RX_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/RX_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/dut1/DIGIT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE                         0.000     0.000 r  uut0/uut1/RX_DATA_reg[1]/C
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/RX_DATA_reg[1]/Q
                         net (fo=2, routed)           0.122     0.263    uut1/dut1/D[1]
    SLICE_X41Y28         FDRE                                         r  uut1/dut1/DIGIT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/rx_shift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut1/RX_DATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.620%)  route 0.127ns (47.380%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE                         0.000     0.000 r  uut0/uut1/rx_shift_reg[4]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/rx_shift_reg[4]/Q
                         net (fo=2, routed)           0.127     0.268    uut0/uut1/rx_shift_reg_n_0_[4]
    SLICE_X41Y29         FDRE                                         r  uut0/uut1/RX_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/RX_RDY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/dut1/DIGIT_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.640%)  route 0.143ns (50.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE                         0.000     0.000 r  uut0/uut1/RX_RDY_reg/C
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/RX_RDY_reg/Q
                         net (fo=10, routed)          0.143     0.284    uut1/dut1/E[0]
    SLICE_X41Y28         FDRE                                         r  uut1/dut1/DIGIT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/RX_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/dut1/DIGIT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE                         0.000     0.000 r  uut0/uut1/RX_DATA_reg[0]/C
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut0/uut1/RX_DATA_reg[0]/Q
                         net (fo=2, routed)           0.128     0.292    uut1/dut1/D[0]
    SLICE_X43Y28         FDRE                                         r  uut1/dut1/DIGIT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/RX_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/dut1/DIGIT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.128ns (43.418%)  route 0.167ns (56.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE                         0.000     0.000 r  uut0/uut1/RX_DATA_reg[5]/C
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut0/uut1/RX_DATA_reg[5]/Q
                         net (fo=2, routed)           0.167     0.295    uut1/dut1/D[5]
    SLICE_X43Y29         FDRE                                         r  uut1/dut1/DIGIT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/RX_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/dut1/DIGIT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.150%)  route 0.165ns (53.850%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE                         0.000     0.000 r  uut0/uut1/RX_DATA_reg[3]/C
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/RX_DATA_reg[3]/Q
                         net (fo=2, routed)           0.165     0.306    uut1/dut1/D[3]
    SLICE_X43Y29         FDRE                                         r  uut1/dut1/DIGIT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/RX_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/dut1/DIGIT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.084%)  route 0.172ns (54.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE                         0.000     0.000 r  uut0/uut1/RX_DATA_reg[4]/C
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/RX_DATA_reg[4]/Q
                         net (fo=2, routed)           0.172     0.313    uut1/dut1/D[4]
    SLICE_X43Y28         FDRE                                         r  uut1/dut1/DIGIT_reg[4]/D
  -------------------------------------------------------------------    -------------------





