--------------- Build Started: 03/18/2021 10:50:59 Project: SignalGen, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\tmj32\AppData\Local\Cypress Semiconductor\PSoC Creator\4.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\tmj32\Documents\TCNJ\Senior_Project\Oscilloscope_Senior_Project\Workspace01\SignalGen.cydsn\SignalGen.cyprj -d CYBLE-416045-02 -s C:\Users\tmj32\Documents\TCNJ\Senior_Project\Oscilloscope_Senior_Project\Workspace01\SignalGen.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Warning: apr.M0042: Bonded pin(s) "P9[6]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 03/18/2021 10:51:32 ---------------
