# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab1Part2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/AlteraPrj/Project3Module1-Lab1/Lab1/Lab1Part2 {C:/AlteraPrj/Project3Module1-Lab1/Lab1/Lab1Part2/Lab1Part2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:41 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AlteraPrj/Project3Module1-Lab1/Lab1/Lab1Part2" C:/AlteraPrj/Project3Module1-Lab1/Lab1/Lab1Part2/Lab1Part2.v 
# -- Compiling module Lab1Part2
# 
# Top level modules:
# 	Lab1Part2
# End time: 18:44:42 on Nov 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.Lab1Part2
# vsim work.Lab1Part2 
# Start time: 18:44:49 on Nov 14,2023
# Loading work.Lab1Part2
add wave -position insertpoint  \
sim:/Lab1Part2/x \
sim:/Lab1Part2/y \
sim:/Lab1Part2/s \
sim:/Lab1Part2/s_out \
sim:/Lab1Part2/m
force -freeze sim:/Lab1Part2/x 0011 0
force -freeze sim:/Lab1Part2/y 1110 0
force -freeze sim:/Lab1Part2/s 0 0
noforce sim:/Lab1Part2/m
noforce sim:/Lab1Part2/s_out
run
run
force -freeze sim:/Lab1Part2/s 1 0
run
run
force -freeze sim:/Lab1Part2/y 1010 0
run
run
# End time: 18:46:20 on Nov 14,2023, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
