file:///C:/Users/blair/OneDrive/Documents/Desktop/iterative_tsqr/src/main/scala/hh_core.scala
### scala.reflect.internal.FatalError: 
  ThisType(method counter) for sym which is not a class
     while compiling: file:///C:/Users/blair/OneDrive/Documents/Desktop/iterative_tsqr/src/main/scala/hh_core.scala
        during phase: globalPhase=<no phase>, enteringPhase=parser
     library version: version 2.13.7
    compiler version: version 2.13.7
  reconstructed args: -classpath <WORKSPACE>\.bloop\root\bloop-bsp-clients-classes\classes-Metals-9BgcsGc1QxCvMYLcotfp6Q==;<HOME>\AppData\Local\bloop\cache\semanticdb\com.sourcegraph.semanticdb-javac.0.10.0\semanticdb-javac-0.10.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-library\2.13.7\scala-library-2.13.7.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chiseltest_2.13\0.5.0\chiseltest_2.13-0.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3_2.13\3.5.0\chisel3_2.13-3.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\treadle_2.13\1.5.0\treadle_2.13-1.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scalatest\scalatest_2.13\3.1.4\scalatest_2.13-3.1.4.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\utest_2.13\0.7.9\utest_2.13-0.7.9.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\net\java\dev\jna\jna\5.10.0\jna-5.10.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-reflect\2.13.7\scala-reflect-2.13.7.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3-macros_2.13\3.5.0\chisel3-macros_2.13-3.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3-core_2.13\3.5.0\chisel3-core_2.13-3.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\os-lib_2.13\0.8.0\os-lib_2.13-0.8.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\firrtl_2.13\1.5.0\firrtl_2.13-1.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\modules\scala-jline\2.12.1\scala-jline-2.12.1.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scalactic\scalactic_2.13\3.1.4\scalactic_2.13-3.1.4.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\modules\scala-xml_2.13\1.2.0\scala-xml_2.13-1.2.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-sbt\test-interface\1.0\test-interface-1.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\portable-scala\portable-scala-reflect_2.13\0.1.1\portable-scala-reflect_2.13-0.1.1.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\geny_2.13\0.7.0\geny_2.13-0.7.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\antlr\antlr4-runtime\4.9.3\antlr4-runtime-4.9.3.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\google\protobuf\protobuf-java\3.18.0\protobuf-java-3.18.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\github\scopt\scopt_2.13\3.7.1\scopt_2.13-3.7.1.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\net\jcazevedo\moultingyaml_2.13\0.4.2\moultingyaml_2.13-0.4.2.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-native_2.13\3.6.12\json4s-native_2.13-3.6.12.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\apache\commons\commons-text\1.9\commons-text-1.9.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\io\github\alexarchambault\data-class_2.13\0.2.5\data-class_2.13-0.2.5.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\modules\scala-parallel-collections_2.13\1.0.4\scala-parallel-collections_2.13-1.0.4.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\fusesource\jansi\jansi\1.11\jansi-1.11.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\github\nscala-time\nscala-time_2.13\2.22.0\nscala-time_2.13-2.22.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\yaml\snakeyaml\1.26\snakeyaml-1.26.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-core_2.13\3.6.12\json4s-core_2.13-3.6.12.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\apache\commons\commons-lang3\3.11\commons-lang3-3.11.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\joda-time\joda-time\2.10.1\joda-time-2.10.1.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\joda\joda-convert\2.2.0\joda-convert-2.2.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-ast_2.13\3.6.12\json4s-ast_2.13-3.6.12.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-scalap_2.13\3.6.12\json4s-scalap_2.13-3.6.12.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\thoughtworks\paranamer\paranamer\2.8\paranamer-2.8.jar -Xplugin-require:semanticdb -Yrangepos -Ymacro-expand:discard -Ycache-plugin-class-loader:last-modified -Ypresentation-any-thread

  last tree to typer: TypeTree(class UInt)
       tree position: line 96 of file:///C:/Users/blair/OneDrive/Documents/Desktop/iterative_tsqr/src/main/scala/hh_core.scala
            tree tpe: chisel3.UInt
              symbol: sealed class UInt in package chisel3
   symbol definition: sealed class UInt extends Bits with Num[chisel3.UInt] (a ClassSymbol)
      symbol package: chisel3
       symbol owners: class UInt
           call site: <none> in <none>

== Source file context for tree position ==

    93           
    94             def pulse(n: UInt, enable: Bool) = counter((n),enable) === (n)
    95 
    96             val input_counter = counter((n),count_e_CURSOR_n)
    97 
    98             val hh0_din_rdy = RegInit(0.B)
    99             val hh1_din_rdy = RegInit(0.B)

occurred in the presentation compiler.

presentation compiler configuration:
Scala version: 2.13.7
Classpath:
<WORKSPACE>\.bloop\root\bloop-bsp-clients-classes\classes-Metals-9BgcsGc1QxCvMYLcotfp6Q== [exists ], <HOME>\AppData\Local\bloop\cache\semanticdb\com.sourcegraph.semanticdb-javac.0.10.0\semanticdb-javac-0.10.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-library\2.13.7\scala-library-2.13.7.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chiseltest_2.13\0.5.0\chiseltest_2.13-0.5.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3_2.13\3.5.0\chisel3_2.13-3.5.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\treadle_2.13\1.5.0\treadle_2.13-1.5.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scalatest\scalatest_2.13\3.1.4\scalatest_2.13-3.1.4.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\utest_2.13\0.7.9\utest_2.13-0.7.9.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\net\java\dev\jna\jna\5.10.0\jna-5.10.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-reflect\2.13.7\scala-reflect-2.13.7.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3-macros_2.13\3.5.0\chisel3-macros_2.13-3.5.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3-core_2.13\3.5.0\chisel3-core_2.13-3.5.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\os-lib_2.13\0.8.0\os-lib_2.13-0.8.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\firrtl_2.13\1.5.0\firrtl_2.13-1.5.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\modules\scala-jline\2.12.1\scala-jline-2.12.1.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scalactic\scalactic_2.13\3.1.4\scalactic_2.13-3.1.4.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\modules\scala-xml_2.13\1.2.0\scala-xml_2.13-1.2.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-sbt\test-interface\1.0\test-interface-1.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\portable-scala\portable-scala-reflect_2.13\0.1.1\portable-scala-reflect_2.13-0.1.1.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\geny_2.13\0.7.0\geny_2.13-0.7.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\antlr\antlr4-runtime\4.9.3\antlr4-runtime-4.9.3.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\google\protobuf\protobuf-java\3.18.0\protobuf-java-3.18.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\github\scopt\scopt_2.13\3.7.1\scopt_2.13-3.7.1.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\net\jcazevedo\moultingyaml_2.13\0.4.2\moultingyaml_2.13-0.4.2.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-native_2.13\3.6.12\json4s-native_2.13-3.6.12.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\apache\commons\commons-text\1.9\commons-text-1.9.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\io\github\alexarchambault\data-class_2.13\0.2.5\data-class_2.13-0.2.5.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\modules\scala-parallel-collections_2.13\1.0.4\scala-parallel-collections_2.13-1.0.4.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\fusesource\jansi\jansi\1.11\jansi-1.11.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\github\nscala-time\nscala-time_2.13\2.22.0\nscala-time_2.13-2.22.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\yaml\snakeyaml\1.26\snakeyaml-1.26.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-core_2.13\3.6.12\json4s-core_2.13-3.6.12.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\apache\commons\commons-lang3\3.11\commons-lang3-3.11.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\joda-time\joda-time\2.10.1\joda-time-2.10.1.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\joda\joda-convert\2.2.0\joda-convert-2.2.0.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-ast_2.13\3.6.12\json4s-ast_2.13-3.6.12.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-scalap_2.13\3.6.12\json4s-scalap_2.13-3.6.12.jar [exists ], <HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\thoughtworks\paranamer\paranamer\2.8\paranamer-2.8.jar [exists ]
Options:
-Yrangepos -Xplugin-require:semanticdb


action parameters:
offset: 4045
uri: file:///C:/Users/blair/OneDrive/Documents/Desktop/iterative_tsqr/src/main/scala/hh_core.scala
text:

```scala
/** ***********************************
 * 10-19-2023
 * Author: Blair Reasoner
 * Release version: 1
 * ********************************* */

package tsqr_hh_core

import chisel3._
import chisel3.util._
import Chisel.{log2Ceil, log2Floor}
import chiseltest.RawTester.test
import chisel3.tester._
import java.io.PrintWriter
import scala.collection.mutable

object Main {
  def main(args: Array[String]): Unit = {
    val sw2 = new PrintWriter("hh_core_16_chisel_test_v2.v")
    sw2.println(getVerilogString(new hh_core_chisel.hh_core(17, 32, 32, 32, 16, 16, 2)))
    sw2.close()
  }
}

object hh_core_chisel {
  class hh_core(name: Int, bw: Int, streaming_width: Int, ddot_st: Int, total_st: Int, CNT_WIDTH: Int, SRAM_COUNT: Float) extends Module {
    val io = IO {
      new Bundle() {
        val clk = Input(Clock())
        val rst = Input(Bool())
        val hh_cnt = Input(UInt((CNT_WIDTH).W))
        val d1_rdy = Input(Bool())
        val d1_vld = Input(Bool())

        val vk1_vld = Input(Bool())

        val tk_vld = Input(Bool())

        val yjp_vld = Input(Bool())
        val yj_sft = Input(Bool())

        val hh_st = Input(Bool())

        val x1_old_vld = Input(Bool())
        val xk_axpy_rotate = Input(Bool())
        val xk_d4_rotate = Input(Bool())

        val cnt_en_1 = Input(Vec(log2Ceil(total_st / ddot_st), Bool()))
        val reg_en_1 = Input(Vec(log2Ceil(total_st / ddot_st), Bool()))
        val cnt_en_2 = Input(Vec(log2Ceil(total_st / streaming_width), Bool()))
        val reg_en_2 = Input(Vec(log2Ceil(total_st / streaming_width), Bool()))

        val mem0_fi = Input(Bool())
        val mem1_fi = Input(Bool())
        val dmx0_mem_ena = Input(Bool())
        val dmx0_mem_wea = Input(UInt((streaming_width * 4).W))
        val dmx0_mem_addra = Input(UInt((log2Ceil(streaming_width) - 1).W))
        val dmx0_mem_dina = Input(UInt((streaming_width * (bw / 2)).W))
        val dmx0_mem_enb = Input(Bool())
        val dmx0_mem_addrb = Input(UInt((log2Ceil(streaming_width) - 1).W))
        val dmx0_mem_doutb = Output(UInt((streaming_width * (bw / 2)).W))
        val dmx1_mem_ena = Input(Bool())
        val dmx1_mem_wea = Input(UInt((streaming_width * 4).W))
        val dmx1_mem_addra = Input(UInt((log2Ceil(streaming_width) - 1).W))
        val dmx1_mem_dina = Input(UInt((streaming_width * (bw / 2)).W))
        val dmx1_mem_enb = Input(Bool())
        val dmx1_mem_addrb = Input(UInt((log2Ceil(streaming_width) - 1).W))
        val dmx1_mem_doutb = Output(UInt((streaming_width * (bw / 2)).W))
        val rtri_mem_ena = Input(Bool())
        val rtri_mem_wea = Input(UInt((streaming_width * 4).W))
        val rtri_mem_addra = Input(UInt((log2Ceil(streaming_width) - 1).W))
        val rtri_mem_dina = Input(UInt((streaming_width * (bw / 2)).W))
        val rtri_mem_enb = Input(Bool())
        val rtri_mem_addrb = Input(UInt((log2Ceil(streaming_width) - 1).W))
        val rtri_mem_doutb = Output(UInt((streaming_width * (bw / 2)).W))
        val hh_dout = Output(UInt((streaming_width * bw).W))
      }
    }

    val hh_dout = Wire(UInt((streaming_width * bw).W))


    withClockAndReset(io.clk, io.rst) {


      def counter(max: UInt, enable: Bool) = {
        val x = RegInit(0.asUInt(max.getWidth.W))
        x := Mux(~enable, 0.U, Mux(x === max, 0.U, x + 1.U))
        x
      }

      def pulse(n: UInt, enable: Bool) = counter((n), enable) === (n)

      val input_counter = counter((n), count_e @@ n)

      val hh0_din_rdy = RegInit(0.B)
      val hh1_din_rdy = RegInit(0.B)
      val hh_din_update = Wire(UInt((streaming_width * bw).W))
      val hh_dout_update = Wire(UInt((streaming_width * bw).W))
      val hh_din = RegInit(0.U((streaming_width * bw).W))

      hh0_din_rdy := (io.dmx0_mem_enb & io.rtri_mem_enb)
      hh1_din_rdy := (io.dmx1_mem_enb & io.rtri_mem_enb)

      when(hh0_din_rdy | hh1_din_rdy) {
        hh_din := hh_din_update
      }.elsewhen(io.hh_st) {
        hh_din := hh_dout_update
      }.otherwise {
        hh_din := hh_din
      }

      val dmx_mem_doutb = Wire(UInt((streaming_width * bw / 2).W))

      when(hh0_din_rdy) {
        dmx_mem_doutb := io.dmx0_mem_doutb
      }.elsewhen(hh1_din_rdy) {
        dmx_mem_doutb := io.dmx1_mem_doutb
      }.otherwise {
        dmx_mem_doutb := 0.U
      }

      val tri_mem_doutb = Wire(UInt((streaming_width * bw / 2).W))

      tri_mem_doutb := io.rtri_mem_doutb


      when(hh0_din_rdy | hh1_din_rdy) {
        hh_din_update := (Cat(tri_mem_doutb, dmx_mem_doutb)) << (io.hh_cnt * bw.U)
      }.otherwise {
        hh_din_update := 0.U
      }


      val myHhdoutWire = Wire(UInt((streaming_width * bw).W))
      myHhdoutWire := io.hh_dout

      when(io.hh_st) {
        hh_dout_update := myHhdoutWire // >> (io.hh_cnt*bw.U)
      }.otherwise {
        hh_dout_update := 0.U
      }















      //////////////////////////////////////////////////////////////////////////////////////////////////////////////

      val rtri_out_vec = Wire(Vec(SRAM_COUNT.toInt, UInt(width = ((streaming_width * bw / (2 * SRAM_COUNT)).toInt).W)))
      val rtri_in_vec = Wire(Vec(SRAM_COUNT.toInt, UInt(width = ((streaming_width * bw / (2 * SRAM_COUNT)).toInt).W)))
      val rtri_wea_vec = Wire(Vec(SRAM_COUNT.toInt, UInt(width = ((streaming_width * (4 / SRAM_COUNT)).toInt).W)))
      val rtri_layer = for (i <- 0 until SRAM_COUNT.toInt) yield {
        val rtri = Module(new simple_dual(name, bw, streaming_width, SRAM_COUNT)).io
        rtri
      }

      for (i <- 0 until SRAM_COUNT.toInt) {
        rtri_in_vec(SRAM_COUNT.toInt - 1 - i) := io.rtri_mem_dina(((streaming_width * bw / 2) - (i * (streaming_width * bw / (2 * SRAM_COUNT))) - 1).toInt, ((streaming_width * bw / 2) - ((i + 1) * (streaming_width * bw / (2 * SRAM_COUNT)))).toInt)
        rtri_wea_vec(SRAM_COUNT.toInt - 1 - i) := io.rtri_mem_wea((streaming_width * (4 - (i * 4 / SRAM_COUNT)) - 1).toInt, (streaming_width * (4 - ((i + 1) * 4 / SRAM_COUNT))).toInt)
      }

      for (i <- 0 until SRAM_COUNT.toInt) {
        rtri_layer(i).clka := io.clk
        rtri_layer(i).ena := io.rtri_mem_ena
        rtri_layer(i).wea := rtri_wea_vec(i)
        rtri_layer(i).addra := io.rtri_mem_addra
        rtri_layer(i).dina := rtri_in_vec(i)
        rtri_layer(i).clkb := io.clk
        rtri_layer(i).enb := io.rtri_mem_enb
        rtri_layer(i).addrb := io.rtri_mem_addrb
        rtri_out_vec(i) := rtri_layer(i).doutb
      }

      io.rtri_mem_doutb := rtri_out_vec.asUInt

      val dmx0_out_vec = Wire(Vec(SRAM_COUNT.toInt, UInt(width = ((streaming_width * bw / (2 * SRAM_COUNT)).toInt).W)))
      val dmx0_in_vec = Wire(Vec(SRAM_COUNT.toInt, UInt(width = ((streaming_width * bw / (2 * SRAM_COUNT)).toInt).W)))
      val dmx0_wea_vec = Wire(Vec(SRAM_COUNT.toInt, UInt(width = ((streaming_width * (4 / SRAM_COUNT)).toInt).W)))
      val dmx0_layer = for (i <- 0 until SRAM_COUNT.toInt) yield {
        val dmx0 = Module(new simple_dual(name, bw, streaming_width, SRAM_COUNT)).io
        dmx0
      }

      for (i <- 0 until SRAM_COUNT.toInt) {
        dmx0_in_vec(SRAM_COUNT.toInt - 1 - i) := io.dmx0_mem_dina(((streaming_width * bw / 2) - (i * (streaming_width * bw / (2 * SRAM_COUNT))) - 1).toInt, ((streaming_width * bw / 2) - ((i + 1) * (streaming_width * bw / (2 * SRAM_COUNT)))).toInt)
        dmx0_wea_vec(SRAM_COUNT.toInt - 1 - i) := io.dmx0_mem_wea((streaming_width * (4 - (i * 4 / SRAM_COUNT)) - 1).toInt, (streaming_width * (4 - ((i + 1) * 4 / SRAM_COUNT))).toInt)
      }

      for (i <- 0 until SRAM_COUNT.toInt) {
        dmx0_layer(i).clka := io.clk
        dmx0_layer(i).ena := io.dmx0_mem_ena
        dmx0_layer(i).wea := dmx0_wea_vec(i)
        dmx0_layer(i).addra := io.dmx0_mem_addra
        dmx0_layer(i).dina := dmx0_in_vec(i)
        dmx0_layer(i).clkb := io.clk
        dmx0_layer(i).enb := io.dmx0_mem_enb
        dmx0_layer(i).addrb := io.dmx0_mem_addrb
        dmx0_out_vec(i) := dmx0_layer(i).doutb
      }

      io.dmx0_mem_doutb := dmx0_out_vec.asUInt


      val dmx1_out_vec = Wire(Vec(SRAM_COUNT.toInt, UInt(width = ((streaming_width * bw / (2 * SRAM_COUNT)).toInt).W)))
      val dmx1_in_vec = Wire(Vec(SRAM_COUNT.toInt, UInt(width = ((streaming_width * bw / (2 * SRAM_COUNT)).toInt).W)))
      val dmx1_wea_vec = Wire(Vec(SRAM_COUNT.toInt, UInt(width = ((streaming_width * (4 / SRAM_COUNT)).toInt).W)))
      val dmx1_layer = for (i <- 0 until SRAM_COUNT.toInt) yield {
        val dmx1 = Module(new simple_dual(name, bw, streaming_width, SRAM_COUNT)).io
        dmx1
      }

      for (i <- 0 until SRAM_COUNT.toInt) {
        dmx1_in_vec(SRAM_COUNT.toInt - 1 - i) := io.dmx1_mem_dina(((streaming_width * bw / 2) - (i * (streaming_width * bw / (2 * SRAM_COUNT))) - 1).toInt, ((streaming_width * bw / 2) - ((i + 1) * (streaming_width * bw / (2 * SRAM_COUNT)))).toInt)
        dmx1_wea_vec(SRAM_COUNT.toInt - 1 - i) := io.dmx1_mem_wea((streaming_width * (4 - (i * 4 / SRAM_COUNT)) - 1).toInt, (streaming_width * (4 - ((i + 1) * 4 / SRAM_COUNT))).toInt)
      }

      for (i <- 0 until SRAM_COUNT.toInt) {
        dmx1_layer(i).clka := io.clk
        dmx1_layer(i).ena := io.dmx1_mem_ena
        dmx1_layer(i).wea := dmx1_wea_vec(i)
        dmx1_layer(i).addra := io.dmx1_mem_addra
        dmx1_layer(i).dina := dmx1_in_vec(i)
        dmx1_layer(i).clkb := io.clk
        dmx1_layer(i).enb := io.dmx1_mem_enb
        dmx1_layer(i).addrb := io.dmx1_mem_addrb
        dmx1_out_vec(i) := dmx1_layer(i).doutb
      }

      io.dmx1_mem_doutb := dmx1_out_vec.asUInt


      /*
      
      
                  val u_dmx0= Module(new simple_dual(name, bw,streaming_width)).io
                  
                  u_dmx0.clka := io.clk
                  u_dmx0.ena := io.dmx0_mem_ena
                  u_dmx0.wea := io.dmx0_mem_wea
                  u_dmx0.addra := io.dmx0_mem_addra
                  u_dmx0.dina := io.dmx0_mem_dina
                  u_dmx0.clkb := io.clk
                  u_dmx0.enb := io.dmx0_mem_enb
                  u_dmx0.addrb := io.dmx0_mem_addrb
                  io.dmx0_mem_doutb := u_dmx0.doutb 
      
                  val u_dmx1= Module(new simple_dual(name, bw,streaming_width)).io
                  u_dmx1.clka := io.clk
                  u_dmx1.ena := io.dmx1_mem_ena
                  u_dmx1.wea := io.dmx1_mem_wea
                  u_dmx1.addra := io.dmx1_mem_addra
                  u_dmx1.dina := io.dmx1_mem_dina
                  u_dmx1.clkb := io.clk
                  u_dmx1.enb := io.dmx1_mem_enb
                  u_dmx1.addrb := io.dmx1_mem_addrb
                  io.dmx1_mem_doutb := u_dmx1.doutb
      
                  val u_rtri= Module(new simple_dual(name, bw,streaming_width)).io
                  u_rtri.clka := io.clk
                  u_rtri.ena := io.rtri_mem_ena
                  u_rtri.wea := io.rtri_mem_wea
                  u_rtri.addra := io.rtri_mem_addra
                  u_rtri.dina := io.rtri_mem_dina
                  u_rtri.clkb := io.clk
                  u_rtri.enb := io.rtri_mem_enb
                  u_rtri.addrb := io.rtri_mem_addrb
                  io.rtri_mem_doutb := u_rtri.doutb
      */
      val u_hh_datapath = Module(new hh_datapath(name, bw, streaming_width, 2, CNT_WIDTH))

      u_hh_datapath.clk := io.clk
      u_hh_datapath.rst := io.rst
      //u_hh_datapath.hh_cnt := io.hh_cnt
      u_hh_datapath.x1_old_vld := io.x1_old_vld

      u_hh_datapath.xk_axpy_rotate := io.xk_axpy_rotate
      u_hh_datapath.xk_d4_rotate := io.xk_d4_rotate

      u_hh_datapath.cnt_en_1 := io.cnt_en_1
      u_hh_datapath.reg_en_1 := io.reg_en_1
      u_hh_datapath.cnt_en_2 := io.cnt_en_2
      u_hh_datapath.reg_en_2 := io.reg_en_2

      u_hh_datapath.d1_rdy := io.d1_rdy
      u_hh_datapath.d1_vld := io.d1_vld

      u_hh_datapath.vk1_vld := io.vk1_vld

      u_hh_datapath.yjp_vld := io.yjp_vld
      u_hh_datapath.yj_sft := io.yj_sft

      u_hh_datapath.hh_din := hh_din
      hh_dout := u_hh_datapath.hh_dout >> (io.hh_cnt * bw.U)


      when(io.rst) {
        io.hh_dout := 0.U
      }.otherwise {
        io.hh_dout := hh_dout
      }
    }
  }

  /*
   class simple_dual(bw:Int, streaming_width:Int)extends BlackBox{
         val io = IO {
             new Bundle() {
                 val clka = Input(Clock())
                 val clkb = Input(Clock())
                 val ena = Input(Bool())
                 val enb = Input(Bool())
                 val wea = Input(UInt((streaming_width*4).W))
                 val addra = Input(UInt((log2Ceil(streaming_width)-1).W))
                 val addrb = Input(UInt((log2Ceil(streaming_width)-1).W))
                 val dina = Input(UInt((streaming_width*bw/2).W))
                 val doutb = Output(UInt((streaming_width*bw/2).W))
             }
         }
     }
         */

  class simple_dual(name: Int, bw: Int, streaming_width: Int, SRAM_COUNT: Float) extends Module {
    override def desiredName = s"simple_dual_${name}"

    val io = IO {
      new Bundle() {
        val clka = Input(Clock())
        val clkb = Input(Clock())
        val ena = Input(Bool())
        val enb = Input(Bool())
        val wea = Input(UInt((streaming_width * (4 / SRAM_COUNT)).toInt.W))
        val addra = Input(UInt((log2Ceil(streaming_width) - 1).W))
        val addrb = Input(UInt((log2Ceil(streaming_width) - 1).W))
        val dina = Input(UInt((streaming_width * bw / (2 * SRAM_COUNT)).toInt.W))
        val doutb = Output(UInt((streaming_width * bw / (2 * SRAM_COUNT)).toInt.W))
      }
    }
    withClock(io.clka) {
      val doutb = Reg(UInt((streaming_width * bw / 2).W))
      io.doutb := doutb
      val ram = Mem(streaming_width / 2, UInt((streaming_width * bw / (2 * SRAM_COUNT)).toInt.W))
      val ramtemp = Wire(Vec((streaming_width / (2 * SRAM_COUNT)).toInt, UInt(width = (bw).W)))
      val dintemp = Wire(Vec((streaming_width / (2 * SRAM_COUNT)).toInt, UInt(width = (bw).W)))
      when(io.ena) {
        for (i <- 0 until (streaming_width / (2 * SRAM_COUNT)).toInt) {
          //dintemp(streaming_width/2-1-i) := (io.dina(streaming_width*bw/2-1-(i*bw),streaming_width*bw/2-((i+1)*bw)))&(Cat((io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4)))))
          //ramtemp(streaming_width/2-1-i) := ((ram(io.addra))(streaming_width*bw/2-1-(i*bw),streaming_width*bw/2-((i+1)*bw)))& ~(Cat((io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4))),(io.wea(streaming_width*2-1-(i*4),streaming_width*2-((i+1)*4)))))
          dintemp((streaming_width / (2 * SRAM_COUNT) - 1 - i).toInt) := (io.dina((streaming_width * bw / (2 * SRAM_COUNT) - 1 - (i * bw)).toInt, (streaming_width * bw / (2 * SRAM_COUNT) - ((i + 1) * bw)).toInt)) & (Cat((io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt))))
          ramtemp((streaming_width / (2 * SRAM_COUNT) - 1 - i).toInt) := ((ram(io.addra))((streaming_width * bw / (2 * SRAM_COUNT) - 1 - (i * bw)).toInt, (streaming_width * bw / (2 * SRAM_COUNT) - ((i + 1) * bw)).toInt)) & ~(Cat((io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt)), (io.wea((streaming_width * (4 / SRAM_COUNT) - 1 - (i * 8)).toInt, (streaming_width * (4 / SRAM_COUNT) - ((i + 1) * 8)).toInt))))
        }
        ram.write(io.addra, ramtemp.asUInt + dintemp.asUInt)
      }.otherwise {
        for (i <- 0 until (streaming_width / (2 * SRAM_COUNT)).toInt) {
          dintemp(i) := 0.U
          ramtemp(i) := 0.U
        }
      }
      withClock(io.clkb) {
        when(io.enb) {
          doutb := RegNext(ram.read(io.addrb))
        }
      }
    }
  }


}


```



#### Error stacktrace:

```
scala.reflect.internal.Reporting.abort(Reporting.scala:69)
	scala.reflect.internal.Reporting.abort$(Reporting.scala:65)
	scala.reflect.internal.SymbolTable.abort(SymbolTable.scala:28)
	scala.reflect.internal.Types$ThisType.<init>(Types.scala:1394)
	scala.reflect.internal.Types$UniqueThisType.<init>(Types.scala:1414)
	scala.reflect.internal.Types$ThisType$.apply(Types.scala:1418)
	scala.meta.internal.pc.AutoImportsProvider$$anonfun$autoImports$3.applyOrElse(AutoImportsProvider.scala:74)
	scala.meta.internal.pc.AutoImportsProvider$$anonfun$autoImports$3.applyOrElse(AutoImportsProvider.scala:60)
	scala.collection.immutable.List.collect(List.scala:267)
	scala.meta.internal.pc.AutoImportsProvider.autoImports(AutoImportsProvider.scala:60)
	scala.meta.internal.pc.ScalaPresentationCompiler.$anonfun$autoImports$1(ScalaPresentationCompiler.scala:299)
```
#### Short summary: 

scala.reflect.internal.FatalError: 
  ThisType(method counter) for sym which is not a class
     while compiling: file:///C:/Users/blair/OneDrive/Documents/Desktop/iterative_tsqr/src/main/scala/hh_core.scala
        during phase: globalPhase=<no phase>, enteringPhase=parser
     library version: version 2.13.7
    compiler version: version 2.13.7
  reconstructed args: -classpath <WORKSPACE>\.bloop\root\bloop-bsp-clients-classes\classes-Metals-9BgcsGc1QxCvMYLcotfp6Q==;<HOME>\AppData\Local\bloop\cache\semanticdb\com.sourcegraph.semanticdb-javac.0.10.0\semanticdb-javac-0.10.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-library\2.13.7\scala-library-2.13.7.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chiseltest_2.13\0.5.0\chiseltest_2.13-0.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3_2.13\3.5.0\chisel3_2.13-3.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\treadle_2.13\1.5.0\treadle_2.13-1.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scalatest\scalatest_2.13\3.1.4\scalatest_2.13-3.1.4.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\utest_2.13\0.7.9\utest_2.13-0.7.9.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\net\java\dev\jna\jna\5.10.0\jna-5.10.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-reflect\2.13.7\scala-reflect-2.13.7.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3-macros_2.13\3.5.0\chisel3-macros_2.13-3.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3-core_2.13\3.5.0\chisel3-core_2.13-3.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\os-lib_2.13\0.8.0\os-lib_2.13-0.8.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\firrtl_2.13\1.5.0\firrtl_2.13-1.5.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\modules\scala-jline\2.12.1\scala-jline-2.12.1.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scalactic\scalactic_2.13\3.1.4\scalactic_2.13-3.1.4.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\modules\scala-xml_2.13\1.2.0\scala-xml_2.13-1.2.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-sbt\test-interface\1.0\test-interface-1.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\portable-scala\portable-scala-reflect_2.13\0.1.1\portable-scala-reflect_2.13-0.1.1.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\geny_2.13\0.7.0\geny_2.13-0.7.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\antlr\antlr4-runtime\4.9.3\antlr4-runtime-4.9.3.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\google\protobuf\protobuf-java\3.18.0\protobuf-java-3.18.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\github\scopt\scopt_2.13\3.7.1\scopt_2.13-3.7.1.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\net\jcazevedo\moultingyaml_2.13\0.4.2\moultingyaml_2.13-0.4.2.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-native_2.13\3.6.12\json4s-native_2.13-3.6.12.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\apache\commons\commons-text\1.9\commons-text-1.9.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\io\github\alexarchambault\data-class_2.13\0.2.5\data-class_2.13-0.2.5.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\scala-lang\modules\scala-parallel-collections_2.13\1.0.4\scala-parallel-collections_2.13-1.0.4.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\fusesource\jansi\jansi\1.11\jansi-1.11.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\github\nscala-time\nscala-time_2.13\2.22.0\nscala-time_2.13-2.22.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\yaml\snakeyaml\1.26\snakeyaml-1.26.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-core_2.13\3.6.12\json4s-core_2.13-3.6.12.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\apache\commons\commons-lang3\3.11\commons-lang3-3.11.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\joda-time\joda-time\2.10.1\joda-time-2.10.1.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\joda\joda-convert\2.2.0\joda-convert-2.2.0.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-ast_2.13\3.6.12\json4s-ast_2.13-3.6.12.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-scalap_2.13\3.6.12\json4s-scalap_2.13-3.6.12.jar;<HOME>\AppData\Local\Coursier\cache\v1\https\repo1.maven.org\maven2\com\thoughtworks\paranamer\paranamer\2.8\paranamer-2.8.jar -Xplugin-require:semanticdb -Yrangepos -Ymacro-expand:discard -Ycache-plugin-class-loader:last-modified -Ypresentation-any-thread

  last tree to typer: TypeTree(class UInt)
       tree position: line 96 of file:///C:/Users/blair/OneDrive/Documents/Desktop/iterative_tsqr/src/main/scala/hh_core.scala
            tree tpe: chisel3.UInt
              symbol: sealed class UInt in package chisel3
   symbol definition: sealed class UInt extends Bits with Num[chisel3.UInt] (a ClassSymbol)
      symbol package: chisel3
       symbol owners: class UInt
           call site: <none> in <none>

== Source file context for tree position ==

    93           
    94             def pulse(n: UInt, enable: Bool) = counter((n),enable) === (n)
    95 
    96             val input_counter = counter((n),count_e_CURSOR_n)
    97 
    98             val hh0_din_rdy = RegInit(0.B)
    99             val hh1_din_rdy = RegInit(0.B)
