ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB334:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "Config.h"
  25:Core/Src/main.c **** #include "Functions.h"
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  45:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  48:Core/Src/main.c **** UART_HandleTypeDef huart4;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  51:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  60:Core/Src/main.c **** void SystemClock_Config(void);
  61:Core/Src/main.c **** static void MX_GPIO_Init(void);
  62:Core/Src/main.c **** static void MX_DMA_Init(void);
  63:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  64:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  65:Core/Src/main.c **** static void MX_TIM4_Init(void);
  66:Core/Src/main.c **** static void MX_UART4_Init(void);
  67:Core/Src/main.c **** static void MX_TIM3_Init(void);
  68:Core/Src/main.c **** static void MX_ADC1_Init(void);
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** uint32_t value[ADC_CHANNELS]; 
  76:Core/Src/main.c **** int SER_PutChar(int ch)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
  79:Core/Src/main.c ****     return 1;
  80:Core/Src/main.c **** }
  81:Core/Src/main.c **** /* USER CODE END 0 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /**
  84:Core/Src/main.c ****   * @brief  The application entry point.
  85:Core/Src/main.c ****   * @retval int
  86:Core/Src/main.c ****   */
  87:Core/Src/main.c **** int main(void)
  88:Core/Src/main.c **** {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END 1 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  96:Core/Src/main.c ****   HAL_Init();
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END Init */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Configure the system clock */
 103:Core/Src/main.c ****   SystemClock_Config();
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END SysInit */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Initialize all configured peripherals */
 110:Core/Src/main.c ****   MX_GPIO_Init();
 111:Core/Src/main.c ****   MX_DMA_Init();
 112:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 113:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 114:Core/Src/main.c ****   MX_TIM4_Init();
 115:Core/Src/main.c ****   MX_UART4_Init();
 116:Core/Src/main.c ****   MX_TIM3_Init();
 117:Core/Src/main.c ****   MX_ADC1_Init();
 118:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 119:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 120:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 121:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 122:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 123:Core/Src/main.c ****   /* USER CODE END 2 */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* Infinite loop */
 126:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 127:Core/Src/main.c ****   while (1)
 128:Core/Src/main.c ****   {
 129:Core/Src/main.c ****     char buffer[40];
 130:Core/Src/main.c ****     sprintf(buffer, "temp: %f\r\n", (GetTemperature(ADC_HOT_END, value[2])));
 131:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 132:Core/Src/main.c ****     HAL_Delay(200);
 133:Core/Src/main.c ****     /* USER CODE END WHILE */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 136:Core/Src/main.c ****   }
 137:Core/Src/main.c ****   /* USER CODE END 3 */
 138:Core/Src/main.c **** }
 139:Core/Src/main.c **** 
 140:Core/Src/main.c **** /**
 141:Core/Src/main.c ****   * @brief System Clock Configuration
 142:Core/Src/main.c ****   * @retval None
 143:Core/Src/main.c ****   */
 144:Core/Src/main.c **** void SystemClock_Config(void)
 145:Core/Src/main.c **** {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 4


 146:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     Error_Handler();
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 157:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 161:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 162:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 163:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 171:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 172:Core/Src/main.c ****   {
 173:Core/Src/main.c ****     Error_Handler();
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 179:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 180:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 181:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 182:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 183:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 186:Core/Src/main.c ****   {
 187:Core/Src/main.c ****     Error_Handler();
 188:Core/Src/main.c ****   }
 189:Core/Src/main.c **** }
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** /**
 192:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 193:Core/Src/main.c ****   * @param None
 194:Core/Src/main.c ****   * @retval None
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c **** static void MX_ADC1_Init(void)
 197:Core/Src/main.c **** {
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 202:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 5


 203:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 204:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /** Common config
 211:Core/Src/main.c ****   */
 212:Core/Src/main.c ****   hadc1.Instance = ADC1;
 213:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 214:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 215:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 216:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 217:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 218:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 219:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 220:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 221:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 222:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 223:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 224:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 225:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 226:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 227:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 228:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 229:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 230:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 231:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 232:Core/Src/main.c ****   {
 233:Core/Src/main.c ****     Error_Handler();
 234:Core/Src/main.c ****   }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /** Configure the ADC multi-mode
 237:Core/Src/main.c ****   */
 238:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 239:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 240:Core/Src/main.c ****   {
 241:Core/Src/main.c ****     Error_Handler();
 242:Core/Src/main.c ****   }
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /** Configure Regular Channel
 245:Core/Src/main.c ****   */
 246:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 247:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 248:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 249:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 250:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 251:Core/Src/main.c ****   sConfig.Offset = 0;
 252:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 253:Core/Src/main.c ****   {
 254:Core/Src/main.c ****     Error_Handler();
 255:Core/Src/main.c ****   }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /** Configure Regular Channel
 258:Core/Src/main.c ****   */
 259:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 6


 260:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 261:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 262:Core/Src/main.c ****   {
 263:Core/Src/main.c ****     Error_Handler();
 264:Core/Src/main.c ****   }
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /** Configure Regular Channel
 267:Core/Src/main.c ****   */
 268:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 269:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 270:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 271:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 272:Core/Src/main.c ****   {
 273:Core/Src/main.c ****     Error_Handler();
 274:Core/Src/main.c ****   }
 275:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /**
 282:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 283:Core/Src/main.c ****   * @param None
 284:Core/Src/main.c ****   * @retval None
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 287:Core/Src/main.c **** {
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 296:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 297:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 298:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 299:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 300:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 301:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 302:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 303:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 304:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 305:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 306:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 307:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 308:Core/Src/main.c ****   {
 309:Core/Src/main.c ****     Error_Handler();
 310:Core/Src/main.c ****   }
 311:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 312:Core/Src/main.c ****   {
 313:Core/Src/main.c ****     Error_Handler();
 314:Core/Src/main.c ****   }
 315:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 316:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 7


 317:Core/Src/main.c ****     Error_Handler();
 318:Core/Src/main.c ****   }
 319:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 320:Core/Src/main.c ****   {
 321:Core/Src/main.c ****     Error_Handler();
 322:Core/Src/main.c ****   }
 323:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c **** }
 328:Core/Src/main.c **** 
 329:Core/Src/main.c **** /**
 330:Core/Src/main.c ****   * @brief UART4 Initialization Function
 331:Core/Src/main.c ****   * @param None
 332:Core/Src/main.c ****   * @retval None
 333:Core/Src/main.c ****   */
 334:Core/Src/main.c **** static void MX_UART4_Init(void)
 335:Core/Src/main.c **** {
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 344:Core/Src/main.c ****   huart4.Instance = UART4;
 345:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 346:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 347:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 348:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 349:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 350:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 351:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 352:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 353:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 354:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 355:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 356:Core/Src/main.c ****   {
 357:Core/Src/main.c ****     Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 360:Core/Src/main.c ****   {
 361:Core/Src/main.c ****     Error_Handler();
 362:Core/Src/main.c ****   }
 363:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 364:Core/Src/main.c ****   {
 365:Core/Src/main.c ****     Error_Handler();
 366:Core/Src/main.c ****   }
 367:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 368:Core/Src/main.c ****   {
 369:Core/Src/main.c ****     Error_Handler();
 370:Core/Src/main.c ****   }
 371:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 8


 374:Core/Src/main.c **** 
 375:Core/Src/main.c **** }
 376:Core/Src/main.c **** 
 377:Core/Src/main.c **** /**
 378:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 379:Core/Src/main.c ****   * @param None
 380:Core/Src/main.c ****   * @retval None
 381:Core/Src/main.c ****   */
 382:Core/Src/main.c **** static void MX_TIM3_Init(void)
 383:Core/Src/main.c **** {
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 390:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 391:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 396:Core/Src/main.c ****   htim3.Instance = TIM3;
 397:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 398:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 399:Core/Src/main.c ****   htim3.Init.Period = 99;
 400:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 401:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 402:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 403:Core/Src/main.c ****   {
 404:Core/Src/main.c ****     Error_Handler();
 405:Core/Src/main.c ****   }
 406:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 407:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 408:Core/Src/main.c ****   {
 409:Core/Src/main.c ****     Error_Handler();
 410:Core/Src/main.c ****   }
 411:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 412:Core/Src/main.c ****   {
 413:Core/Src/main.c ****     Error_Handler();
 414:Core/Src/main.c ****   }
 415:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 416:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 417:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 418:Core/Src/main.c ****   {
 419:Core/Src/main.c ****     Error_Handler();
 420:Core/Src/main.c ****   }
 421:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 422:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 423:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 424:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 425:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 426:Core/Src/main.c ****   {
 427:Core/Src/main.c ****     Error_Handler();
 428:Core/Src/main.c ****   }
 429:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 430:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 9


 431:Core/Src/main.c ****     Error_Handler();
 432:Core/Src/main.c ****   }
 433:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 434:Core/Src/main.c ****   {
 435:Core/Src/main.c ****     Error_Handler();
 436:Core/Src/main.c ****   }
 437:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 440:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 441:Core/Src/main.c **** 
 442:Core/Src/main.c **** }
 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** /**
 445:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 446:Core/Src/main.c ****   * @param None
 447:Core/Src/main.c ****   * @retval None
 448:Core/Src/main.c ****   */
 449:Core/Src/main.c **** static void MX_TIM4_Init(void)
 450:Core/Src/main.c **** {
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 457:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 462:Core/Src/main.c ****   htim4.Instance = TIM4;
 463:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 464:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 465:Core/Src/main.c ****   htim4.Init.Period = 65535;
 466:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 467:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 468:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 469:Core/Src/main.c ****   {
 470:Core/Src/main.c ****     Error_Handler();
 471:Core/Src/main.c ****   }
 472:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 473:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 474:Core/Src/main.c ****   {
 475:Core/Src/main.c ****     Error_Handler();
 476:Core/Src/main.c ****   }
 477:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 478:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 479:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 480:Core/Src/main.c ****   {
 481:Core/Src/main.c ****     Error_Handler();
 482:Core/Src/main.c ****   }
 483:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c **** }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 10


 488:Core/Src/main.c **** 
 489:Core/Src/main.c **** /**
 490:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 491:Core/Src/main.c ****   * @param None
 492:Core/Src/main.c ****   * @retval None
 493:Core/Src/main.c ****   */
 494:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 495:Core/Src/main.c **** {
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 504:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 505:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 506:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 507:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 508:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 509:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 510:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 511:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 512:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 513:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 514:Core/Src/main.c ****   {
 515:Core/Src/main.c ****     Error_Handler();
 516:Core/Src/main.c ****   }
 517:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 520:Core/Src/main.c **** 
 521:Core/Src/main.c **** }
 522:Core/Src/main.c **** 
 523:Core/Src/main.c **** /**
 524:Core/Src/main.c ****   * Enable DMA controller clock
 525:Core/Src/main.c ****   */
 526:Core/Src/main.c **** static void MX_DMA_Init(void)
 527:Core/Src/main.c **** {
 528:Core/Src/main.c **** 
 529:Core/Src/main.c ****   /* DMA controller clock enable */
 530:Core/Src/main.c ****   __HAL_RCC_DMAMUX1_CLK_ENABLE();
 531:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   /* DMA interrupt init */
 534:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 535:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 536:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 537:Core/Src/main.c **** 
 538:Core/Src/main.c **** }
 539:Core/Src/main.c **** 
 540:Core/Src/main.c **** /**
 541:Core/Src/main.c ****   * @brief GPIO Initialization Function
 542:Core/Src/main.c ****   * @param None
 543:Core/Src/main.c ****   * @retval None
 544:Core/Src/main.c ****   */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 11


 545:Core/Src/main.c **** static void MX_GPIO_Init(void)
 546:Core/Src/main.c **** {
  28              		.loc 1 546 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 8DB0     		sub	sp, sp, #52
  42              		.cfi_def_cfa_offset 80
 547:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 547 3 view .LVU1
  44              		.loc 1 547 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0794     		str	r4, [sp, #28]
  47 000a 0894     		str	r4, [sp, #32]
  48 000c 0994     		str	r4, [sp, #36]
  49 000e 0A94     		str	r4, [sp, #40]
  50 0010 0B94     		str	r4, [sp, #44]
 548:Core/Src/main.c **** 
 549:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 550:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  51              		.loc 1 550 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 550 3 view .LVU4
  54              		.loc 1 550 3 view .LVU5
  55 0012 594B     		ldr	r3, .L3
  56 0014 DA6C     		ldr	r2, [r3, #76]
  57 0016 42F01002 		orr	r2, r2, #16
  58 001a DA64     		str	r2, [r3, #76]
  59              		.loc 1 550 3 view .LVU6
  60 001c DA6C     		ldr	r2, [r3, #76]
  61 001e 02F01002 		and	r2, r2, #16
  62 0022 0092     		str	r2, [sp]
  63              		.loc 1 550 3 view .LVU7
  64 0024 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 550 3 view .LVU8
 551:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  67              		.loc 1 551 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 551 3 view .LVU10
  70              		.loc 1 551 3 view .LVU11
  71 0026 DA6C     		ldr	r2, [r3, #76]
  72 0028 42F00402 		orr	r2, r2, #4
  73 002c DA64     		str	r2, [r3, #76]
  74              		.loc 1 551 3 view .LVU12
  75 002e DA6C     		ldr	r2, [r3, #76]
  76 0030 02F00402 		and	r2, r2, #4
  77 0034 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 12


  78              		.loc 1 551 3 view .LVU13
  79 0036 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 551 3 view .LVU14
 552:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  82              		.loc 1 552 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 552 3 view .LVU16
  85              		.loc 1 552 3 view .LVU17
  86 0038 DA6C     		ldr	r2, [r3, #76]
  87 003a 42F02002 		orr	r2, r2, #32
  88 003e DA64     		str	r2, [r3, #76]
  89              		.loc 1 552 3 view .LVU18
  90 0040 DA6C     		ldr	r2, [r3, #76]
  91 0042 02F02002 		and	r2, r2, #32
  92 0046 0292     		str	r2, [sp, #8]
  93              		.loc 1 552 3 view .LVU19
  94 0048 029A     		ldr	r2, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 552 3 view .LVU20
 553:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  97              		.loc 1 553 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 553 3 view .LVU22
 100              		.loc 1 553 3 view .LVU23
 101 004a DA6C     		ldr	r2, [r3, #76]
 102 004c 42F08002 		orr	r2, r2, #128
 103 0050 DA64     		str	r2, [r3, #76]
 104              		.loc 1 553 3 view .LVU24
 105 0052 DA6C     		ldr	r2, [r3, #76]
 106 0054 02F08002 		and	r2, r2, #128
 107 0058 0392     		str	r2, [sp, #12]
 108              		.loc 1 553 3 view .LVU25
 109 005a 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 553 3 view .LVU26
 554:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 112              		.loc 1 554 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 554 3 view .LVU28
 115              		.loc 1 554 3 view .LVU29
 116 005c DA6C     		ldr	r2, [r3, #76]
 117 005e 42F00102 		orr	r2, r2, #1
 118 0062 DA64     		str	r2, [r3, #76]
 119              		.loc 1 554 3 view .LVU30
 120 0064 DA6C     		ldr	r2, [r3, #76]
 121 0066 02F00102 		and	r2, r2, #1
 122 006a 0492     		str	r2, [sp, #16]
 123              		.loc 1 554 3 view .LVU31
 124 006c 049A     		ldr	r2, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 554 3 view .LVU32
 555:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 127              		.loc 1 555 3 view .LVU33
 128              	.LBB9:
 129              		.loc 1 555 3 view .LVU34
 130              		.loc 1 555 3 view .LVU35
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 13


 131 006e DA6C     		ldr	r2, [r3, #76]
 132 0070 42F00202 		orr	r2, r2, #2
 133 0074 DA64     		str	r2, [r3, #76]
 134              		.loc 1 555 3 view .LVU36
 135 0076 DA6C     		ldr	r2, [r3, #76]
 136 0078 02F00202 		and	r2, r2, #2
 137 007c 0592     		str	r2, [sp, #20]
 138              		.loc 1 555 3 view .LVU37
 139 007e 059A     		ldr	r2, [sp, #20]
 140              	.LBE9:
 141              		.loc 1 555 3 view .LVU38
 556:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 142              		.loc 1 556 3 view .LVU39
 143              	.LBB10:
 144              		.loc 1 556 3 view .LVU40
 145              		.loc 1 556 3 view .LVU41
 146 0080 DA6C     		ldr	r2, [r3, #76]
 147 0082 42F04002 		orr	r2, r2, #64
 148 0086 DA64     		str	r2, [r3, #76]
 149              		.loc 1 556 3 view .LVU42
 150 0088 DB6C     		ldr	r3, [r3, #76]
 151 008a 03F04003 		and	r3, r3, #64
 152 008e 0693     		str	r3, [sp, #24]
 153              		.loc 1 556 3 view .LVU43
 154 0090 069B     		ldr	r3, [sp, #24]
 155              	.LBE10:
 156              		.loc 1 556 3 view .LVU44
 557:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 157              		.loc 1 557 3 view .LVU45
 158 0092 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 159              	.LVL0:
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 560:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 160              		.loc 1 560 3 view .LVU46
 161 0096 DFF8EC80 		ldr	r8, .L3+12
 162 009a 2246     		mov	r2, r4
 163 009c C021     		movs	r1, #192
 164 009e 4046     		mov	r0, r8
 165 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 166              	.LVL1:
 561:Core/Src/main.c **** 
 562:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 563:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 167              		.loc 1 563 3 view .LVU47
 168 00a4 2246     		mov	r2, r4
 169 00a6 8021     		movs	r1, #128
 170 00a8 4FF09040 		mov	r0, #1207959552
 171 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 566:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 173              		.loc 1 566 3 view .LVU48
 174 00b0 DFF8D490 		ldr	r9, .L3+16
 175 00b4 2246     		mov	r2, r4
 176 00b6 44F28301 		movw	r1, #16515
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 14


 177 00ba 4846     		mov	r0, r9
 178 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL3:
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 569:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 180              		.loc 1 569 3 view .LVU49
 181 00c0 2E4F     		ldr	r7, .L3+4
 182 00c2 2246     		mov	r2, r4
 183 00c4 4021     		movs	r1, #64
 184 00c6 3846     		mov	r0, r7
 185 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL4:
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 572:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 187              		.loc 1 572 3 view .LVU50
 188 00cc 2C4E     		ldr	r6, .L3+8
 189 00ce 2246     		mov	r2, r4
 190 00d0 4021     		movs	r1, #64
 191 00d2 3046     		mov	r0, r6
 192 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL5:
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 575:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 194              		.loc 1 575 3 view .LVU51
 195              		.loc 1 575 23 is_stmt 0 view .LVU52
 196 00d8 4FF40053 		mov	r3, #8192
 197 00dc 0793     		str	r3, [sp, #28]
 576:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 198              		.loc 1 576 3 is_stmt 1 view .LVU53
 199              		.loc 1 576 24 is_stmt 0 view .LVU54
 200 00de 4FF48813 		mov	r3, #1114112
 201 00e2 0893     		str	r3, [sp, #32]
 577:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 577 3 is_stmt 1 view .LVU55
 203              		.loc 1 577 24 is_stmt 0 view .LVU56
 204 00e4 0994     		str	r4, [sp, #36]
 578:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 205              		.loc 1 578 3 is_stmt 1 view .LVU57
 206 00e6 07A9     		add	r1, sp, #28
 207 00e8 3046     		mov	r0, r6
 208 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL6:
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   /*Configure GPIO pin : PF0 */
 581:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 210              		.loc 1 581 3 view .LVU58
 211              		.loc 1 581 23 is_stmt 0 view .LVU59
 212 00ee 0125     		movs	r5, #1
 213 00f0 0795     		str	r5, [sp, #28]
 582:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214              		.loc 1 582 3 is_stmt 1 view .LVU60
 215              		.loc 1 582 24 is_stmt 0 view .LVU61
 216 00f2 0894     		str	r4, [sp, #32]
 583:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 15


 217              		.loc 1 583 3 is_stmt 1 view .LVU62
 218              		.loc 1 583 24 is_stmt 0 view .LVU63
 219 00f4 0994     		str	r4, [sp, #36]
 584:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 220              		.loc 1 584 3 is_stmt 1 view .LVU64
 221 00f6 07A9     		add	r1, sp, #28
 222 00f8 4046     		mov	r0, r8
 223 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 224              	.LVL7:
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /*Configure GPIO pins : PF6 PF7 */
 587:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 225              		.loc 1 587 3 view .LVU65
 226              		.loc 1 587 23 is_stmt 0 view .LVU66
 227 00fe C023     		movs	r3, #192
 228 0100 0793     		str	r3, [sp, #28]
 588:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 229              		.loc 1 588 3 is_stmt 1 view .LVU67
 230              		.loc 1 588 24 is_stmt 0 view .LVU68
 231 0102 0895     		str	r5, [sp, #32]
 589:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 232              		.loc 1 589 3 is_stmt 1 view .LVU69
 233              		.loc 1 589 24 is_stmt 0 view .LVU70
 234 0104 0994     		str	r4, [sp, #36]
 590:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 235              		.loc 1 590 3 is_stmt 1 view .LVU71
 236              		.loc 1 590 25 is_stmt 0 view .LVU72
 237 0106 0A94     		str	r4, [sp, #40]
 591:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 238              		.loc 1 591 3 is_stmt 1 view .LVU73
 239 0108 07A9     		add	r1, sp, #28
 240 010a 4046     		mov	r0, r8
 241 010c FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL8:
 592:Core/Src/main.c **** 
 593:Core/Src/main.c ****   /*Configure GPIO pin : PA7 */
 594:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 243              		.loc 1 594 3 view .LVU74
 244              		.loc 1 594 23 is_stmt 0 view .LVU75
 245 0110 8023     		movs	r3, #128
 246 0112 0793     		str	r3, [sp, #28]
 595:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 247              		.loc 1 595 3 is_stmt 1 view .LVU76
 248              		.loc 1 595 24 is_stmt 0 view .LVU77
 249 0114 0895     		str	r5, [sp, #32]
 596:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 596 3 is_stmt 1 view .LVU78
 251              		.loc 1 596 24 is_stmt 0 view .LVU79
 252 0116 0994     		str	r4, [sp, #36]
 597:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 597 3 is_stmt 1 view .LVU80
 254              		.loc 1 597 25 is_stmt 0 view .LVU81
 255 0118 0A94     		str	r4, [sp, #40]
 598:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256              		.loc 1 598 3 is_stmt 1 view .LVU82
 257 011a 07A9     		add	r1, sp, #28
 258 011c 4FF09040 		mov	r0, #1207959552
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 16


 259 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 260              	.LVL9:
 599:Core/Src/main.c **** 
 600:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 LD3_Pin LD2_Pin */
 601:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin;
 261              		.loc 1 601 3 view .LVU83
 262              		.loc 1 601 23 is_stmt 0 view .LVU84
 263 0124 44F28303 		movw	r3, #16515
 264 0128 0793     		str	r3, [sp, #28]
 602:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 265              		.loc 1 602 3 is_stmt 1 view .LVU85
 266              		.loc 1 602 24 is_stmt 0 view .LVU86
 267 012a 0895     		str	r5, [sp, #32]
 603:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 603 3 is_stmt 1 view .LVU87
 269              		.loc 1 603 24 is_stmt 0 view .LVU88
 270 012c 0994     		str	r4, [sp, #36]
 604:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271              		.loc 1 604 3 is_stmt 1 view .LVU89
 272              		.loc 1 604 25 is_stmt 0 view .LVU90
 273 012e 0A94     		str	r4, [sp, #40]
 605:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 274              		.loc 1 605 3 is_stmt 1 view .LVU91
 275 0130 07A9     		add	r1, sp, #28
 276 0132 4846     		mov	r0, r9
 277 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL10:
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 608:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 279              		.loc 1 608 3 view .LVU92
 280              		.loc 1 608 23 is_stmt 0 view .LVU93
 281 0138 2023     		movs	r3, #32
 282 013a 0793     		str	r3, [sp, #28]
 609:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 283              		.loc 1 609 3 is_stmt 1 view .LVU94
 284              		.loc 1 609 24 is_stmt 0 view .LVU95
 285 013c 0894     		str	r4, [sp, #32]
 610:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 610 3 is_stmt 1 view .LVU96
 287              		.loc 1 610 24 is_stmt 0 view .LVU97
 288 013e 0994     		str	r4, [sp, #36]
 611:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 289              		.loc 1 611 3 is_stmt 1 view .LVU98
 290 0140 07A9     		add	r1, sp, #28
 291 0142 3846     		mov	r0, r7
 292 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL11:
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 614:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 294              		.loc 1 614 3 view .LVU99
 295              		.loc 1 614 23 is_stmt 0 view .LVU100
 296 0148 4FF04008 		mov	r8, #64
 297 014c CDF81C80 		str	r8, [sp, #28]
 615:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 298              		.loc 1 615 3 is_stmt 1 view .LVU101
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 17


 299              		.loc 1 615 24 is_stmt 0 view .LVU102
 300 0150 0895     		str	r5, [sp, #32]
 616:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 616 3 is_stmt 1 view .LVU103
 302              		.loc 1 616 24 is_stmt 0 view .LVU104
 303 0152 0994     		str	r4, [sp, #36]
 617:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 617 3 is_stmt 1 view .LVU105
 305              		.loc 1 617 25 is_stmt 0 view .LVU106
 306 0154 0A94     		str	r4, [sp, #40]
 618:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 307              		.loc 1 618 3 is_stmt 1 view .LVU107
 308 0156 07A9     		add	r1, sp, #28
 309 0158 3846     		mov	r0, r7
 310 015a FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL12:
 619:Core/Src/main.c **** 
 620:Core/Src/main.c ****   /*Configure GPIO pin : PC6 */
 621:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6;
 312              		.loc 1 621 3 view .LVU108
 313              		.loc 1 621 23 is_stmt 0 view .LVU109
 314 015e CDF81C80 		str	r8, [sp, #28]
 622:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 315              		.loc 1 622 3 is_stmt 1 view .LVU110
 316              		.loc 1 622 24 is_stmt 0 view .LVU111
 317 0162 0895     		str	r5, [sp, #32]
 623:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 623 3 is_stmt 1 view .LVU112
 319              		.loc 1 623 24 is_stmt 0 view .LVU113
 320 0164 0994     		str	r4, [sp, #36]
 624:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 321              		.loc 1 624 3 is_stmt 1 view .LVU114
 322              		.loc 1 624 25 is_stmt 0 view .LVU115
 323 0166 0A94     		str	r4, [sp, #40]
 625:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 324              		.loc 1 625 3 is_stmt 1 view .LVU116
 325 0168 07A9     		add	r1, sp, #28
 326 016a 3046     		mov	r0, r6
 327 016c FFF7FEFF 		bl	HAL_GPIO_Init
 328              	.LVL13:
 626:Core/Src/main.c **** 
 627:Core/Src/main.c **** }
 329              		.loc 1 627 1 is_stmt 0 view .LVU117
 330 0170 0DB0     		add	sp, sp, #52
 331              		.cfi_def_cfa_offset 28
 332              		@ sp needed
 333 0172 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 334              	.L4:
 335 0176 00BF     		.align	2
 336              	.L3:
 337 0178 00100240 		.word	1073876992
 338 017c 00180048 		.word	1207965696
 339 0180 00080048 		.word	1207961600
 340 0184 00140048 		.word	1207964672
 341 0188 00040048 		.word	1207960576
 342              		.cfi_endproc
 343              	.LFE334:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 18


 345              		.section	.text.MX_DMA_Init,"ax",%progbits
 346              		.align	1
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	MX_DMA_Init:
 352              	.LFB333:
 527:Core/Src/main.c **** 
 353              		.loc 1 527 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 8
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357 0000 00B5     		push	{lr}
 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 14, -4
 360 0002 83B0     		sub	sp, sp, #12
 361              		.cfi_def_cfa_offset 16
 530:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 362              		.loc 1 530 3 view .LVU119
 363              	.LBB11:
 530:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 364              		.loc 1 530 3 view .LVU120
 530:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 365              		.loc 1 530 3 view .LVU121
 366 0004 0E4B     		ldr	r3, .L7
 367 0006 9A6C     		ldr	r2, [r3, #72]
 368 0008 42F00402 		orr	r2, r2, #4
 369 000c 9A64     		str	r2, [r3, #72]
 530:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 370              		.loc 1 530 3 view .LVU122
 371 000e 9A6C     		ldr	r2, [r3, #72]
 372 0010 02F00402 		and	r2, r2, #4
 373 0014 0092     		str	r2, [sp]
 530:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 374              		.loc 1 530 3 view .LVU123
 375 0016 009A     		ldr	r2, [sp]
 376              	.LBE11:
 530:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 377              		.loc 1 530 3 view .LVU124
 531:Core/Src/main.c **** 
 378              		.loc 1 531 3 view .LVU125
 379              	.LBB12:
 531:Core/Src/main.c **** 
 380              		.loc 1 531 3 view .LVU126
 531:Core/Src/main.c **** 
 381              		.loc 1 531 3 view .LVU127
 382 0018 9A6C     		ldr	r2, [r3, #72]
 383 001a 42F00102 		orr	r2, r2, #1
 384 001e 9A64     		str	r2, [r3, #72]
 531:Core/Src/main.c **** 
 385              		.loc 1 531 3 view .LVU128
 386 0020 9B6C     		ldr	r3, [r3, #72]
 387 0022 03F00103 		and	r3, r3, #1
 388 0026 0193     		str	r3, [sp, #4]
 531:Core/Src/main.c **** 
 389              		.loc 1 531 3 view .LVU129
 390 0028 019B     		ldr	r3, [sp, #4]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 19


 391              	.LBE12:
 531:Core/Src/main.c **** 
 392              		.loc 1 531 3 view .LVU130
 535:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 393              		.loc 1 535 3 view .LVU131
 394 002a 0022     		movs	r2, #0
 395 002c 1146     		mov	r1, r2
 396 002e 0B20     		movs	r0, #11
 397 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 398              	.LVL14:
 536:Core/Src/main.c **** 
 399              		.loc 1 536 3 view .LVU132
 400 0034 0B20     		movs	r0, #11
 401 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 402              	.LVL15:
 538:Core/Src/main.c **** 
 403              		.loc 1 538 1 is_stmt 0 view .LVU133
 404 003a 03B0     		add	sp, sp, #12
 405              		.cfi_def_cfa_offset 4
 406              		@ sp needed
 407 003c 5DF804FB 		ldr	pc, [sp], #4
 408              	.L8:
 409              		.align	2
 410              	.L7:
 411 0040 00100240 		.word	1073876992
 412              		.cfi_endproc
 413              	.LFE333:
 415              		.section	.text.SER_PutChar,"ax",%progbits
 416              		.align	1
 417              		.global	SER_PutChar
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 422              	SER_PutChar:
 423              	.LVL16:
 424              	.LFB324:
  77:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 425              		.loc 1 77 1 is_stmt 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 8
 428              		@ frame_needed = 0, uses_anonymous_args = 0
  77:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 429              		.loc 1 77 1 is_stmt 0 view .LVU135
 430 0000 00B5     		push	{lr}
 431              		.cfi_def_cfa_offset 4
 432              		.cfi_offset 14, -4
 433 0002 83B0     		sub	sp, sp, #12
 434              		.cfi_def_cfa_offset 16
 435 0004 0190     		str	r0, [sp, #4]
  78:Core/Src/main.c ****     return 1;
 436              		.loc 1 78 5 is_stmt 1 view .LVU136
 437 0006 4FF0FF33 		mov	r3, #-1
 438 000a 0122     		movs	r2, #1
 439 000c 01A9     		add	r1, sp, #4
 440 000e 0348     		ldr	r0, .L11
 441              	.LVL17:
  78:Core/Src/main.c ****     return 1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 20


 442              		.loc 1 78 5 is_stmt 0 view .LVU137
 443 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 444              	.LVL18:
  79:Core/Src/main.c **** }
 445              		.loc 1 79 5 is_stmt 1 view .LVU138
  80:Core/Src/main.c **** /* USER CODE END 0 */
 446              		.loc 1 80 1 is_stmt 0 view .LVU139
 447 0014 0120     		movs	r0, #1
 448 0016 03B0     		add	sp, sp, #12
 449              		.cfi_def_cfa_offset 4
 450              		@ sp needed
 451 0018 5DF804FB 		ldr	pc, [sp], #4
 452              	.L12:
 453              		.align	2
 454              	.L11:
 455 001c 00000000 		.word	.LANCHOR0
 456              		.cfi_endproc
 457              	.LFE324:
 459              		.section	.text.Error_Handler,"ax",%progbits
 460              		.align	1
 461              		.global	Error_Handler
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 466              	Error_Handler:
 467              	.LFB335:
 628:Core/Src/main.c **** 
 629:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 630:Core/Src/main.c **** 
 631:Core/Src/main.c **** /* USER CODE END 4 */
 632:Core/Src/main.c **** 
 633:Core/Src/main.c **** /**
 634:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 635:Core/Src/main.c ****   * @retval None
 636:Core/Src/main.c ****   */
 637:Core/Src/main.c **** void Error_Handler(void)
 638:Core/Src/main.c **** {
 468              		.loc 1 638 1 is_stmt 1 view -0
 469              		.cfi_startproc
 470              		@ Volatile: function does not return.
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 639:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 640:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 641:Core/Src/main.c ****   __disable_irq();
 474              		.loc 1 641 3 view .LVU141
 475              	.LBB13:
 476              	.LBI13:
 477              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 21


   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 22


  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 23


 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 24


 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 478              		.loc 2 207 27 view .LVU142
 479              	.LBB14:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 480              		.loc 2 209 3 view .LVU143
 481              		.syntax unified
 482              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 483 0000 72B6     		cpsid i
 484              	@ 0 "" 2
 485              		.thumb
 486              		.syntax unified
 487              	.L14:
 488              	.LBE14:
 489              	.LBE13:
 642:Core/Src/main.c ****   while (1)
 490              		.loc 1 642 3 discriminator 1 view .LVU144
 643:Core/Src/main.c ****   {
 644:Core/Src/main.c ****   }
 491              		.loc 1 644 3 discriminator 1 view .LVU145
 642:Core/Src/main.c ****   while (1)
 492              		.loc 1 642 9 discriminator 1 view .LVU146
 493 0002 FEE7     		b	.L14
 494              		.cfi_endproc
 495              	.LFE335:
 497              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 498              		.align	1
 499              		.syntax unified
 500              		.thumb
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 25


 501              		.thumb_func
 503              	MX_LPUART1_UART_Init:
 504              	.LFB328:
 287:Core/Src/main.c **** 
 505              		.loc 1 287 1 view -0
 506              		.cfi_startproc
 507              		@ args = 0, pretend = 0, frame = 0
 508              		@ frame_needed = 0, uses_anonymous_args = 0
 509 0000 08B5     		push	{r3, lr}
 510              		.cfi_def_cfa_offset 8
 511              		.cfi_offset 3, -8
 512              		.cfi_offset 14, -4
 296:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 513              		.loc 1 296 3 view .LVU148
 296:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 514              		.loc 1 296 21 is_stmt 0 view .LVU149
 515 0002 1548     		ldr	r0, .L25
 516 0004 154B     		ldr	r3, .L25+4
 517 0006 0360     		str	r3, [r0]
 297:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 518              		.loc 1 297 3 is_stmt 1 view .LVU150
 297:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 519              		.loc 1 297 26 is_stmt 0 view .LVU151
 520 0008 4FF4E133 		mov	r3, #115200
 521 000c 4360     		str	r3, [r0, #4]
 298:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 522              		.loc 1 298 3 is_stmt 1 view .LVU152
 298:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 523              		.loc 1 298 28 is_stmt 0 view .LVU153
 524 000e 0023     		movs	r3, #0
 525 0010 8360     		str	r3, [r0, #8]
 299:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 526              		.loc 1 299 3 is_stmt 1 view .LVU154
 299:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 527              		.loc 1 299 26 is_stmt 0 view .LVU155
 528 0012 C360     		str	r3, [r0, #12]
 300:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 529              		.loc 1 300 3 is_stmt 1 view .LVU156
 300:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 530              		.loc 1 300 24 is_stmt 0 view .LVU157
 531 0014 0361     		str	r3, [r0, #16]
 301:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 532              		.loc 1 301 3 is_stmt 1 view .LVU158
 301:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 533              		.loc 1 301 22 is_stmt 0 view .LVU159
 534 0016 0C22     		movs	r2, #12
 535 0018 4261     		str	r2, [r0, #20]
 302:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 536              		.loc 1 302 3 is_stmt 1 view .LVU160
 302:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 537              		.loc 1 302 27 is_stmt 0 view .LVU161
 538 001a 8361     		str	r3, [r0, #24]
 303:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 539              		.loc 1 303 3 is_stmt 1 view .LVU162
 303:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 540              		.loc 1 303 32 is_stmt 0 view .LVU163
 541 001c 0362     		str	r3, [r0, #32]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 26


 304:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 542              		.loc 1 304 3 is_stmt 1 view .LVU164
 304:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 543              		.loc 1 304 32 is_stmt 0 view .LVU165
 544 001e 4362     		str	r3, [r0, #36]
 305:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 545              		.loc 1 305 3 is_stmt 1 view .LVU166
 305:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 546              		.loc 1 305 40 is_stmt 0 view .LVU167
 547 0020 8362     		str	r3, [r0, #40]
 306:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 548              		.loc 1 306 3 is_stmt 1 view .LVU168
 306:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 549              		.loc 1 306 21 is_stmt 0 view .LVU169
 550 0022 4366     		str	r3, [r0, #100]
 307:Core/Src/main.c ****   {
 551              		.loc 1 307 3 is_stmt 1 view .LVU170
 307:Core/Src/main.c ****   {
 552              		.loc 1 307 7 is_stmt 0 view .LVU171
 553 0024 FFF7FEFF 		bl	HAL_UART_Init
 554              	.LVL19:
 307:Core/Src/main.c ****   {
 555              		.loc 1 307 6 view .LVU172
 556 0028 70B9     		cbnz	r0, .L21
 311:Core/Src/main.c ****   {
 557              		.loc 1 311 3 is_stmt 1 view .LVU173
 311:Core/Src/main.c ****   {
 558              		.loc 1 311 7 is_stmt 0 view .LVU174
 559 002a 0021     		movs	r1, #0
 560 002c 0A48     		ldr	r0, .L25
 561 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 562              	.LVL20:
 311:Core/Src/main.c ****   {
 563              		.loc 1 311 6 view .LVU175
 564 0032 58B9     		cbnz	r0, .L22
 315:Core/Src/main.c ****   {
 565              		.loc 1 315 3 is_stmt 1 view .LVU176
 315:Core/Src/main.c ****   {
 566              		.loc 1 315 7 is_stmt 0 view .LVU177
 567 0034 0021     		movs	r1, #0
 568 0036 0848     		ldr	r0, .L25
 569 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 570              	.LVL21:
 315:Core/Src/main.c ****   {
 571              		.loc 1 315 6 view .LVU178
 572 003c 40B9     		cbnz	r0, .L23
 319:Core/Src/main.c ****   {
 573              		.loc 1 319 3 is_stmt 1 view .LVU179
 319:Core/Src/main.c ****   {
 574              		.loc 1 319 7 is_stmt 0 view .LVU180
 575 003e 0648     		ldr	r0, .L25
 576 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 577              	.LVL22:
 319:Core/Src/main.c ****   {
 578              		.loc 1 319 6 view .LVU181
 579 0044 30B9     		cbnz	r0, .L24
 327:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 27


 580              		.loc 1 327 1 view .LVU182
 581 0046 08BD     		pop	{r3, pc}
 582              	.L21:
 309:Core/Src/main.c ****   }
 583              		.loc 1 309 5 is_stmt 1 view .LVU183
 584 0048 FFF7FEFF 		bl	Error_Handler
 585              	.LVL23:
 586              	.L22:
 313:Core/Src/main.c ****   }
 587              		.loc 1 313 5 view .LVU184
 588 004c FFF7FEFF 		bl	Error_Handler
 589              	.LVL24:
 590              	.L23:
 317:Core/Src/main.c ****   }
 591              		.loc 1 317 5 view .LVU185
 592 0050 FFF7FEFF 		bl	Error_Handler
 593              	.LVL25:
 594              	.L24:
 321:Core/Src/main.c ****   }
 595              		.loc 1 321 5 view .LVU186
 596 0054 FFF7FEFF 		bl	Error_Handler
 597              	.LVL26:
 598              	.L26:
 599              		.align	2
 600              	.L25:
 601 0058 00000000 		.word	.LANCHOR0
 602 005c 00800040 		.word	1073774592
 603              		.cfi_endproc
 604              	.LFE328:
 606              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 607              		.align	1
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	MX_USB_OTG_FS_PCD_Init:
 613              	.LFB332:
 495:Core/Src/main.c **** 
 614              		.loc 1 495 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618 0000 08B5     		push	{r3, lr}
 619              		.cfi_def_cfa_offset 8
 620              		.cfi_offset 3, -8
 621              		.cfi_offset 14, -4
 504:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 622              		.loc 1 504 3 view .LVU188
 504:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 623              		.loc 1 504 28 is_stmt 0 view .LVU189
 624 0002 0B48     		ldr	r0, .L31
 625 0004 4FF0A043 		mov	r3, #1342177280
 626 0008 0360     		str	r3, [r0]
 505:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 627              		.loc 1 505 3 is_stmt 1 view .LVU190
 505:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 628              		.loc 1 505 38 is_stmt 0 view .LVU191
 629 000a 0623     		movs	r3, #6
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 28


 630 000c 4360     		str	r3, [r0, #4]
 506:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 631              		.loc 1 506 3 is_stmt 1 view .LVU192
 506:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 632              		.loc 1 506 35 is_stmt 0 view .LVU193
 633 000e 0223     		movs	r3, #2
 634 0010 8361     		str	r3, [r0, #24]
 507:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 635              		.loc 1 507 3 is_stmt 1 view .LVU194
 507:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 636              		.loc 1 507 35 is_stmt 0 view .LVU195
 637 0012 0123     		movs	r3, #1
 638 0014 C361     		str	r3, [r0, #28]
 508:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 639              		.loc 1 508 3 is_stmt 1 view .LVU196
 508:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 640              		.loc 1 508 41 is_stmt 0 view .LVU197
 641 0016 0022     		movs	r2, #0
 642 0018 0262     		str	r2, [r0, #32]
 509:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 643              		.loc 1 509 3 is_stmt 1 view .LVU198
 509:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 644              		.loc 1 509 35 is_stmt 0 view .LVU199
 645 001a 4262     		str	r2, [r0, #36]
 510:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 646              		.loc 1 510 3 is_stmt 1 view .LVU200
 510:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 647              		.loc 1 510 48 is_stmt 0 view .LVU201
 648 001c 8362     		str	r3, [r0, #40]
 511:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 649              		.loc 1 511 3 is_stmt 1 view .LVU202
 511:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 650              		.loc 1 511 42 is_stmt 0 view .LVU203
 651 001e 0263     		str	r2, [r0, #48]
 512:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 652              		.loc 1 512 3 is_stmt 1 view .LVU204
 512:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 653              		.loc 1 512 44 is_stmt 0 view .LVU205
 654 0020 C362     		str	r3, [r0, #44]
 513:Core/Src/main.c ****   {
 655              		.loc 1 513 3 is_stmt 1 view .LVU206
 513:Core/Src/main.c ****   {
 656              		.loc 1 513 7 is_stmt 0 view .LVU207
 657 0022 FFF7FEFF 		bl	HAL_PCD_Init
 658              	.LVL27:
 513:Core/Src/main.c ****   {
 659              		.loc 1 513 6 view .LVU208
 660 0026 00B9     		cbnz	r0, .L30
 521:Core/Src/main.c **** 
 661              		.loc 1 521 1 view .LVU209
 662 0028 08BD     		pop	{r3, pc}
 663              	.L30:
 515:Core/Src/main.c ****   }
 664              		.loc 1 515 5 is_stmt 1 view .LVU210
 665 002a FFF7FEFF 		bl	Error_Handler
 666              	.LVL28:
 667              	.L32:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 29


 668 002e 00BF     		.align	2
 669              	.L31:
 670 0030 00000000 		.word	.LANCHOR1
 671              		.cfi_endproc
 672              	.LFE332:
 674              		.section	.text.MX_TIM4_Init,"ax",%progbits
 675              		.align	1
 676              		.syntax unified
 677              		.thumb
 678              		.thumb_func
 680              	MX_TIM4_Init:
 681              	.LFB331:
 450:Core/Src/main.c **** 
 682              		.loc 1 450 1 view -0
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 32
 685              		@ frame_needed = 0, uses_anonymous_args = 0
 686 0000 00B5     		push	{lr}
 687              		.cfi_def_cfa_offset 4
 688              		.cfi_offset 14, -4
 689 0002 89B0     		sub	sp, sp, #36
 690              		.cfi_def_cfa_offset 40
 456:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 691              		.loc 1 456 3 view .LVU212
 456:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 692              		.loc 1 456 26 is_stmt 0 view .LVU213
 693 0004 0023     		movs	r3, #0
 694 0006 0493     		str	r3, [sp, #16]
 695 0008 0593     		str	r3, [sp, #20]
 696 000a 0693     		str	r3, [sp, #24]
 697 000c 0793     		str	r3, [sp, #28]
 457:Core/Src/main.c **** 
 698              		.loc 1 457 3 is_stmt 1 view .LVU214
 457:Core/Src/main.c **** 
 699              		.loc 1 457 27 is_stmt 0 view .LVU215
 700 000e 0193     		str	r3, [sp, #4]
 701 0010 0293     		str	r3, [sp, #8]
 702 0012 0393     		str	r3, [sp, #12]
 462:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 703              		.loc 1 462 3 is_stmt 1 view .LVU216
 462:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 704              		.loc 1 462 18 is_stmt 0 view .LVU217
 705 0014 1348     		ldr	r0, .L41
 706 0016 144A     		ldr	r2, .L41+4
 707 0018 0260     		str	r2, [r0]
 463:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 708              		.loc 1 463 3 is_stmt 1 view .LVU218
 463:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 709              		.loc 1 463 24 is_stmt 0 view .LVU219
 710 001a 7722     		movs	r2, #119
 711 001c 4260     		str	r2, [r0, #4]
 464:Core/Src/main.c ****   htim4.Init.Period = 65535;
 712              		.loc 1 464 3 is_stmt 1 view .LVU220
 464:Core/Src/main.c ****   htim4.Init.Period = 65535;
 713              		.loc 1 464 26 is_stmt 0 view .LVU221
 714 001e 8360     		str	r3, [r0, #8]
 465:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 30


 715              		.loc 1 465 3 is_stmt 1 view .LVU222
 465:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 716              		.loc 1 465 21 is_stmt 0 view .LVU223
 717 0020 4FF6FF72 		movw	r2, #65535
 718 0024 C260     		str	r2, [r0, #12]
 466:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 719              		.loc 1 466 3 is_stmt 1 view .LVU224
 466:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 720              		.loc 1 466 28 is_stmt 0 view .LVU225
 721 0026 0361     		str	r3, [r0, #16]
 467:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 722              		.loc 1 467 3 is_stmt 1 view .LVU226
 467:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 723              		.loc 1 467 32 is_stmt 0 view .LVU227
 724 0028 8361     		str	r3, [r0, #24]
 468:Core/Src/main.c ****   {
 725              		.loc 1 468 3 is_stmt 1 view .LVU228
 468:Core/Src/main.c ****   {
 726              		.loc 1 468 7 is_stmt 0 view .LVU229
 727 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 728              	.LVL29:
 468:Core/Src/main.c ****   {
 729              		.loc 1 468 6 view .LVU230
 730 002e 90B9     		cbnz	r0, .L38
 472:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 731              		.loc 1 472 3 is_stmt 1 view .LVU231
 472:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 732              		.loc 1 472 34 is_stmt 0 view .LVU232
 733 0030 4FF48053 		mov	r3, #4096
 734 0034 0493     		str	r3, [sp, #16]
 473:Core/Src/main.c ****   {
 735              		.loc 1 473 3 is_stmt 1 view .LVU233
 473:Core/Src/main.c ****   {
 736              		.loc 1 473 7 is_stmt 0 view .LVU234
 737 0036 04A9     		add	r1, sp, #16
 738 0038 0A48     		ldr	r0, .L41
 739 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 740              	.LVL30:
 473:Core/Src/main.c ****   {
 741              		.loc 1 473 6 view .LVU235
 742 003e 60B9     		cbnz	r0, .L39
 477:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 743              		.loc 1 477 3 is_stmt 1 view .LVU236
 477:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 744              		.loc 1 477 37 is_stmt 0 view .LVU237
 745 0040 0023     		movs	r3, #0
 746 0042 0193     		str	r3, [sp, #4]
 478:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 747              		.loc 1 478 3 is_stmt 1 view .LVU238
 478:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 748              		.loc 1 478 33 is_stmt 0 view .LVU239
 749 0044 0393     		str	r3, [sp, #12]
 479:Core/Src/main.c ****   {
 750              		.loc 1 479 3 is_stmt 1 view .LVU240
 479:Core/Src/main.c ****   {
 751              		.loc 1 479 7 is_stmt 0 view .LVU241
 752 0046 01A9     		add	r1, sp, #4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 31


 753 0048 0648     		ldr	r0, .L41
 754 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 755              	.LVL31:
 479:Core/Src/main.c ****   {
 756              		.loc 1 479 6 view .LVU242
 757 004e 30B9     		cbnz	r0, .L40
 487:Core/Src/main.c **** 
 758              		.loc 1 487 1 view .LVU243
 759 0050 09B0     		add	sp, sp, #36
 760              		.cfi_remember_state
 761              		.cfi_def_cfa_offset 4
 762              		@ sp needed
 763 0052 5DF804FB 		ldr	pc, [sp], #4
 764              	.L38:
 765              		.cfi_restore_state
 470:Core/Src/main.c ****   }
 766              		.loc 1 470 5 is_stmt 1 view .LVU244
 767 0056 FFF7FEFF 		bl	Error_Handler
 768              	.LVL32:
 769              	.L39:
 475:Core/Src/main.c ****   }
 770              		.loc 1 475 5 view .LVU245
 771 005a FFF7FEFF 		bl	Error_Handler
 772              	.LVL33:
 773              	.L40:
 481:Core/Src/main.c ****   }
 774              		.loc 1 481 5 view .LVU246
 775 005e FFF7FEFF 		bl	Error_Handler
 776              	.LVL34:
 777              	.L42:
 778 0062 00BF     		.align	2
 779              	.L41:
 780 0064 00000000 		.word	.LANCHOR2
 781 0068 00080040 		.word	1073743872
 782              		.cfi_endproc
 783              	.LFE331:
 785              		.section	.text.MX_UART4_Init,"ax",%progbits
 786              		.align	1
 787              		.syntax unified
 788              		.thumb
 789              		.thumb_func
 791              	MX_UART4_Init:
 792              	.LFB329:
 335:Core/Src/main.c **** 
 793              		.loc 1 335 1 view -0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 0
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797 0000 08B5     		push	{r3, lr}
 798              		.cfi_def_cfa_offset 8
 799              		.cfi_offset 3, -8
 800              		.cfi_offset 14, -4
 344:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 801              		.loc 1 344 3 view .LVU248
 344:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 802              		.loc 1 344 19 is_stmt 0 view .LVU249
 803 0002 1548     		ldr	r0, .L53
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 32


 804 0004 154B     		ldr	r3, .L53+4
 805 0006 0360     		str	r3, [r0]
 345:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 806              		.loc 1 345 3 is_stmt 1 view .LVU250
 345:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 807              		.loc 1 345 24 is_stmt 0 view .LVU251
 808 0008 4FF4E133 		mov	r3, #115200
 809 000c 4360     		str	r3, [r0, #4]
 346:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 810              		.loc 1 346 3 is_stmt 1 view .LVU252
 346:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 811              		.loc 1 346 26 is_stmt 0 view .LVU253
 812 000e 0023     		movs	r3, #0
 813 0010 8360     		str	r3, [r0, #8]
 347:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 814              		.loc 1 347 3 is_stmt 1 view .LVU254
 347:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 815              		.loc 1 347 24 is_stmt 0 view .LVU255
 816 0012 C360     		str	r3, [r0, #12]
 348:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 817              		.loc 1 348 3 is_stmt 1 view .LVU256
 348:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 818              		.loc 1 348 22 is_stmt 0 view .LVU257
 819 0014 0361     		str	r3, [r0, #16]
 349:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 820              		.loc 1 349 3 is_stmt 1 view .LVU258
 349:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 821              		.loc 1 349 20 is_stmt 0 view .LVU259
 822 0016 0C22     		movs	r2, #12
 823 0018 4261     		str	r2, [r0, #20]
 350:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 824              		.loc 1 350 3 is_stmt 1 view .LVU260
 350:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 825              		.loc 1 350 25 is_stmt 0 view .LVU261
 826 001a 8361     		str	r3, [r0, #24]
 351:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 827              		.loc 1 351 3 is_stmt 1 view .LVU262
 351:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 828              		.loc 1 351 28 is_stmt 0 view .LVU263
 829 001c C361     		str	r3, [r0, #28]
 352:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 830              		.loc 1 352 3 is_stmt 1 view .LVU264
 352:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 831              		.loc 1 352 30 is_stmt 0 view .LVU265
 832 001e 0362     		str	r3, [r0, #32]
 353:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 833              		.loc 1 353 3 is_stmt 1 view .LVU266
 353:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 834              		.loc 1 353 30 is_stmt 0 view .LVU267
 835 0020 4362     		str	r3, [r0, #36]
 354:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 836              		.loc 1 354 3 is_stmt 1 view .LVU268
 354:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 837              		.loc 1 354 38 is_stmt 0 view .LVU269
 838 0022 8362     		str	r3, [r0, #40]
 355:Core/Src/main.c ****   {
 839              		.loc 1 355 3 is_stmt 1 view .LVU270
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 33


 355:Core/Src/main.c ****   {
 840              		.loc 1 355 7 is_stmt 0 view .LVU271
 841 0024 FFF7FEFF 		bl	HAL_UART_Init
 842              	.LVL35:
 355:Core/Src/main.c ****   {
 843              		.loc 1 355 6 view .LVU272
 844 0028 70B9     		cbnz	r0, .L49
 359:Core/Src/main.c ****   {
 845              		.loc 1 359 3 is_stmt 1 view .LVU273
 359:Core/Src/main.c ****   {
 846              		.loc 1 359 7 is_stmt 0 view .LVU274
 847 002a 0021     		movs	r1, #0
 848 002c 0A48     		ldr	r0, .L53
 849 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 850              	.LVL36:
 359:Core/Src/main.c ****   {
 851              		.loc 1 359 6 view .LVU275
 852 0032 58B9     		cbnz	r0, .L50
 363:Core/Src/main.c ****   {
 853              		.loc 1 363 3 is_stmt 1 view .LVU276
 363:Core/Src/main.c ****   {
 854              		.loc 1 363 7 is_stmt 0 view .LVU277
 855 0034 0021     		movs	r1, #0
 856 0036 0848     		ldr	r0, .L53
 857 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 858              	.LVL37:
 363:Core/Src/main.c ****   {
 859              		.loc 1 363 6 view .LVU278
 860 003c 40B9     		cbnz	r0, .L51
 367:Core/Src/main.c ****   {
 861              		.loc 1 367 3 is_stmt 1 view .LVU279
 367:Core/Src/main.c ****   {
 862              		.loc 1 367 7 is_stmt 0 view .LVU280
 863 003e 0648     		ldr	r0, .L53
 864 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 865              	.LVL38:
 367:Core/Src/main.c ****   {
 866              		.loc 1 367 6 view .LVU281
 867 0044 30B9     		cbnz	r0, .L52
 375:Core/Src/main.c **** 
 868              		.loc 1 375 1 view .LVU282
 869 0046 08BD     		pop	{r3, pc}
 870              	.L49:
 357:Core/Src/main.c ****   }
 871              		.loc 1 357 5 is_stmt 1 view .LVU283
 872 0048 FFF7FEFF 		bl	Error_Handler
 873              	.LVL39:
 874              	.L50:
 361:Core/Src/main.c ****   }
 875              		.loc 1 361 5 view .LVU284
 876 004c FFF7FEFF 		bl	Error_Handler
 877              	.LVL40:
 878              	.L51:
 365:Core/Src/main.c ****   }
 879              		.loc 1 365 5 view .LVU285
 880 0050 FFF7FEFF 		bl	Error_Handler
 881              	.LVL41:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 34


 882              	.L52:
 369:Core/Src/main.c ****   }
 883              		.loc 1 369 5 view .LVU286
 884 0054 FFF7FEFF 		bl	Error_Handler
 885              	.LVL42:
 886              	.L54:
 887              		.align	2
 888              	.L53:
 889 0058 00000000 		.word	.LANCHOR3
 890 005c 004C0040 		.word	1073761280
 891              		.cfi_endproc
 892              	.LFE329:
 894              		.section	.text.MX_TIM3_Init,"ax",%progbits
 895              		.align	1
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 900              	MX_TIM3_Init:
 901              	.LFB330:
 383:Core/Src/main.c **** 
 902              		.loc 1 383 1 view -0
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 56
 905              		@ frame_needed = 0, uses_anonymous_args = 0
 906 0000 00B5     		push	{lr}
 907              		.cfi_def_cfa_offset 4
 908              		.cfi_offset 14, -4
 909 0002 8FB0     		sub	sp, sp, #60
 910              		.cfi_def_cfa_offset 64
 389:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 911              		.loc 1 389 3 view .LVU288
 389:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 912              		.loc 1 389 26 is_stmt 0 view .LVU289
 913 0004 0023     		movs	r3, #0
 914 0006 0A93     		str	r3, [sp, #40]
 915 0008 0B93     		str	r3, [sp, #44]
 916 000a 0C93     		str	r3, [sp, #48]
 917 000c 0D93     		str	r3, [sp, #52]
 390:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 918              		.loc 1 390 3 is_stmt 1 view .LVU290
 390:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 919              		.loc 1 390 27 is_stmt 0 view .LVU291
 920 000e 0793     		str	r3, [sp, #28]
 921 0010 0893     		str	r3, [sp, #32]
 922 0012 0993     		str	r3, [sp, #36]
 391:Core/Src/main.c **** 
 923              		.loc 1 391 3 is_stmt 1 view .LVU292
 391:Core/Src/main.c **** 
 924              		.loc 1 391 22 is_stmt 0 view .LVU293
 925 0014 0093     		str	r3, [sp]
 926 0016 0193     		str	r3, [sp, #4]
 927 0018 0293     		str	r3, [sp, #8]
 928 001a 0393     		str	r3, [sp, #12]
 929 001c 0493     		str	r3, [sp, #16]
 930 001e 0593     		str	r3, [sp, #20]
 931 0020 0693     		str	r3, [sp, #24]
 396:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 35


 932              		.loc 1 396 3 is_stmt 1 view .LVU294
 396:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 933              		.loc 1 396 18 is_stmt 0 view .LVU295
 934 0022 2648     		ldr	r0, .L71
 935 0024 264A     		ldr	r2, .L71+4
 936 0026 0260     		str	r2, [r0]
 397:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 937              		.loc 1 397 3 is_stmt 1 view .LVU296
 397:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 938              		.loc 1 397 24 is_stmt 0 view .LVU297
 939 0028 7722     		movs	r2, #119
 940 002a 4260     		str	r2, [r0, #4]
 398:Core/Src/main.c ****   htim3.Init.Period = 99;
 941              		.loc 1 398 3 is_stmt 1 view .LVU298
 398:Core/Src/main.c ****   htim3.Init.Period = 99;
 942              		.loc 1 398 26 is_stmt 0 view .LVU299
 943 002c 8360     		str	r3, [r0, #8]
 399:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 944              		.loc 1 399 3 is_stmt 1 view .LVU300
 399:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 945              		.loc 1 399 21 is_stmt 0 view .LVU301
 946 002e 6322     		movs	r2, #99
 947 0030 C260     		str	r2, [r0, #12]
 400:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 948              		.loc 1 400 3 is_stmt 1 view .LVU302
 400:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 949              		.loc 1 400 28 is_stmt 0 view .LVU303
 950 0032 0361     		str	r3, [r0, #16]
 401:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 951              		.loc 1 401 3 is_stmt 1 view .LVU304
 401:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 952              		.loc 1 401 32 is_stmt 0 view .LVU305
 953 0034 8361     		str	r3, [r0, #24]
 402:Core/Src/main.c ****   {
 954              		.loc 1 402 3 is_stmt 1 view .LVU306
 402:Core/Src/main.c ****   {
 955              		.loc 1 402 7 is_stmt 0 view .LVU307
 956 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 957              	.LVL43:
 402:Core/Src/main.c ****   {
 958              		.loc 1 402 6 view .LVU308
 959 003a 0028     		cmp	r0, #0
 960 003c 30D1     		bne	.L64
 406:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 961              		.loc 1 406 3 is_stmt 1 view .LVU309
 406:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 962              		.loc 1 406 34 is_stmt 0 view .LVU310
 963 003e 4FF48053 		mov	r3, #4096
 964 0042 0A93     		str	r3, [sp, #40]
 407:Core/Src/main.c ****   {
 965              		.loc 1 407 3 is_stmt 1 view .LVU311
 407:Core/Src/main.c ****   {
 966              		.loc 1 407 7 is_stmt 0 view .LVU312
 967 0044 0AA9     		add	r1, sp, #40
 968 0046 1D48     		ldr	r0, .L71
 969 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 970              	.LVL44:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 36


 407:Core/Src/main.c ****   {
 971              		.loc 1 407 6 view .LVU313
 972 004c 50BB     		cbnz	r0, .L65
 411:Core/Src/main.c ****   {
 973              		.loc 1 411 3 is_stmt 1 view .LVU314
 411:Core/Src/main.c ****   {
 974              		.loc 1 411 7 is_stmt 0 view .LVU315
 975 004e 1B48     		ldr	r0, .L71
 976 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 977              	.LVL45:
 411:Core/Src/main.c ****   {
 978              		.loc 1 411 6 view .LVU316
 979 0054 40BB     		cbnz	r0, .L66
 415:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 980              		.loc 1 415 3 is_stmt 1 view .LVU317
 415:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 981              		.loc 1 415 37 is_stmt 0 view .LVU318
 982 0056 0023     		movs	r3, #0
 983 0058 0793     		str	r3, [sp, #28]
 416:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 984              		.loc 1 416 3 is_stmt 1 view .LVU319
 416:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 985              		.loc 1 416 33 is_stmt 0 view .LVU320
 986 005a 0993     		str	r3, [sp, #36]
 417:Core/Src/main.c ****   {
 987              		.loc 1 417 3 is_stmt 1 view .LVU321
 417:Core/Src/main.c ****   {
 988              		.loc 1 417 7 is_stmt 0 view .LVU322
 989 005c 07A9     		add	r1, sp, #28
 990 005e 1748     		ldr	r0, .L71
 991 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 992              	.LVL46:
 417:Core/Src/main.c ****   {
 993              		.loc 1 417 6 view .LVU323
 994 0064 10BB     		cbnz	r0, .L67
 421:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 995              		.loc 1 421 3 is_stmt 1 view .LVU324
 421:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 996              		.loc 1 421 20 is_stmt 0 view .LVU325
 997 0066 6023     		movs	r3, #96
 998 0068 0093     		str	r3, [sp]
 422:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 999              		.loc 1 422 3 is_stmt 1 view .LVU326
 422:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1000              		.loc 1 422 19 is_stmt 0 view .LVU327
 1001 006a 0022     		movs	r2, #0
 1002 006c 0192     		str	r2, [sp, #4]
 423:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1003              		.loc 1 423 3 is_stmt 1 view .LVU328
 423:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1004              		.loc 1 423 24 is_stmt 0 view .LVU329
 1005 006e 0292     		str	r2, [sp, #8]
 424:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1006              		.loc 1 424 3 is_stmt 1 view .LVU330
 424:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1007              		.loc 1 424 24 is_stmt 0 view .LVU331
 1008 0070 0492     		str	r2, [sp, #16]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 37


 425:Core/Src/main.c ****   {
 1009              		.loc 1 425 3 is_stmt 1 view .LVU332
 425:Core/Src/main.c ****   {
 1010              		.loc 1 425 7 is_stmt 0 view .LVU333
 1011 0072 6946     		mov	r1, sp
 1012 0074 1148     		ldr	r0, .L71
 1013 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1014              	.LVL47:
 425:Core/Src/main.c ****   {
 1015              		.loc 1 425 6 view .LVU334
 1016 007a C8B9     		cbnz	r0, .L68
 429:Core/Src/main.c ****   {
 1017              		.loc 1 429 3 is_stmt 1 view .LVU335
 429:Core/Src/main.c ****   {
 1018              		.loc 1 429 7 is_stmt 0 view .LVU336
 1019 007c 0422     		movs	r2, #4
 1020 007e 6946     		mov	r1, sp
 1021 0080 0E48     		ldr	r0, .L71
 1022 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1023              	.LVL48:
 429:Core/Src/main.c ****   {
 1024              		.loc 1 429 6 view .LVU337
 1025 0086 A8B9     		cbnz	r0, .L69
 433:Core/Src/main.c ****   {
 1026              		.loc 1 433 3 is_stmt 1 view .LVU338
 433:Core/Src/main.c ****   {
 1027              		.loc 1 433 7 is_stmt 0 view .LVU339
 1028 0088 0822     		movs	r2, #8
 1029 008a 6946     		mov	r1, sp
 1030 008c 0B48     		ldr	r0, .L71
 1031 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1032              	.LVL49:
 433:Core/Src/main.c ****   {
 1033              		.loc 1 433 6 view .LVU340
 1034 0092 88B9     		cbnz	r0, .L70
 440:Core/Src/main.c **** 
 1035              		.loc 1 440 3 is_stmt 1 view .LVU341
 1036 0094 0948     		ldr	r0, .L71
 1037 0096 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1038              	.LVL50:
 442:Core/Src/main.c **** 
 1039              		.loc 1 442 1 is_stmt 0 view .LVU342
 1040 009a 0FB0     		add	sp, sp, #60
 1041              		.cfi_remember_state
 1042              		.cfi_def_cfa_offset 4
 1043              		@ sp needed
 1044 009c 5DF804FB 		ldr	pc, [sp], #4
 1045              	.L64:
 1046              		.cfi_restore_state
 404:Core/Src/main.c ****   }
 1047              		.loc 1 404 5 is_stmt 1 view .LVU343
 1048 00a0 FFF7FEFF 		bl	Error_Handler
 1049              	.LVL51:
 1050              	.L65:
 409:Core/Src/main.c ****   }
 1051              		.loc 1 409 5 view .LVU344
 1052 00a4 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 38


 1053              	.LVL52:
 1054              	.L66:
 413:Core/Src/main.c ****   }
 1055              		.loc 1 413 5 view .LVU345
 1056 00a8 FFF7FEFF 		bl	Error_Handler
 1057              	.LVL53:
 1058              	.L67:
 419:Core/Src/main.c ****   }
 1059              		.loc 1 419 5 view .LVU346
 1060 00ac FFF7FEFF 		bl	Error_Handler
 1061              	.LVL54:
 1062              	.L68:
 427:Core/Src/main.c ****   }
 1063              		.loc 1 427 5 view .LVU347
 1064 00b0 FFF7FEFF 		bl	Error_Handler
 1065              	.LVL55:
 1066              	.L69:
 431:Core/Src/main.c ****   }
 1067              		.loc 1 431 5 view .LVU348
 1068 00b4 FFF7FEFF 		bl	Error_Handler
 1069              	.LVL56:
 1070              	.L70:
 435:Core/Src/main.c ****   }
 1071              		.loc 1 435 5 view .LVU349
 1072 00b8 FFF7FEFF 		bl	Error_Handler
 1073              	.LVL57:
 1074              	.L72:
 1075              		.align	2
 1076              	.L71:
 1077 00bc 00000000 		.word	.LANCHOR4
 1078 00c0 00040040 		.word	1073742848
 1079              		.cfi_endproc
 1080              	.LFE330:
 1082              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1083              		.align	1
 1084              		.syntax unified
 1085              		.thumb
 1086              		.thumb_func
 1088              	MX_ADC1_Init:
 1089              	.LFB327:
 197:Core/Src/main.c **** 
 1090              		.loc 1 197 1 view -0
 1091              		.cfi_startproc
 1092              		@ args = 0, pretend = 0, frame = 40
 1093              		@ frame_needed = 0, uses_anonymous_args = 0
 1094 0000 00B5     		push	{lr}
 1095              		.cfi_def_cfa_offset 4
 1096              		.cfi_offset 14, -4
 1097 0002 8BB0     		sub	sp, sp, #44
 1098              		.cfi_def_cfa_offset 48
 203:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1099              		.loc 1 203 3 view .LVU351
 203:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1100              		.loc 1 203 24 is_stmt 0 view .LVU352
 1101 0004 0023     		movs	r3, #0
 1102 0006 0793     		str	r3, [sp, #28]
 1103 0008 0893     		str	r3, [sp, #32]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 39


 1104 000a 0993     		str	r3, [sp, #36]
 204:Core/Src/main.c **** 
 1105              		.loc 1 204 3 is_stmt 1 view .LVU353
 204:Core/Src/main.c **** 
 1106              		.loc 1 204 26 is_stmt 0 view .LVU354
 1107 000c 0193     		str	r3, [sp, #4]
 1108 000e 0293     		str	r3, [sp, #8]
 1109 0010 0393     		str	r3, [sp, #12]
 1110 0012 0493     		str	r3, [sp, #16]
 1111 0014 0593     		str	r3, [sp, #20]
 1112 0016 0693     		str	r3, [sp, #24]
 212:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1113              		.loc 1 212 3 is_stmt 1 view .LVU355
 212:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1114              		.loc 1 212 18 is_stmt 0 view .LVU356
 1115 0018 2C48     		ldr	r0, .L85
 1116 001a 2D4A     		ldr	r2, .L85+4
 1117 001c 0260     		str	r2, [r0]
 213:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1118              		.loc 1 213 3 is_stmt 1 view .LVU357
 213:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1119              		.loc 1 213 29 is_stmt 0 view .LVU358
 1120 001e 4360     		str	r3, [r0, #4]
 214:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1121              		.loc 1 214 3 is_stmt 1 view .LVU359
 214:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1122              		.loc 1 214 25 is_stmt 0 view .LVU360
 1123 0020 8360     		str	r3, [r0, #8]
 215:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1124              		.loc 1 215 3 is_stmt 1 view .LVU361
 215:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1125              		.loc 1 215 24 is_stmt 0 view .LVU362
 1126 0022 C360     		str	r3, [r0, #12]
 216:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1127              		.loc 1 216 3 is_stmt 1 view .LVU363
 216:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1128              		.loc 1 216 27 is_stmt 0 view .LVU364
 1129 0024 0122     		movs	r2, #1
 1130 0026 0261     		str	r2, [r0, #16]
 217:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1131              		.loc 1 217 3 is_stmt 1 view .LVU365
 217:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1132              		.loc 1 217 27 is_stmt 0 view .LVU366
 1133 0028 0421     		movs	r1, #4
 1134 002a 4161     		str	r1, [r0, #20]
 218:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1135              		.loc 1 218 3 is_stmt 1 view .LVU367
 218:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1136              		.loc 1 218 31 is_stmt 0 view .LVU368
 1137 002c 0376     		strb	r3, [r0, #24]
 219:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1138              		.loc 1 219 3 is_stmt 1 view .LVU369
 219:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1139              		.loc 1 219 33 is_stmt 0 view .LVU370
 1140 002e 4276     		strb	r2, [r0, #25]
 220:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1141              		.loc 1 220 3 is_stmt 1 view .LVU371
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 40


 220:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1142              		.loc 1 220 30 is_stmt 0 view .LVU372
 1143 0030 0321     		movs	r1, #3
 1144 0032 C161     		str	r1, [r0, #28]
 221:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1145              		.loc 1 221 3 is_stmt 1 view .LVU373
 221:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1146              		.loc 1 221 36 is_stmt 0 view .LVU374
 1147 0034 80F82030 		strb	r3, [r0, #32]
 222:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1148              		.loc 1 222 3 is_stmt 1 view .LVU375
 222:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1149              		.loc 1 222 31 is_stmt 0 view .LVU376
 1150 0038 8362     		str	r3, [r0, #40]
 223:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1151              		.loc 1 223 3 is_stmt 1 view .LVU377
 223:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1152              		.loc 1 223 35 is_stmt 0 view .LVU378
 1153 003a C362     		str	r3, [r0, #44]
 224:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1154              		.loc 1 224 3 is_stmt 1 view .LVU379
 224:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1155              		.loc 1 224 36 is_stmt 0 view .LVU380
 1156 003c 80F83020 		strb	r2, [r0, #48]
 225:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1157              		.loc 1 225 3 is_stmt 1 view .LVU381
 225:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1158              		.loc 1 225 22 is_stmt 0 view .LVU382
 1159 0040 4363     		str	r3, [r0, #52]
 226:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1160              		.loc 1 226 3 is_stmt 1 view .LVU383
 226:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1161              		.loc 1 226 31 is_stmt 0 view .LVU384
 1162 0042 80F83820 		strb	r2, [r0, #56]
 227:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1163              		.loc 1 227 3 is_stmt 1 view .LVU385
 227:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1164              		.loc 1 227 33 is_stmt 0 view .LVU386
 1165 0046 0C21     		movs	r1, #12
 1166 0048 C163     		str	r1, [r0, #60]
 228:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1167              		.loc 1 228 3 is_stmt 1 view .LVU387
 228:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1168              		.loc 1 228 41 is_stmt 0 view .LVU388
 1169 004a 0364     		str	r3, [r0, #64]
 229:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1170              		.loc 1 229 3 is_stmt 1 view .LVU389
 229:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1171              		.loc 1 229 41 is_stmt 0 view .LVU390
 1172 004c 4364     		str	r3, [r0, #68]
 230:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1173              		.loc 1 230 3 is_stmt 1 view .LVU391
 230:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1174              		.loc 1 230 49 is_stmt 0 view .LVU392
 1175 004e 8264     		str	r2, [r0, #72]
 231:Core/Src/main.c ****   {
 1176              		.loc 1 231 3 is_stmt 1 view .LVU393
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 41


 231:Core/Src/main.c ****   {
 1177              		.loc 1 231 7 is_stmt 0 view .LVU394
 1178 0050 FFF7FEFF 		bl	HAL_ADC_Init
 1179              	.LVL58:
 231:Core/Src/main.c ****   {
 1180              		.loc 1 231 6 view .LVU395
 1181 0054 0028     		cmp	r0, #0
 1182 0056 2ED1     		bne	.L80
 238:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1183              		.loc 1 238 3 is_stmt 1 view .LVU396
 238:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1184              		.loc 1 238 18 is_stmt 0 view .LVU397
 1185 0058 0023     		movs	r3, #0
 1186 005a 0793     		str	r3, [sp, #28]
 239:Core/Src/main.c ****   {
 1187              		.loc 1 239 3 is_stmt 1 view .LVU398
 239:Core/Src/main.c ****   {
 1188              		.loc 1 239 7 is_stmt 0 view .LVU399
 1189 005c 07A9     		add	r1, sp, #28
 1190 005e 1B48     		ldr	r0, .L85
 1191 0060 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1192              	.LVL59:
 239:Core/Src/main.c ****   {
 1193              		.loc 1 239 6 view .LVU400
 1194 0064 48BB     		cbnz	r0, .L81
 246:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1195              		.loc 1 246 3 is_stmt 1 view .LVU401
 246:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1196              		.loc 1 246 19 is_stmt 0 view .LVU402
 1197 0066 1B4B     		ldr	r3, .L85+8
 1198 0068 0193     		str	r3, [sp, #4]
 247:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 1199              		.loc 1 247 3 is_stmt 1 view .LVU403
 247:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 1200              		.loc 1 247 16 is_stmt 0 view .LVU404
 1201 006a 0623     		movs	r3, #6
 1202 006c 0293     		str	r3, [sp, #8]
 248:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1203              		.loc 1 248 3 is_stmt 1 view .LVU405
 248:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1204              		.loc 1 248 24 is_stmt 0 view .LVU406
 1205 006e 0023     		movs	r3, #0
 1206 0070 0393     		str	r3, [sp, #12]
 249:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1207              		.loc 1 249 3 is_stmt 1 view .LVU407
 249:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1208              		.loc 1 249 22 is_stmt 0 view .LVU408
 1209 0072 7F22     		movs	r2, #127
 1210 0074 0492     		str	r2, [sp, #16]
 250:Core/Src/main.c ****   sConfig.Offset = 0;
 1211              		.loc 1 250 3 is_stmt 1 view .LVU409
 250:Core/Src/main.c ****   sConfig.Offset = 0;
 1212              		.loc 1 250 24 is_stmt 0 view .LVU410
 1213 0076 0422     		movs	r2, #4
 1214 0078 0592     		str	r2, [sp, #20]
 251:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1215              		.loc 1 251 3 is_stmt 1 view .LVU411
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 42


 251:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1216              		.loc 1 251 18 is_stmt 0 view .LVU412
 1217 007a 0693     		str	r3, [sp, #24]
 252:Core/Src/main.c ****   {
 1218              		.loc 1 252 3 is_stmt 1 view .LVU413
 252:Core/Src/main.c ****   {
 1219              		.loc 1 252 7 is_stmt 0 view .LVU414
 1220 007c 0DEB0201 		add	r1, sp, r2
 1221 0080 1248     		ldr	r0, .L85
 1222 0082 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1223              	.LVL60:
 252:Core/Src/main.c ****   {
 1224              		.loc 1 252 6 view .LVU415
 1225 0086 D0B9     		cbnz	r0, .L82
 259:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1226              		.loc 1 259 3 is_stmt 1 view .LVU416
 259:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1227              		.loc 1 259 19 is_stmt 0 view .LVU417
 1228 0088 134B     		ldr	r3, .L85+12
 1229 008a 0193     		str	r3, [sp, #4]
 260:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1230              		.loc 1 260 3 is_stmt 1 view .LVU418
 260:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1231              		.loc 1 260 16 is_stmt 0 view .LVU419
 1232 008c 0C23     		movs	r3, #12
 1233 008e 0293     		str	r3, [sp, #8]
 261:Core/Src/main.c ****   {
 1234              		.loc 1 261 3 is_stmt 1 view .LVU420
 261:Core/Src/main.c ****   {
 1235              		.loc 1 261 7 is_stmt 0 view .LVU421
 1236 0090 01A9     		add	r1, sp, #4
 1237 0092 0E48     		ldr	r0, .L85
 1238 0094 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1239              	.LVL61:
 261:Core/Src/main.c ****   {
 1240              		.loc 1 261 6 view .LVU422
 1241 0098 98B9     		cbnz	r0, .L83
 268:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1242              		.loc 1 268 3 is_stmt 1 view .LVU423
 268:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1243              		.loc 1 268 19 is_stmt 0 view .LVU424
 1244 009a 104B     		ldr	r3, .L85+16
 1245 009c 0193     		str	r3, [sp, #4]
 269:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1246              		.loc 1 269 3 is_stmt 1 view .LVU425
 269:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1247              		.loc 1 269 16 is_stmt 0 view .LVU426
 1248 009e 1223     		movs	r3, #18
 1249 00a0 0293     		str	r3, [sp, #8]
 270:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1250              		.loc 1 270 3 is_stmt 1 view .LVU427
 270:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1251              		.loc 1 270 24 is_stmt 0 view .LVU428
 1252 00a2 0623     		movs	r3, #6
 1253 00a4 0393     		str	r3, [sp, #12]
 271:Core/Src/main.c ****   {
 1254              		.loc 1 271 3 is_stmt 1 view .LVU429
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 43


 271:Core/Src/main.c ****   {
 1255              		.loc 1 271 7 is_stmt 0 view .LVU430
 1256 00a6 01A9     		add	r1, sp, #4
 1257 00a8 0848     		ldr	r0, .L85
 1258 00aa FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1259              	.LVL62:
 271:Core/Src/main.c ****   {
 1260              		.loc 1 271 6 view .LVU431
 1261 00ae 50B9     		cbnz	r0, .L84
 279:Core/Src/main.c **** 
 1262              		.loc 1 279 1 view .LVU432
 1263 00b0 0BB0     		add	sp, sp, #44
 1264              		.cfi_remember_state
 1265              		.cfi_def_cfa_offset 4
 1266              		@ sp needed
 1267 00b2 5DF804FB 		ldr	pc, [sp], #4
 1268              	.L80:
 1269              		.cfi_restore_state
 233:Core/Src/main.c ****   }
 1270              		.loc 1 233 5 is_stmt 1 view .LVU433
 1271 00b6 FFF7FEFF 		bl	Error_Handler
 1272              	.LVL63:
 1273              	.L81:
 241:Core/Src/main.c ****   }
 1274              		.loc 1 241 5 view .LVU434
 1275 00ba FFF7FEFF 		bl	Error_Handler
 1276              	.LVL64:
 1277              	.L82:
 254:Core/Src/main.c ****   }
 1278              		.loc 1 254 5 view .LVU435
 1279 00be FFF7FEFF 		bl	Error_Handler
 1280              	.LVL65:
 1281              	.L83:
 263:Core/Src/main.c ****   }
 1282              		.loc 1 263 5 view .LVU436
 1283 00c2 FFF7FEFF 		bl	Error_Handler
 1284              	.LVL66:
 1285              	.L84:
 273:Core/Src/main.c ****   }
 1286              		.loc 1 273 5 view .LVU437
 1287 00c6 FFF7FEFF 		bl	Error_Handler
 1288              	.LVL67:
 1289              	.L86:
 1290 00ca 00BF     		.align	2
 1291              	.L85:
 1292 00cc 00000000 		.word	.LANCHOR5
 1293 00d0 00000450 		.word	1342439424
 1294 00d4 02003004 		.word	70254594
 1295 00d8 04006008 		.word	140509188
 1296 00dc 000052C7 		.word	-950927360
 1297              		.cfi_endproc
 1298              	.LFE327:
 1300              		.section	.text.SystemClock_Config,"ax",%progbits
 1301              		.align	1
 1302              		.global	SystemClock_Config
 1303              		.syntax unified
 1304              		.thumb
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 44


 1305              		.thumb_func
 1307              	SystemClock_Config:
 1308              	.LFB326:
 145:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1309              		.loc 1 145 1 view -0
 1310              		.cfi_startproc
 1311              		@ args = 0, pretend = 0, frame = 96
 1312              		@ frame_needed = 0, uses_anonymous_args = 0
 1313 0000 00B5     		push	{lr}
 1314              		.cfi_def_cfa_offset 4
 1315              		.cfi_offset 14, -4
 1316 0002 99B0     		sub	sp, sp, #100
 1317              		.cfi_def_cfa_offset 104
 146:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1318              		.loc 1 146 3 view .LVU439
 146:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1319              		.loc 1 146 22 is_stmt 0 view .LVU440
 1320 0004 4822     		movs	r2, #72
 1321 0006 0021     		movs	r1, #0
 1322 0008 06A8     		add	r0, sp, #24
 1323 000a FFF7FEFF 		bl	memset
 1324              	.LVL68:
 147:Core/Src/main.c **** 
 1325              		.loc 1 147 3 is_stmt 1 view .LVU441
 147:Core/Src/main.c **** 
 1326              		.loc 1 147 22 is_stmt 0 view .LVU442
 1327 000e 0020     		movs	r0, #0
 1328 0010 0190     		str	r0, [sp, #4]
 1329 0012 0290     		str	r0, [sp, #8]
 1330 0014 0390     		str	r0, [sp, #12]
 1331 0016 0490     		str	r0, [sp, #16]
 1332 0018 0590     		str	r0, [sp, #20]
 151:Core/Src/main.c ****   {
 1333              		.loc 1 151 3 is_stmt 1 view .LVU443
 151:Core/Src/main.c ****   {
 1334              		.loc 1 151 7 is_stmt 0 view .LVU444
 1335 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1336              	.LVL69:
 151:Core/Src/main.c ****   {
 1337              		.loc 1 151 6 view .LVU445
 1338 001e 28BB     		cbnz	r0, .L92
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1339              		.loc 1 159 3 is_stmt 1 view .LVU446
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1340              		.loc 1 159 36 is_stmt 0 view .LVU447
 1341 0020 3023     		movs	r3, #48
 1342 0022 0693     		str	r3, [sp, #24]
 160:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1343              		.loc 1 160 3 is_stmt 1 view .LVU448
 160:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1344              		.loc 1 160 32 is_stmt 0 view .LVU449
 1345 0024 0122     		movs	r2, #1
 1346 0026 1092     		str	r2, [sp, #64]
 161:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1347              		.loc 1 161 3 is_stmt 1 view .LVU450
 161:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1348              		.loc 1 161 30 is_stmt 0 view .LVU451
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 45


 1349 0028 0D92     		str	r2, [sp, #52]
 162:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1350              		.loc 1 162 3 is_stmt 1 view .LVU452
 162:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1351              		.loc 1 162 41 is_stmt 0 view .LVU453
 1352 002a 0023     		movs	r3, #0
 1353 002c 0E93     		str	r3, [sp, #56]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1354              		.loc 1 163 3 is_stmt 1 view .LVU454
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1355              		.loc 1 163 35 is_stmt 0 view .LVU455
 1356 002e 6023     		movs	r3, #96
 1357 0030 0F93     		str	r3, [sp, #60]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1358              		.loc 1 164 3 is_stmt 1 view .LVU456
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1359              		.loc 1 164 34 is_stmt 0 view .LVU457
 1360 0032 0223     		movs	r3, #2
 1361 0034 1193     		str	r3, [sp, #68]
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1362              		.loc 1 165 3 is_stmt 1 view .LVU458
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1363              		.loc 1 165 35 is_stmt 0 view .LVU459
 1364 0036 1292     		str	r2, [sp, #72]
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1365              		.loc 1 166 3 is_stmt 1 view .LVU460
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1366              		.loc 1 166 30 is_stmt 0 view .LVU461
 1367 0038 1392     		str	r2, [sp, #76]
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1368              		.loc 1 167 3 is_stmt 1 view .LVU462
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1369              		.loc 1 167 30 is_stmt 0 view .LVU463
 1370 003a 3C22     		movs	r2, #60
 1371 003c 1492     		str	r2, [sp, #80]
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1372              		.loc 1 168 3 is_stmt 1 view .LVU464
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1373              		.loc 1 168 30 is_stmt 0 view .LVU465
 1374 003e 1593     		str	r3, [sp, #84]
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1375              		.loc 1 169 3 is_stmt 1 view .LVU466
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1376              		.loc 1 169 30 is_stmt 0 view .LVU467
 1377 0040 1693     		str	r3, [sp, #88]
 170:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1378              		.loc 1 170 3 is_stmt 1 view .LVU468
 170:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1379              		.loc 1 170 30 is_stmt 0 view .LVU469
 1380 0042 1793     		str	r3, [sp, #92]
 171:Core/Src/main.c ****   {
 1381              		.loc 1 171 3 is_stmt 1 view .LVU470
 171:Core/Src/main.c ****   {
 1382              		.loc 1 171 7 is_stmt 0 view .LVU471
 1383 0044 06A8     		add	r0, sp, #24
 1384 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1385              	.LVL70:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 46


 171:Core/Src/main.c ****   {
 1386              		.loc 1 171 6 view .LVU472
 1387 004a 88B9     		cbnz	r0, .L93
 178:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1388              		.loc 1 178 3 is_stmt 1 view .LVU473
 178:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1389              		.loc 1 178 31 is_stmt 0 view .LVU474
 1390 004c 0F23     		movs	r3, #15
 1391 004e 0193     		str	r3, [sp, #4]
 180:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1392              		.loc 1 180 3 is_stmt 1 view .LVU475
 180:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1393              		.loc 1 180 34 is_stmt 0 view .LVU476
 1394 0050 0323     		movs	r3, #3
 1395 0052 0293     		str	r3, [sp, #8]
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1396              		.loc 1 181 3 is_stmt 1 view .LVU477
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1397              		.loc 1 181 35 is_stmt 0 view .LVU478
 1398 0054 0023     		movs	r3, #0
 1399 0056 0393     		str	r3, [sp, #12]
 182:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1400              		.loc 1 182 3 is_stmt 1 view .LVU479
 182:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1401              		.loc 1 182 36 is_stmt 0 view .LVU480
 1402 0058 0493     		str	r3, [sp, #16]
 183:Core/Src/main.c **** 
 1403              		.loc 1 183 3 is_stmt 1 view .LVU481
 183:Core/Src/main.c **** 
 1404              		.loc 1 183 36 is_stmt 0 view .LVU482
 1405 005a 0593     		str	r3, [sp, #20]
 185:Core/Src/main.c ****   {
 1406              		.loc 1 185 3 is_stmt 1 view .LVU483
 185:Core/Src/main.c ****   {
 1407              		.loc 1 185 7 is_stmt 0 view .LVU484
 1408 005c 0521     		movs	r1, #5
 1409 005e 01A8     		add	r0, sp, #4
 1410 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1411              	.LVL71:
 185:Core/Src/main.c ****   {
 1412              		.loc 1 185 6 view .LVU485
 1413 0064 30B9     		cbnz	r0, .L94
 189:Core/Src/main.c **** 
 1414              		.loc 1 189 1 view .LVU486
 1415 0066 19B0     		add	sp, sp, #100
 1416              		.cfi_remember_state
 1417              		.cfi_def_cfa_offset 4
 1418              		@ sp needed
 1419 0068 5DF804FB 		ldr	pc, [sp], #4
 1420              	.L92:
 1421              		.cfi_restore_state
 153:Core/Src/main.c ****   }
 1422              		.loc 1 153 5 is_stmt 1 view .LVU487
 1423 006c FFF7FEFF 		bl	Error_Handler
 1424              	.LVL72:
 1425              	.L93:
 173:Core/Src/main.c ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 47


 1426              		.loc 1 173 5 view .LVU488
 1427 0070 FFF7FEFF 		bl	Error_Handler
 1428              	.LVL73:
 1429              	.L94:
 187:Core/Src/main.c ****   }
 1430              		.loc 1 187 5 view .LVU489
 1431 0074 FFF7FEFF 		bl	Error_Handler
 1432              	.LVL74:
 1433              		.cfi_endproc
 1434              	.LFE326:
 1436              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1437              		.align	2
 1438              	.LC0:
 1439 0000 74656D70 		.ascii	"temp: %f\015\012\000"
 1439      3A202566 
 1439      0D0A00
 1440              		.section	.text.main,"ax",%progbits
 1441              		.align	1
 1442              		.global	main
 1443              		.syntax unified
 1444              		.thumb
 1445              		.thumb_func
 1447              	main:
 1448              	.LFB325:
  88:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1449              		.loc 1 88 1 view -0
 1450              		.cfi_startproc
 1451              		@ Volatile: function does not return.
 1452              		@ args = 0, pretend = 0, frame = 40
 1453              		@ frame_needed = 0, uses_anonymous_args = 0
 1454 0000 00B5     		push	{lr}
 1455              		.cfi_def_cfa_offset 4
 1456              		.cfi_offset 14, -4
 1457 0002 8BB0     		sub	sp, sp, #44
 1458              		.cfi_def_cfa_offset 48
  96:Core/Src/main.c **** 
 1459              		.loc 1 96 3 view .LVU491
 1460 0004 FFF7FEFF 		bl	HAL_Init
 1461              	.LVL75:
 103:Core/Src/main.c **** 
 1462              		.loc 1 103 3 view .LVU492
 1463 0008 FFF7FEFF 		bl	SystemClock_Config
 1464              	.LVL76:
 110:Core/Src/main.c ****   MX_DMA_Init();
 1465              		.loc 1 110 3 view .LVU493
 1466 000c FFF7FEFF 		bl	MX_GPIO_Init
 1467              	.LVL77:
 111:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 1468              		.loc 1 111 3 view .LVU494
 1469 0010 FFF7FEFF 		bl	MX_DMA_Init
 1470              	.LVL78:
 112:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1471              		.loc 1 112 3 view .LVU495
 1472 0014 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 1473              	.LVL79:
 113:Core/Src/main.c ****   MX_TIM4_Init();
 1474              		.loc 1 113 3 view .LVU496
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 48


 1475 0018 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1476              	.LVL80:
 114:Core/Src/main.c ****   MX_UART4_Init();
 1477              		.loc 1 114 3 view .LVU497
 1478 001c FFF7FEFF 		bl	MX_TIM4_Init
 1479              	.LVL81:
 115:Core/Src/main.c ****   MX_TIM3_Init();
 1480              		.loc 1 115 3 view .LVU498
 1481 0020 FFF7FEFF 		bl	MX_UART4_Init
 1482              	.LVL82:
 116:Core/Src/main.c ****   MX_ADC1_Init();
 1483              		.loc 1 116 3 view .LVU499
 1484 0024 FFF7FEFF 		bl	MX_TIM3_Init
 1485              	.LVL83:
 117:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1486              		.loc 1 117 3 view .LVU500
 1487 0028 FFF7FEFF 		bl	MX_ADC1_Init
 1488              	.LVL84:
 119:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 1489              		.loc 1 119 3 view .LVU501
 1490 002c 154C     		ldr	r4, .L98
 1491 002e 0021     		movs	r1, #0
 1492 0030 2046     		mov	r0, r4
 1493 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1494              	.LVL85:
 120:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 1495              		.loc 1 120 3 view .LVU502
 1496 0036 0421     		movs	r1, #4
 1497 0038 2046     		mov	r0, r4
 1498 003a FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1499              	.LVL86:
 121:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 1500              		.loc 1 121 3 view .LVU503
 1501 003e 0821     		movs	r1, #8
 1502 0040 2046     		mov	r0, r4
 1503 0042 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1504              	.LVL87:
 122:Core/Src/main.c ****   /* USER CODE END 2 */
 1505              		.loc 1 122 3 view .LVU504
 1506 0046 0322     		movs	r2, #3
 1507 0048 0F49     		ldr	r1, .L98+4
 1508 004a 1048     		ldr	r0, .L98+8
 1509 004c FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1510              	.LVL88:
 1511              	.L96:
 127:Core/Src/main.c ****   {
 1512              		.loc 1 127 3 discriminator 1 view .LVU505
 1513              	.LBB15:
 129:Core/Src/main.c ****     sprintf(buffer, "temp: %f\r\n", (GetTemperature(ADC_HOT_END, value[2])));
 1514              		.loc 1 129 5 discriminator 1 view .LVU506
 130:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 1515              		.loc 1 130 5 discriminator 1 view .LVU507
 1516 0050 0D4B     		ldr	r3, .L98+4
 1517 0052 1989     		ldrh	r1, [r3, #8]
 1518 0054 0120     		movs	r0, #1
 1519 0056 FFF7FEFF 		bl	GetTemperature
 1520              	.LVL89:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 49


 1521 005a 53EC102B 		vmov	r2, r3, d0
 1522 005e 0C49     		ldr	r1, .L98+12
 1523 0060 6846     		mov	r0, sp
 1524 0062 FFF7FEFF 		bl	sprintf
 1525              	.LVL90:
 131:Core/Src/main.c ****     HAL_Delay(200);
 1526              		.loc 1 131 5 discriminator 1 view .LVU508
 131:Core/Src/main.c ****     HAL_Delay(200);
 1527              		.loc 1 131 52 is_stmt 0 discriminator 1 view .LVU509
 1528 0066 6846     		mov	r0, sp
 1529 0068 FFF7FEFF 		bl	strlen
 1530              	.LVL91:
 131:Core/Src/main.c ****     HAL_Delay(200);
 1531              		.loc 1 131 5 discriminator 1 view .LVU510
 1532 006c 4FF0FF33 		mov	r3, #-1
 1533 0070 82B2     		uxth	r2, r0
 1534 0072 6946     		mov	r1, sp
 1535 0074 0748     		ldr	r0, .L98+16
 1536 0076 FFF7FEFF 		bl	HAL_UART_Transmit
 1537              	.LVL92:
 132:Core/Src/main.c ****     /* USER CODE END WHILE */
 1538              		.loc 1 132 5 is_stmt 1 discriminator 1 view .LVU511
 1539 007a C820     		movs	r0, #200
 1540 007c FFF7FEFF 		bl	HAL_Delay
 1541              	.LVL93:
 1542              	.LBE15:
 127:Core/Src/main.c ****   {
 1543              		.loc 1 127 9 discriminator 1 view .LVU512
 1544 0080 E6E7     		b	.L96
 1545              	.L99:
 1546 0082 00BF     		.align	2
 1547              	.L98:
 1548 0084 00000000 		.word	.LANCHOR4
 1549 0088 00000000 		.word	.LANCHOR6
 1550 008c 00000000 		.word	.LANCHOR5
 1551 0090 00000000 		.word	.LC0
 1552 0094 00000000 		.word	.LANCHOR0
 1553              		.cfi_endproc
 1554              	.LFE325:
 1556              		.global	value
 1557              		.global	hpcd_USB_OTG_FS
 1558              		.global	htim4
 1559              		.global	htim3
 1560              		.global	huart4
 1561              		.global	hlpuart1
 1562              		.global	hdma_adc1
 1563              		.global	hadc1
 1564              		.section	.bss.hadc1,"aw",%nobits
 1565              		.align	2
 1566              		.set	.LANCHOR5,. + 0
 1569              	hadc1:
 1570 0000 00000000 		.space	104
 1570      00000000 
 1570      00000000 
 1570      00000000 
 1570      00000000 
 1571              		.section	.bss.hdma_adc1,"aw",%nobits
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 50


 1572              		.align	2
 1575              	hdma_adc1:
 1576 0000 00000000 		.space	96
 1576      00000000 
 1576      00000000 
 1576      00000000 
 1576      00000000 
 1577              		.section	.bss.hlpuart1,"aw",%nobits
 1578              		.align	2
 1579              		.set	.LANCHOR0,. + 0
 1582              	hlpuart1:
 1583 0000 00000000 		.space	144
 1583      00000000 
 1583      00000000 
 1583      00000000 
 1583      00000000 
 1584              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1585              		.align	2
 1586              		.set	.LANCHOR1,. + 0
 1589              	hpcd_USB_OTG_FS:
 1590 0000 00000000 		.space	1292
 1590      00000000 
 1590      00000000 
 1590      00000000 
 1590      00000000 
 1591              		.section	.bss.htim3,"aw",%nobits
 1592              		.align	2
 1593              		.set	.LANCHOR4,. + 0
 1596              	htim3:
 1597 0000 00000000 		.space	76
 1597      00000000 
 1597      00000000 
 1597      00000000 
 1597      00000000 
 1598              		.section	.bss.htim4,"aw",%nobits
 1599              		.align	2
 1600              		.set	.LANCHOR2,. + 0
 1603              	htim4:
 1604 0000 00000000 		.space	76
 1604      00000000 
 1604      00000000 
 1604      00000000 
 1604      00000000 
 1605              		.section	.bss.huart4,"aw",%nobits
 1606              		.align	2
 1607              		.set	.LANCHOR3,. + 0
 1610              	huart4:
 1611 0000 00000000 		.space	144
 1611      00000000 
 1611      00000000 
 1611      00000000 
 1611      00000000 
 1612              		.section	.bss.value,"aw",%nobits
 1613              		.align	2
 1614              		.set	.LANCHOR6,. + 0
 1617              	value:
 1618 0000 00000000 		.space	12
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 51


 1618      00000000 
 1618      00000000 
 1619              		.text
 1620              	.Letext0:
 1621              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1622              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1623              		.file 5 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1624              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1625              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1626              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1627              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1628              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1629              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1630              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h"
 1631              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1632              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1633              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1634              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1635              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1636              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 1637              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1638              		.file 20 "Core/Inc/main.h"
 1639              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1640              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1641              		.file 23 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 1642              		.file 24 "Core/Inc/Functions.h"
 1643              		.file 25 "<built-in>"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:20     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:337    .text.MX_GPIO_Init:0000000000000178 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:346    .text.MX_DMA_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:351    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:411    .text.MX_DMA_Init:0000000000000040 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:416    .text.SER_PutChar:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:422    .text.SER_PutChar:0000000000000000 SER_PutChar
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:455    .text.SER_PutChar:000000000000001c $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:460    .text.Error_Handler:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:466    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:498    .text.MX_LPUART1_UART_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:503    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:601    .text.MX_LPUART1_UART_Init:0000000000000058 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:607    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:612    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:670    .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:675    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:680    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:780    .text.MX_TIM4_Init:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:786    .text.MX_UART4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:791    .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:889    .text.MX_UART4_Init:0000000000000058 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:895    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:900    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1077   .text.MX_TIM3_Init:00000000000000bc $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1083   .text.MX_ADC1_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1088   .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1292   .text.MX_ADC1_Init:00000000000000cc $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1301   .text.SystemClock_Config:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1307   .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1437   .rodata.main.str1.4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1441   .text.main:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1447   .text.main:0000000000000000 main
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1548   .text.main:0000000000000084 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1617   .bss.value:0000000000000000 value
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1589   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1603   .bss.htim4:0000000000000000 htim4
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1596   .bss.htim3:0000000000000000 htim3
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1610   .bss.huart4:0000000000000000 huart4
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1582   .bss.hlpuart1:0000000000000000 hlpuart1
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1575   .bss.hdma_adc1:0000000000000000 hdma_adc1
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1569   .bss.hadc1:0000000000000000 hadc1
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1565   .bss.hadc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1572   .bss.hdma_adc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1578   .bss.hlpuart1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1585   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1592   .bss.htim3:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1599   .bss.htim4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1606   .bss.huart4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s:1613   .bss.value:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_PWREx_EnableVddIO2
HAL_GPIO_WritePin
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccRgYLlY.s 			page 53


HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_ADC_Start_DMA
GetTemperature
sprintf
strlen
HAL_Delay
