

================================================================
== Vitis HLS Report for 'cp_insertion_Pipeline_data_out'
================================================================
* Date:           Sat Feb 28 13:05:15 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cp_insertion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.259 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |     1026|     1026|  3.417 us|  3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_out  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      61|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      17|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      17|     146|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U29  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_4_1_1_U30   |sparsemux_9_2_4_1_1   |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  40|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_229_p2         |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_223_p2        |      icmp|   0|  0|  19|          11|          12|
    |s_last_fu_261_p2           |      icmp|   0|  0|  18|          11|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  61|          36|          27|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   11|         22|
    |i_fu_90                  |   9|          2|   11|         22|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_90                  |  11|   0|   11|          0|
    |s_last_reg_376           |   1|   0|    1|          0|
    |trunc_ln79_reg_330       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_data_out|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_data_out|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_data_out|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_data_out|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_data_out|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_data_out|  return value|
|out_stream_TREADY    |   in|    1|        axis|             out_stream_V_data_V|       pointer|
|out_stream_TDATA     |  out|   32|        axis|             out_stream_V_data_V|       pointer|
|buf_data_address0    |  out|    8|   ap_memory|                        buf_data|         array|
|buf_data_ce0         |  out|    1|   ap_memory|                        buf_data|         array|
|buf_data_q0          |   in|   32|   ap_memory|                        buf_data|         array|
|buf_data_1_address0  |  out|    8|   ap_memory|                      buf_data_1|         array|
|buf_data_1_ce0       |  out|    1|   ap_memory|                      buf_data_1|         array|
|buf_data_1_q0        |   in|   32|   ap_memory|                      buf_data_1|         array|
|buf_data_2_address0  |  out|    8|   ap_memory|                      buf_data_2|         array|
|buf_data_2_ce0       |  out|    1|   ap_memory|                      buf_data_2|         array|
|buf_data_2_q0        |   in|   32|   ap_memory|                      buf_data_2|         array|
|buf_data_3_address0  |  out|    8|   ap_memory|                      buf_data_3|         array|
|buf_data_3_ce0       |  out|    1|   ap_memory|                      buf_data_3|         array|
|buf_data_3_q0        |   in|   32|   ap_memory|                      buf_data_3|         array|
|buf_strb_address0    |  out|    8|   ap_memory|                        buf_strb|         array|
|buf_strb_ce0         |  out|    1|   ap_memory|                        buf_strb|         array|
|buf_strb_q0          |   in|    4|   ap_memory|                        buf_strb|         array|
|buf_strb_1_address0  |  out|    8|   ap_memory|                      buf_strb_1|         array|
|buf_strb_1_ce0       |  out|    1|   ap_memory|                      buf_strb_1|         array|
|buf_strb_1_q0        |   in|    4|   ap_memory|                      buf_strb_1|         array|
|buf_strb_2_address0  |  out|    8|   ap_memory|                      buf_strb_2|         array|
|buf_strb_2_ce0       |  out|    1|   ap_memory|                      buf_strb_2|         array|
|buf_strb_2_q0        |   in|    4|   ap_memory|                      buf_strb_2|         array|
|buf_strb_3_address0  |  out|    8|   ap_memory|                      buf_strb_3|         array|
|buf_strb_3_ce0       |  out|    1|   ap_memory|                      buf_strb_3|         array|
|buf_strb_3_q0        |   in|    4|   ap_memory|                      buf_strb_3|         array|
|out_stream_TVALID    |  out|    1|        axis|             out_stream_V_last_V|       pointer|
|out_stream_TLAST     |  out|    1|        axis|             out_stream_V_last_V|       pointer|
|out_stream_TKEEP     |  out|    4|        axis|             out_stream_V_keep_V|       pointer|
|out_stream_TSTRB     |  out|    4|        axis|             out_stream_V_strb_V|       pointer|
+---------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cp_insertion.cpp:79]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 0, i1 %out_stream_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 0, i11 %i" [cp_insertion.cpp:79]   --->   Operation 11 'store' 'store_ln79' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body17"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [cp_insertion.cpp:79]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%icmp_ln79 = icmp_eq  i11 %i_1, i11 1024" [cp_insertion.cpp:79]   --->   Operation 14 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%add_ln79 = add i11 %i_1, i11 1" [cp_insertion.cpp:79]   --->   Operation 15 'add' 'add_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.body17.split, void %for.end28.exitStub" [cp_insertion.cpp:79]   --->   Operation 16 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i11 %i_1" [cp_insertion.cpp:79]   --->   Operation 17 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_1, i32 2, i32 9" [cp_insertion.cpp:79]   --->   Operation 18 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %lshr_ln1" [cp_insertion.cpp:79]   --->   Operation 19 'zext' 'zext_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_data_addr = getelementptr i32 %buf_data, i64 0, i64 %zext_ln79" [cp_insertion.cpp:82]   --->   Operation 20 'getelementptr' 'buf_data_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_data_1_addr = getelementptr i32 %buf_data_1, i64 0, i64 %zext_ln79" [cp_insertion.cpp:82]   --->   Operation 21 'getelementptr' 'buf_data_1_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_data_2_addr = getelementptr i32 %buf_data_2, i64 0, i64 %zext_ln79" [cp_insertion.cpp:82]   --->   Operation 22 'getelementptr' 'buf_data_2_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_data_3_addr = getelementptr i32 %buf_data_3, i64 0, i64 %zext_ln79" [cp_insertion.cpp:82]   --->   Operation 23 'getelementptr' 'buf_data_3_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_strb_addr = getelementptr i4 %buf_strb, i64 0, i64 %zext_ln79" [cp_insertion.cpp:82]   --->   Operation 24 'getelementptr' 'buf_strb_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_strb_1_addr = getelementptr i4 %buf_strb_1, i64 0, i64 %zext_ln79" [cp_insertion.cpp:82]   --->   Operation 25 'getelementptr' 'buf_strb_1_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_strb_2_addr = getelementptr i4 %buf_strb_2, i64 0, i64 %zext_ln79" [cp_insertion.cpp:82]   --->   Operation 26 'getelementptr' 'buf_strb_2_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_strb_3_addr = getelementptr i4 %buf_strb_3, i64 0, i64 %zext_ln79" [cp_insertion.cpp:82]   --->   Operation 27 'getelementptr' 'buf_strb_3_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%buf_data_load = load i8 %buf_data_addr" [cp_insertion.cpp:82]   --->   Operation 28 'load' 'buf_data_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%buf_data_1_load = load i8 %buf_data_1_addr" [cp_insertion.cpp:82]   --->   Operation 29 'load' 'buf_data_1_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%buf_data_2_load = load i8 %buf_data_2_addr" [cp_insertion.cpp:82]   --->   Operation 30 'load' 'buf_data_2_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%buf_data_3_load = load i8 %buf_data_3_addr" [cp_insertion.cpp:82]   --->   Operation 31 'load' 'buf_data_3_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%buf_strb_load = load i8 %buf_strb_addr" [cp_insertion.cpp:82]   --->   Operation 32 'load' 'buf_strb_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%buf_strb_1_load = load i8 %buf_strb_1_addr" [cp_insertion.cpp:82]   --->   Operation 33 'load' 'buf_strb_1_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%buf_strb_2_load = load i8 %buf_strb_2_addr" [cp_insertion.cpp:82]   --->   Operation 34 'load' 'buf_strb_2_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%buf_strb_3_load = load i8 %buf_strb_3_addr" [cp_insertion.cpp:82]   --->   Operation 35 'load' 'buf_strb_3_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%s_last = icmp_eq  i11 %i_1, i11 1023" [cp_insertion.cpp:83]   --->   Operation 36 'icmp' 's_last' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 %add_ln79, i11 %i" [cp_insertion.cpp:79]   --->   Operation 37 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cp_insertion.cpp:81]   --->   Operation 38 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [cp_insertion.cpp:79]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [cp_insertion.cpp:79]   --->   Operation 40 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%buf_data_load = load i8 %buf_data_addr" [cp_insertion.cpp:82]   --->   Operation 41 'load' 'buf_data_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%buf_data_1_load = load i8 %buf_data_1_addr" [cp_insertion.cpp:82]   --->   Operation 42 'load' 'buf_data_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%buf_data_2_load = load i8 %buf_data_2_addr" [cp_insertion.cpp:82]   --->   Operation 43 'load' 'buf_data_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%buf_data_3_load = load i8 %buf_data_3_addr" [cp_insertion.cpp:82]   --->   Operation 44 'load' 'buf_data_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/1] (0.52ns)   --->   "%s_data = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %buf_data_load, i2 1, i32 %buf_data_1_load, i2 2, i32 %buf_data_2_load, i2 3, i32 %buf_data_3_load, i32 0, i2 %trunc_ln79" [cp_insertion.cpp:82]   --->   Operation 45 'sparsemux' 's_data' <Predicate = true> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%buf_strb_load = load i8 %buf_strb_addr" [cp_insertion.cpp:82]   --->   Operation 46 'load' 'buf_strb_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%buf_strb_1_load = load i8 %buf_strb_1_addr" [cp_insertion.cpp:82]   --->   Operation 47 'load' 'buf_strb_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%buf_strb_2_load = load i8 %buf_strb_2_addr" [cp_insertion.cpp:82]   --->   Operation 48 'load' 'buf_strb_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%buf_strb_3_load = load i8 %buf_strb_3_addr" [cp_insertion.cpp:82]   --->   Operation 49 'load' 'buf_strb_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/1] (0.52ns)   --->   "%s_strb = sparsemux i4 @_ssdm_op_SparseMux.ap_auto.4i4.i4.i2, i2 0, i4 %buf_strb_load, i2 1, i4 %buf_strb_1_load, i2 2, i4 %buf_strb_2_load, i2 3, i4 %buf_strb_3_load, i4 0, i2 %trunc_ln79" [cp_insertion.cpp:82]   --->   Operation 50 'sparsemux' 's_strb' <Predicate = true> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.49ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i32 %s_data, i4 15, i4 %s_strb, i1 %s_last" [cp_insertion.cpp:85]   --->   Operation 51 'write' 'write_ln85' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body17" [cp_insertion.cpp:79]   --->   Operation 52 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_strb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_strb_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_strb_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_strb_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
store_ln79              (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
i_1                     (load               ) [ 000]
icmp_ln79               (icmp               ) [ 010]
add_ln79                (add                ) [ 000]
br_ln79                 (br                 ) [ 000]
trunc_ln79              (trunc              ) [ 011]
lshr_ln1                (partselect         ) [ 000]
zext_ln79               (zext               ) [ 000]
buf_data_addr           (getelementptr      ) [ 011]
buf_data_1_addr         (getelementptr      ) [ 011]
buf_data_2_addr         (getelementptr      ) [ 011]
buf_data_3_addr         (getelementptr      ) [ 011]
buf_strb_addr           (getelementptr      ) [ 011]
buf_strb_1_addr         (getelementptr      ) [ 011]
buf_strb_2_addr         (getelementptr      ) [ 011]
buf_strb_3_addr         (getelementptr      ) [ 011]
s_last                  (icmp               ) [ 011]
store_ln79              (store              ) [ 000]
specpipeline_ln81       (specpipeline       ) [ 000]
speclooptripcount_ln79  (speclooptripcount  ) [ 000]
specloopname_ln79       (specloopname       ) [ 000]
buf_data_load           (load               ) [ 000]
buf_data_1_load         (load               ) [ 000]
buf_data_2_load         (load               ) [ 000]
buf_data_3_load         (load               ) [ 000]
s_data                  (sparsemux          ) [ 000]
buf_strb_load           (load               ) [ 000]
buf_strb_1_load         (load               ) [ 000]
buf_strb_2_load         (load               ) [ 000]
buf_strb_3_load         (load               ) [ 000]
s_strb                  (sparsemux          ) [ 000]
write_ln85              (write              ) [ 000]
br_ln79                 (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_data_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_data_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_strb">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_strb_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_strb_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_strb_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln85_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="0" index="3" bw="4" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="0"/>
<pin id="101" dir="0" index="6" bw="1" slack="0"/>
<pin id="102" dir="0" index="7" bw="4" slack="0"/>
<pin id="103" dir="0" index="8" bw="1" slack="1"/>
<pin id="104" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln85/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buf_data_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_data_1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_1_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="buf_data_2_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_2_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buf_data_3_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_3_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buf_strb_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buf_strb_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_1_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buf_strb_2_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_2_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buf_strb_3_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_3_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_data_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_data_1_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_data_2_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_data_3_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_strb_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_strb_1_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_strb_2_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_strb_3_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln79_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="11" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln79_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="11" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln79_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln79_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="lshr_ln1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="11" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="0" index="3" bw="5" slack="0"/>
<pin id="244" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln79_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="s_last_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="11" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="s_last/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln79_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="11" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="s_data_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="2" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="2" slack="0"/>
<pin id="277" dir="0" index="4" bw="32" slack="0"/>
<pin id="278" dir="0" index="5" bw="2" slack="0"/>
<pin id="279" dir="0" index="6" bw="32" slack="0"/>
<pin id="280" dir="0" index="7" bw="2" slack="0"/>
<pin id="281" dir="0" index="8" bw="32" slack="0"/>
<pin id="282" dir="0" index="9" bw="32" slack="0"/>
<pin id="283" dir="0" index="10" bw="2" slack="1"/>
<pin id="284" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="s_data/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="s_strb_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="0" index="3" bw="2" slack="0"/>
<pin id="301" dir="0" index="4" bw="4" slack="0"/>
<pin id="302" dir="0" index="5" bw="2" slack="0"/>
<pin id="303" dir="0" index="6" bw="4" slack="0"/>
<pin id="304" dir="0" index="7" bw="2" slack="0"/>
<pin id="305" dir="0" index="8" bw="4" slack="0"/>
<pin id="306" dir="0" index="9" bw="4" slack="0"/>
<pin id="307" dir="0" index="10" bw="2" slack="1"/>
<pin id="308" dir="1" index="11" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="s_strb/2 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="330" class="1005" name="trunc_ln79_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="1"/>
<pin id="332" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln79 "/>
</bind>
</comp>

<comp id="336" class="1005" name="buf_data_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="buf_data_1_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_1_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="buf_data_2_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_2_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="buf_data_3_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_3_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="buf_strb_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_strb_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="buf_strb_1_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_strb_1_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="buf_strb_2_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_strb_2_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="buf_strb_3_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_strb_3_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="s_last_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="s_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="86" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="110"><net_src comp="88" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="56" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="56" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="56" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="56" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="111" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="118" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="125" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="132" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="139" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="146" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="153" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="160" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="220" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="220" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="239" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="256"><net_src comp="249" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="260"><net_src comp="249" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="265"><net_src comp="220" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="229" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="286"><net_src comp="72" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="287"><net_src comp="167" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="289"><net_src comp="173" pin="3"/><net_sink comp="272" pin=4"/></net>

<net id="290"><net_src comp="76" pin="0"/><net_sink comp="272" pin=5"/></net>

<net id="291"><net_src comp="179" pin="3"/><net_sink comp="272" pin=6"/></net>

<net id="292"><net_src comp="78" pin="0"/><net_sink comp="272" pin=7"/></net>

<net id="293"><net_src comp="185" pin="3"/><net_sink comp="272" pin=8"/></net>

<net id="294"><net_src comp="80" pin="0"/><net_sink comp="272" pin=9"/></net>

<net id="295"><net_src comp="272" pin="11"/><net_sink comp="94" pin=5"/></net>

<net id="309"><net_src comp="82" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="311"><net_src comp="191" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="312"><net_src comp="74" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="313"><net_src comp="197" pin="3"/><net_sink comp="296" pin=4"/></net>

<net id="314"><net_src comp="76" pin="0"/><net_sink comp="296" pin=5"/></net>

<net id="315"><net_src comp="203" pin="3"/><net_sink comp="296" pin=6"/></net>

<net id="316"><net_src comp="78" pin="0"/><net_sink comp="296" pin=7"/></net>

<net id="317"><net_src comp="209" pin="3"/><net_sink comp="296" pin=8"/></net>

<net id="318"><net_src comp="84" pin="0"/><net_sink comp="296" pin=9"/></net>

<net id="319"><net_src comp="296" pin="11"/><net_sink comp="94" pin=7"/></net>

<net id="323"><net_src comp="90" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="333"><net_src comp="235" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="272" pin=10"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="296" pin=10"/></net>

<net id="339"><net_src comp="111" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="344"><net_src comp="118" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="349"><net_src comp="125" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="354"><net_src comp="132" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="359"><net_src comp="139" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="364"><net_src comp="146" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="369"><net_src comp="153" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="374"><net_src comp="160" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="379"><net_src comp="261" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="94" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {2 }
	Port: out_stream_V_keep_V | {2 }
	Port: out_stream_V_strb_V | {2 }
	Port: out_stream_V_last_V | {2 }
 - Input state : 
	Port: cp_insertion_Pipeline_data_out : buf_data | {1 2 }
	Port: cp_insertion_Pipeline_data_out : buf_data_1 | {1 2 }
	Port: cp_insertion_Pipeline_data_out : buf_data_2 | {1 2 }
	Port: cp_insertion_Pipeline_data_out : buf_data_3 | {1 2 }
	Port: cp_insertion_Pipeline_data_out : buf_strb | {1 2 }
	Port: cp_insertion_Pipeline_data_out : buf_strb_1 | {1 2 }
	Port: cp_insertion_Pipeline_data_out : buf_strb_2 | {1 2 }
	Port: cp_insertion_Pipeline_data_out : buf_strb_3 | {1 2 }
	Port: cp_insertion_Pipeline_data_out : out_stream_V_data_V | {}
	Port: cp_insertion_Pipeline_data_out : out_stream_V_keep_V | {}
	Port: cp_insertion_Pipeline_data_out : out_stream_V_strb_V | {}
	Port: cp_insertion_Pipeline_data_out : out_stream_V_last_V | {}
  - Chain level:
	State 1
		store_ln79 : 1
		i_1 : 1
		icmp_ln79 : 2
		add_ln79 : 2
		br_ln79 : 3
		trunc_ln79 : 2
		lshr_ln1 : 2
		zext_ln79 : 3
		buf_data_addr : 4
		buf_data_1_addr : 4
		buf_data_2_addr : 4
		buf_data_3_addr : 4
		buf_strb_addr : 4
		buf_strb_1_addr : 4
		buf_strb_2_addr : 4
		buf_strb_3_addr : 4
		buf_data_load : 5
		buf_data_1_load : 5
		buf_data_2_load : 5
		buf_data_3_load : 5
		buf_strb_load : 5
		buf_strb_1_load : 5
		buf_strb_2_load : 5
		buf_strb_3_load : 5
		s_last : 2
		store_ln79 : 3
	State 2
		s_data : 1
		s_strb : 1
		write_ln85 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
| sparsemux|      s_data_fu_272     |    0    |    20   |
|          |      s_strb_fu_296     |    0    |    20   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln79_fu_223    |    0    |    18   |
|          |      s_last_fu_261     |    0    |    18   |
|----------|------------------------|---------|---------|
|    add   |     add_ln79_fu_229    |    0    |    18   |
|----------|------------------------|---------|---------|
|   write  | write_ln85_write_fu_94 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln79_fu_235   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     lshr_ln1_fu_239    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln79_fu_249    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    94   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|buf_data_1_addr_reg_341|    8   |
|buf_data_2_addr_reg_346|    8   |
|buf_data_3_addr_reg_351|    8   |
| buf_data_addr_reg_336 |    8   |
|buf_strb_1_addr_reg_361|    8   |
|buf_strb_2_addr_reg_366|    8   |
|buf_strb_3_addr_reg_371|    8   |
| buf_strb_addr_reg_356 |    8   |
|       i_reg_320       |   11   |
|     s_last_reg_376    |    1   |
|   trunc_ln79_reg_330  |    2   |
+-----------------------+--------+
|         Total         |   78   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_167 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_173 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_179 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_185 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_191 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_197 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_203 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_209 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   128  ||  3.416  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   94   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   72   |
|  Register |    -   |   78   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   78   |   166  |
+-----------+--------+--------+--------+
