{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559768641903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559768641909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 00:04:01 2019 " "Processing started: Thu Jun 06 00:04:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559768641909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768641909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768641909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559768642755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oscill-BEH " "Found design unit 1: Oscill-BEH" {  } { { "Oscill.vhd" "" { Text "D:/My_Designs/Diplom/Oscill.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655622 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscill " "Found entity 1: Oscill" {  } { { "Oscill.vhd" "" { Text "D:/My_Designs/Diplom/Oscill.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen-BEH " "Found design unit 1: gen-BEH" {  } { { "gen.vhd" "" { Text "D:/My_Designs/Diplom/gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655625 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.vhd" "" { Text "D:/My_Designs/Diplom/gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-BEH " "Found design unit 1: Timer-BEH" {  } { { "Timer.vhd" "" { Text "D:/My_Designs/Diplom/Timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "D:/My_Designs/Diplom/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-BEH " "Found design unit 1: Main-BEH" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "ADD.vhd" "" { Text "D:/My_Designs/Diplom/ADD.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655636 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "D:/My_Designs/Diplom/ADD.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shll-SYN " "Found design unit 1: shll-SYN" {  } { { "SHLL.vhd" "" { Text "D:/My_Designs/Diplom/SHLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655639 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLL " "Found entity 1: SHLL" {  } { { "SHLL.vhd" "" { Text "D:/My_Designs/Diplom/SHLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMSERIAL-BEH " "Found design unit 1: ROMSERIAL-BEH" {  } { { "ROMSERIAL.vhd" "" { Text "D:/My_Designs/Diplom/ROMSERIAL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655642 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMSERIAL " "Found entity 1: ROMSERIAL" {  } { { "ROMSERIAL.vhd" "" { Text "D:/My_Designs/Diplom/ROMSERIAL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "D:/My_Designs/Diplom/ROM1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655645 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "D:/My_Designs/Diplom/ROM1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "D:/My_Designs/Diplom/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655649 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/My_Designs/Diplom/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartRX-SYN " "Found design unit 1: uartRX-SYN" {  } { { "uartRX.vhd" "" { Text "D:/My_Designs/Diplom/uartRX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655652 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "uartRX.vhd" "" { Text "D:/My_Designs/Diplom/uartRX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_altfp_mult_trn-RTL " "Found design unit 1: MUL_altfp_mult_trn-RTL" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655704 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mul-RTL " "Found design unit 2: mul-RTL" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655704 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_altfp_mult_trn " "Found entity 1: MUL_altfp_mult_trn" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655704 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUL " "Found entity 2: MUL" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_int_to_float.vhd 20 10 " "Found 20 design units, including 10 entities, in source file conv_int_to_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_rvf-RTL " "Found design unit 1: CONV_INT_TO_FLOAT_altbarrel_shift_rvf-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL " "Found design unit 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL " "Found design unit 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL " "Found design unit 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL " "Found design unit 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL " "Found design unit 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL " "Found design unit 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL " "Found design unit 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_j1n-RTL " "Found design unit 9: CONV_INT_TO_FLOAT_altfp_convert_j1n-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 conv_int_to_float-RTL " "Found design unit 10: conv_int_to_float-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_rvf " "Found entity 1: CONV_INT_TO_FLOAT_altbarrel_shift_rvf" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7 " "Found entity 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8 " "Found entity 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_ENTITY_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7 " "Found entity 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_ENTITY_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8 " "Found entity 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_ENTITY_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7 " "Found entity 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_ENTITY_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8 " "Found entity 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_ENTITY_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6 " "Found entity 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_ENTITY_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_j1n " "Found entity 9: CONV_INT_TO_FLOAT_altfp_convert_j1n" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""} { "Info" "ISGN_ENTITY_NAME" "10 CONV_INT_TO_FLOAT " "Found entity 10: CONV_INT_TO_FLOAT" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDSUB_altbarrel_shift_35e-RTL " "Found design unit 1: ADDSUB_altbarrel_shift_35e-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADDSUB_altbarrel_shift_olb-RTL " "Found design unit 2: ADDSUB_altbarrel_shift_olb-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ADDSUB_altpriority_encoder_3e8-RTL " "Found design unit 3: ADDSUB_altpriority_encoder_3e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ADDSUB_altpriority_encoder_6e8-RTL " "Found design unit 4: ADDSUB_altpriority_encoder_6e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ADDSUB_altpriority_encoder_be8-RTL " "Found design unit 5: ADDSUB_altpriority_encoder_be8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ADDSUB_altpriority_encoder_3v7-RTL " "Found design unit 6: ADDSUB_altpriority_encoder_3v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ADDSUB_altpriority_encoder_6v7-RTL " "Found design unit 7: ADDSUB_altpriority_encoder_6v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ADDSUB_altpriority_encoder_bv7-RTL " "Found design unit 8: ADDSUB_altpriority_encoder_bv7-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ADDSUB_altpriority_encoder_r08-RTL " "Found design unit 9: ADDSUB_altpriority_encoder_r08-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ADDSUB_altpriority_encoder_rf8-RTL " "Found design unit 10: ADDSUB_altpriority_encoder_rf8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ADDSUB_altpriority_encoder_qb6-RTL " "Found design unit 11: ADDSUB_altpriority_encoder_qb6-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ADDSUB_altpriority_encoder_nh8-RTL " "Found design unit 12: ADDSUB_altpriority_encoder_nh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ADDSUB_altpriority_encoder_qh8-RTL " "Found design unit 13: ADDSUB_altpriority_encoder_qh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ADDSUB_altpriority_encoder_vh8-RTL " "Found design unit 14: ADDSUB_altpriority_encoder_vh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ADDSUB_altpriority_encoder_fj8-RTL " "Found design unit 15: ADDSUB_altpriority_encoder_fj8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDSUB_altpriority_encoder_n28-RTL " "Found design unit 16: ADDSUB_altpriority_encoder_n28-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDSUB_altpriority_encoder_q28-RTL " "Found design unit 17: ADDSUB_altpriority_encoder_q28-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 ADDSUB_altpriority_encoder_v28-RTL " "Found design unit 18: ADDSUB_altpriority_encoder_v28-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 ADDSUB_altpriority_encoder_f48-RTL " "Found design unit 19: ADDSUB_altpriority_encoder_f48-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 ADDSUB_altpriority_encoder_e48-RTL " "Found design unit 20: ADDSUB_altpriority_encoder_e48-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 ADDSUB_altfp_add_sub_mal-RTL " "Found design unit 21: ADDSUB_altfp_add_sub_mal-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1548 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 addsub-RTL " "Found design unit 22: addsub-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4859 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB_altbarrel_shift_35e " "Found entity 1: ADDSUB_altbarrel_shift_35e" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDSUB_altbarrel_shift_olb " "Found entity 2: ADDSUB_altbarrel_shift_olb" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADDSUB_altpriority_encoder_3e8 " "Found entity 3: ADDSUB_altpriority_encoder_3e8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADDSUB_altpriority_encoder_6e8 " "Found entity 4: ADDSUB_altpriority_encoder_6e8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "5 ADDSUB_altpriority_encoder_be8 " "Found entity 5: ADDSUB_altpriority_encoder_be8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADDSUB_altpriority_encoder_3v7 " "Found entity 6: ADDSUB_altpriority_encoder_3v7" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "7 ADDSUB_altpriority_encoder_6v7 " "Found entity 7: ADDSUB_altpriority_encoder_6v7" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "8 ADDSUB_altpriority_encoder_bv7 " "Found entity 8: ADDSUB_altpriority_encoder_bv7" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "9 ADDSUB_altpriority_encoder_r08 " "Found entity 9: ADDSUB_altpriority_encoder_r08" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "10 ADDSUB_altpriority_encoder_rf8 " "Found entity 10: ADDSUB_altpriority_encoder_rf8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "11 ADDSUB_altpriority_encoder_qb6 " "Found entity 11: ADDSUB_altpriority_encoder_qb6" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "12 ADDSUB_altpriority_encoder_nh8 " "Found entity 12: ADDSUB_altpriority_encoder_nh8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "13 ADDSUB_altpriority_encoder_qh8 " "Found entity 13: ADDSUB_altpriority_encoder_qh8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "14 ADDSUB_altpriority_encoder_vh8 " "Found entity 14: ADDSUB_altpriority_encoder_vh8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDSUB_altpriority_encoder_fj8 " "Found entity 15: ADDSUB_altpriority_encoder_fj8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDSUB_altpriority_encoder_n28 " "Found entity 16: ADDSUB_altpriority_encoder_n28" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "17 ADDSUB_altpriority_encoder_q28 " "Found entity 17: ADDSUB_altpriority_encoder_q28" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "18 ADDSUB_altpriority_encoder_v28 " "Found entity 18: ADDSUB_altpriority_encoder_v28" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "19 ADDSUB_altpriority_encoder_f48 " "Found entity 19: ADDSUB_altpriority_encoder_f48" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "20 ADDSUB_altpriority_encoder_e48 " "Found entity 20: ADDSUB_altpriority_encoder_e48" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "21 ADDSUB_altfp_add_sub_mal " "Found entity 21: ADDSUB_altfp_add_sub_mal" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""} { "Info" "ISGN_ENTITY_NAME" "22 ADDSUB " "Found entity 22: ADDSUB" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADSR-SYN " "Found design unit 1: ADSR-SYN" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADSR " "Found entity 1: ADSR" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_float_to_int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file conv_float_to_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_10g-RTL " "Found design unit 1: CONV_FLOAT_TO_INT_altbarrel_shift_10g-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_j1n-RTL " "Found design unit 2: CONV_FLOAT_TO_INT_altfp_convert_j1n-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 conv_float_to_int-RTL " "Found design unit 3: conv_float_to_int-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655874 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_10g " "Found entity 1: CONV_FLOAT_TO_INT_altbarrel_shift_10g" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655874 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_j1n " "Found entity 2: CONV_FLOAT_TO_INT_altfp_convert_j1n" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655874 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_FLOAT_TO_INT " "Found entity 3: CONV_FLOAT_TO_INT" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK " "Found entity 1: BLOCK" {  } { { "BLOCK.bdf" "" { Schematic "D:/My_Designs/Diplom/BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block1-Syn " "Found design unit 1: Block1-Syn" {  } { { "Block1.vhd" "" { Text "D:/My_Designs/Diplom/Block1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655879 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.vhd" "" { Text "D:/My_Designs/Diplom/Block1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUTtonProc-SYN " "Found design unit 1: BUTtonProc-SYN" {  } { { "ButtonProc.vhd" "" { Text "D:/My_Designs/Diplom/ButtonProc.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655882 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonProc " "Found entity 1: ButtonProc" {  } { { "ButtonProc.vhd" "" { Text "D:/My_Designs/Diplom/ButtonProc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_OSCILL-BEH " "Found design unit 1: TB_OSCILL-BEH" {  } { { "TB_OSCILL.vhd" "" { Text "D:/My_Designs/Diplom/TB_OSCILL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655885 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_OSCILL " "Found entity 1: TB_OSCILL" {  } { { "TB_OSCILL.vhd" "" { Text "D:/My_Designs/Diplom/TB_OSCILL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTPROC-SYN " "Found design unit 1: UARTPROC-SYN" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655889 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTPROC " "Found entity 1: UARTPROC" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-SYN " "Found design unit 1: test-SYN" {  } { { "test.vhd" "" { Text "D:/My_Designs/Diplom/test.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655892 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "D:/My_Designs/Diplom/test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_BLOCK1-BEh " "Found design unit 1: TB_BLOCK1-BEh" {  } { { "TB_BLOCK1.vhd" "" { Text "D:/My_Designs/Diplom/TB_BLOCK1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655895 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_BLOCK1 " "Found entity 1: TB_BLOCK1" {  } { { "TB_BLOCK1.vhd" "" { Text "D:/My_Designs/Diplom/TB_BLOCK1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maindiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAINDIAGRAM " "Found entity 1: MAINDIAGRAM" {  } { { "MAINDIAGRAM.bdf" "" { Schematic "D:/My_Designs/Diplom/MAINDIAGRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFO-SYN " "Found design unit 1: LFO-SYN" {  } { { "LFO.vhd" "" { Text "D:/My_Designs/Diplom/LFO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655900 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFO " "Found entity 1: LFO" {  } { { "LFO.vhd" "" { Text "D:/My_Designs/Diplom/LFO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romlfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romlfo-SYN " "Found design unit 1: romlfo-SYN" {  } { { "ROMLFO.vhd" "" { Text "D:/My_Designs/Diplom/ROMLFO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655903 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMLFO " "Found entity 1: ROMLFO" {  } { { "ROMLFO.vhd" "" { Text "D:/My_Designs/Diplom/ROMLFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscill3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oscill3-BEH " "Found design unit 1: Oscill3-BEH" {  } { { "Oscill3.vhd" "" { Text "D:/My_Designs/Diplom/Oscill3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655906 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscill3 " "Found entity 1: Oscill3" {  } { { "Oscill3.vhd" "" { Text "D:/My_Designs/Diplom/Oscill3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC-Behavioral " "Found design unit 1: DAC-Behavioral" {  } { { "DAC.vhd" "" { Text "D:/My_Designs/Diplom/DAC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655909 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC " "Found entity 1: DAC" {  } { { "DAC.vhd" "" { Text "D:/My_Designs/Diplom/DAC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debuger/synthesis/debuger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debuger/synthesis/debuger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debuger-rtl " "Found design unit 1: Debuger-rtl" {  } { { "Debuger/synthesis/Debuger.vhd" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/Debuger.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655911 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debuger " "Found entity 1: Debuger" {  } { { "Debuger/synthesis/Debuger.vhd" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/Debuger.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debuger/synthesis/debuger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debuger/synthesis/debuger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debuger-rtl " "Found design unit 1: Debuger-rtl" {  } { { "Debuger/synthesis/Debuger.vhd" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/Debuger.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debuger " "Found entity 1: Debuger" {  } { { "Debuger/synthesis/Debuger.vhd" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/Debuger.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debuger/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debuger/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "Debuger/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768655917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768655917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559768656160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c50 Main.vhd(27) " "Verilog HDL or VHDL warning at Main.vhd(27): object \"c50\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559768656162 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debuger Debuger:udebuger " "Elaborating entity \"Debuger\" for hierarchy \"Debuger:udebuger\"" {  } { { "Main.vhd" "udebuger" { Text "D:/My_Designs/Diplom/Main.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "Debuger/synthesis/Debuger.vhd" "in_system_sources_probes_0" { Text "D:/My_Designs/Diplom/Debuger/synthesis/Debuger.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "Debuger/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "D:/My_Designs/Diplom/Debuger/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "Debuger/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 20 " "Parameter \"probe_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 4 " "Parameter \"source_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768656257 ""}  } { { "Debuger/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768656257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Debuger:udebuger\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRX uartRX:uart " "Elaborating entity \"uartRX\" for hierarchy \"uartRX:uart\"" {  } { { "Main.vhd" "uart" { Text "D:/My_Designs/Diplom/Main.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTPROC UARTPROC:uartpr " "Elaborating entity \"UARTPROC\" for hierarchy \"UARTPROC:uartpr\"" {  } { { "Main.vhd" "uartpr" { Text "D:/My_Designs/Diplom/Main.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768656905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:UPLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:UPLL\"" {  } { { "Main.vhd" "UPLL" { Text "D:/My_Designs/Diplom/Main.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:UPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:UPLL\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "D:/My_Designs/Diplom/PLL.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:UPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:UPLL\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "D:/My_Designs/Diplom/PLL.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:UPLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:UPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657174 ""}  } { { "PLL.vhd" "" { Text "D:/My_Designs/Diplom/PLL.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768657174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768657239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768657239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 ROM1:UROM1 " "Elaborating entity \"ROM1\" for hierarchy \"ROM1:UROM1\"" {  } { { "Main.vhd" "UROM1" { Text "D:/My_Designs/Diplom/Main.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM1:UROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM1:UROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "altsyncram_component" { Text "D:/My_Designs/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1:UROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM1:UROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "" { Text "D:/My_Designs/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1:UROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM1:UROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SIN.mif " "Parameter \"init_file\" = \"SIN.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657358 ""}  } { { "ROM1.vhd" "" { Text "D:/My_Designs/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768657358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unr3 " "Found entity 1: altsyncram_unr3" {  } { { "db/altsyncram_unr3.tdf" "" { Text "D:/My_Designs/Diplom/db/altsyncram_unr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768657423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768657423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_unr3 ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated " "Elaborating entity \"altsyncram_unr3\" for hierarchy \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:UADD " "Elaborating entity \"ADD\" for hierarchy \"ADD:UADD\"" {  } { { "Main.vhd" "UADD" { Text "D:/My_Designs/Diplom/Main.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add ADD:UADD\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"ADD:UADD\|parallel_add:parallel_add_component\"" {  } { { "ADD.vhd" "parallel_add_component" { Text "D:/My_Designs/Diplom/ADD.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADD:UADD\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"ADD:UADD\|parallel_add:parallel_add_component\"" {  } { { "ADD.vhd" "" { Text "D:/My_Designs/Diplom/ADD.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADD:UADD\|parallel_add:parallel_add_component " "Instantiated megafunction \"ADD:UADD\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657598 ""}  } { { "ADD.vhd" "" { Text "D:/My_Designs/Diplom/ADD.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768657598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_8ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_8ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_8ve " "Found entity 1: par_add_8ve" {  } { { "db/par_add_8ve.tdf" "" { Text "D:/My_Designs/Diplom/db/par_add_8ve.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768657659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768657659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_8ve ADD:UADD\|parallel_add:parallel_add_component\|par_add_8ve:auto_generated " "Elaborating entity \"par_add_8ve\" for hierarchy \"ADD:UADD\|parallel_add:parallel_add_component\|par_add_8ve:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonProc ButtonProc:UBut " "Elaborating entity \"ButtonProc\" for hierarchy \"ButtonProc:UBut\"" {  } { { "Main.vhd" "UBut" { Text "D:/My_Designs/Diplom/Main.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHLL ButtonProc:UBut\|SHLL:\\USHLL:0:U " "Elaborating entity \"SHLL\" for hierarchy \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\"" {  } { { "ButtonProc.vhd" "\\USHLL:0:U" { Text "D:/My_Designs/Diplom/ButtonProc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "SHLL.vhd" "LPM_CLSHIFT_component" { Text "D:/My_Designs/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "SHLL.vhd" "" { Text "D:/My_Designs/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 4 " "Parameter \"lpm_widthdist\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768657752 ""}  } { { "SHLL.vhd" "" { Text "D:/My_Designs/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768657752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_tkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_tkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_tkb " "Found entity 1: lpm_clshift_tkb" {  } { { "db/lpm_clshift_tkb.tdf" "" { Text "D:/My_Designs/Diplom/db/lpm_clshift_tkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768657773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768657773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_tkb ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_tkb:auto_generated " "Elaborating entity \"lpm_clshift_tkb\" for hierarchy \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_tkb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:BlockU1 " "Elaborating entity \"Block1\" for hierarchy \"Block1:BlockU1\"" {  } { { "Main.vhd" "BlockU1" { Text "D:/My_Designs/Diplom/Main.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill Block1:BlockU1\|Oscill:Oscill_inst " "Elaborating entity \"Oscill\" for hierarchy \"Block1:BlockU1\|Oscill:Oscill_inst\"" {  } { { "Block1.vhd" "Oscill_inst" { Text "D:/My_Designs/Diplom/Block1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen Block1:BlockU1\|Oscill:Oscill_inst\|gen:Ugen " "Elaborating entity \"gen\" for hierarchy \"Block1:BlockU1\|Oscill:Oscill_inst\|gen:Ugen\"" {  } { { "Oscill.vhd" "Ugen" { Text "D:/My_Designs/Diplom/Oscill.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768657989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst " "Elaborating entity \"CONV_INT_TO_FLOAT\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\"" {  } { { "Block1.vhd" "CONV_INT_TO_FLOAT_inst" { Text "D:/My_Designs/Diplom/Block1.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altfp_convert_j1n Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component " "Elaborating entity \"CONV_INT_TO_FLOAT_altfp_convert_j1n\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "CONV_INT_TO_FLOAT_altfp_convert_j1n_component" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altbarrel_shift_rvf Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altbarrel_shift_rvf:altbarrel_shift5 " "Elaborating entity \"CONV_INT_TO_FLOAT_altbarrel_shift_rvf\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altbarrel_shift_rvf:altbarrel_shift5\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altbarrel_shift5" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_rb6 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_rb6\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder2" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_bv7 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_bv7\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder6" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_6v7 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_6v7\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder8" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_3v7 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_3v7\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder10" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_3e8 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_3e8\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder11" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_6e8 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_6e8\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder9" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_be8 Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_be8\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder7" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "add_sub1" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1027 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658376 ""}  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1027 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768658376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_53j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_53j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_53j " "Found entity 1: add_sub_53j" {  } { { "db/add_sub_53j.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_53j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768658437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768658437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_53j Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1\|add_sub_53j:auto_generated " "Elaborating entity \"add_sub_53j\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1\|add_sub_53j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "add_sub3" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1038 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658480 ""}  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1038 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768658480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r2j " "Found entity 1: add_sub_r2j" {  } { { "db/add_sub_r2j.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_r2j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768658540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768658540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r2j Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3\|add_sub_r2j:auto_generated " "Elaborating entity \"add_sub_r2j\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3\|add_sub_r2j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "cmpr4" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1056 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658602 ""}  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1056 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768658602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h2i " "Found entity 1: cmpr_h2i" {  } { { "db/cmpr_h2i.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_h2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768658669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768658669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h2i Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4\|cmpr_h2i:auto_generated " "Elaborating entity \"cmpr_h2i\" for hierarchy \"Block1:BlockU1\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4\|cmpr_h2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL Block1:BlockU1\|MUL:MUL_inst " "Elaborating entity \"MUL\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\"" {  } { { "Block1.vhd" "MUL_inst" { Text "D:/My_Designs/Diplom/Block1.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_altfp_mult_trn Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component " "Elaborating entity \"MUL_altfp_mult_trn\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\"" {  } { { "MUL.vhd" "MUL_altfp_mult_trn_component" { Text "D:/My_Designs/Diplom/MUL.vhd" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MUL.vhd" "exp_add_adder" { Text "D:/My_Designs/Diplom/MUL.vhd" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658771 ""}  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768658771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdj " "Found entity 1: add_sub_tdj" {  } { { "db/add_sub_tdj.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_tdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768658830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768658830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdj Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated " "Elaborating entity \"add_sub_tdj\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MUL.vhd" "exp_adj_adder" { Text "D:/My_Designs/Diplom/MUL.vhd" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658857 ""}  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768658857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768658923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768658923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MUL.vhd" "exp_bias_subtr" { Text "D:/My_Designs/Diplom/MUL.vhd" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1337 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768658953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768658953 ""}  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1337 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768658953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768659012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MUL.vhd" "man_round_adder" { Text "D:/My_Designs/Diplom/MUL.vhd" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1351 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659042 ""}  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1351 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768659042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768659106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "MUL.vhd" "man_product2_mult" { Text "D:/My_Designs/Diplom/MUL.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659185 ""}  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768659185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "D:/My_Designs/Diplom/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768659253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"Block1:BlockU1\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_FLOAT_TO_INT Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst " "Elaborating entity \"CONV_FLOAT_TO_INT\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\"" {  } { { "Block1.vhd" "CONV_FLOAT_TO_INT_inst" { Text "D:/My_Designs/Diplom/Block1.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_FLOAT_TO_INT_altfp_convert_j1n Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component " "Elaborating entity \"CONV_FLOAT_TO_INT_altfp_convert_j1n\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "CONV_FLOAT_TO_INT_altfp_convert_j1n_component" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_FLOAT_TO_INT_altbarrel_shift_10g Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6 " "Elaborating entity \"CONV_FLOAT_TO_INT_altbarrel_shift_10g\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "altbarrel_shift6" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub4" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1619 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659409 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1619 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768659409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub5" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1631 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659432 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1631 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768659432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o1j " "Found entity 1: add_sub_o1j" {  } { { "db/add_sub_o1j.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_o1j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768659500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o1j Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5\|add_sub_o1j:auto_generated " "Elaborating entity \"add_sub_o1j\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5\|add_sub_o1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub7" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1643 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659527 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1643 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768659527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0ij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0ij " "Found entity 1: add_sub_0ij" {  } { { "db/add_sub_0ij.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_0ij.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768659587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0ij Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7\|add_sub_0ij:auto_generated " "Elaborating entity \"add_sub_0ij\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7\|add_sub_0ij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub8" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1663 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659613 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1663 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768659613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgj " "Found entity 1: add_sub_jgj" {  } { { "db/add_sub_jgj.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_jgj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768659681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jgj Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8\|add_sub_jgj:auto_generated " "Elaborating entity \"add_sub_jgj\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8\|add_sub_jgj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "cmpr1" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1687 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659722 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1687 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768659722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kci " "Found entity 1: cmpr_kci" {  } { { "db/cmpr_kci.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_kci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768659782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kci Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated " "Elaborating entity \"cmpr_kci\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "cmpr2" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1698 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659807 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1698 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768659807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a2i " "Found entity 1: cmpr_a2i" {  } { { "db/cmpr_a2i.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_a2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768659866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a2i Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2\|cmpr_a2i:auto_generated " "Elaborating entity \"cmpr_a2i\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2\|cmpr_a2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "max_shift_compare" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768659908 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768659908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b2i " "Found entity 1: cmpr_b2i" {  } { { "db/cmpr_b2i.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_b2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768659967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b2i Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare\|cmpr_b2i:auto_generated " "Elaborating entity \"cmpr_b2i\" for hierarchy \"Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare\|cmpr_b2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADSR Block1:BlockU1\|ADSR:ADSR_inst " "Elaborating entity \"ADSR\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\"" {  } { { "Block1.vhd" "ADSR_inst" { Text "D:/My_Designs/Diplom/Block1.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768659976 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN ADSR.vhd(98) " "VHDL Process Statement warning at ADSR.vhd(98): inferring latch(es) for signal or variable \"EN\", which holds its previous value in one or more paths through the process" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559768659980 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buffer_res ADSR.vhd(119) " "VHDL Process Statement warning at ADSR.vhd(119): signal \"buffer_res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559768659980 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[0\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[0\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[1\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[1\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[2\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[2\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[3\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[3\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[4\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[4\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[5\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[5\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[6\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[6\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[7\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[7\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[8\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[8\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[9\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[9\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[10\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[10\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659983 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[11\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[11\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[12\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[12\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[13\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[13\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[14\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[14\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[15\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[15\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[16\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[16\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[17\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[17\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[18\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[18\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[19\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[19\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[20\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[20\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[21\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[21\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[22\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[22\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[23\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[23\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[24\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[24\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[25\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[25\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[26\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[26\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659984 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[27\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[27\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659985 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[28\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[28\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659985 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[29\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[29\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659985 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[30\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[30\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659985 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[31\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[31\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659985 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN ADSR.vhd(98) " "Inferred latch for \"EN\" at ADSR.vhd(98)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768659985 "|Main|Block1:BlockU1|ADSR:ADSR_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB " "Elaborating entity \"ADDSUB\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\"" {  } { { "ADSR.vhd" "UADDSUB" { Text "D:/My_Designs/Diplom/ADSR.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altfp_add_sub_mal Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component " "Elaborating entity \"ADDSUB_altfp_add_sub_mal\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\"" {  } { { "ADDSUB.vhd" "ADDSUB_altfp_add_sub_mal_component" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altbarrel_shift_35e Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"ADDSUB_altbarrel_shift_35e\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "ADDSUB.vhd" "lbarrel_shift" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altbarrel_shift_olb Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"ADDSUB_altbarrel_shift_olb\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "ADDSUB.vhd" "rbarrel_shift" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_qb6 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"ADDSUB_altpriority_encoder_qb6\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "ADDSUB.vhd" "leading_zeroes_cnt" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_r08 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"ADDSUB_altpriority_encoder_r08\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "ADDSUB.vhd" "altpriority_encoder7" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_be8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"ADDSUB_altpriority_encoder_be8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "ADDSUB.vhd" "altpriority_encoder10" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_6e8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"ADDSUB_altpriority_encoder_6e8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "ADDSUB.vhd" "altpriority_encoder11" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_3e8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"ADDSUB_altpriority_encoder_3e8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "ADDSUB.vhd" "altpriority_encoder13" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_bv7 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"ADDSUB_altpriority_encoder_bv7\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "ADDSUB.vhd" "altpriority_encoder9" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_6v7 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"ADDSUB_altpriority_encoder_6v7\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "ADDSUB.vhd" "altpriority_encoder15" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_3v7 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"ADDSUB_altpriority_encoder_3v7\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "ADDSUB.vhd" "altpriority_encoder17" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_rf8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"ADDSUB_altpriority_encoder_rf8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "ADDSUB.vhd" "altpriority_encoder8" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_e48 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"ADDSUB_altpriority_encoder_e48\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "ADDSUB.vhd" "trailing_zeros_cnt" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_fj8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"ADDSUB_altpriority_encoder_fj8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "ADDSUB.vhd" "altpriority_encoder21" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_vh8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"ADDSUB_altpriority_encoder_vh8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "ADDSUB.vhd" "altpriority_encoder23" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_qh8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"ADDSUB_altpriority_encoder_qh8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "ADDSUB.vhd" "altpriority_encoder25" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_nh8 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"ADDSUB_altpriority_encoder_nh8\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "ADDSUB.vhd" "altpriority_encoder27" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_f48 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"ADDSUB_altpriority_encoder_f48\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "ADDSUB.vhd" "altpriority_encoder22" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_v28 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"ADDSUB_altpriority_encoder_v28\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "ADDSUB.vhd" "altpriority_encoder30" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_q28 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"ADDSUB_altpriority_encoder_q28\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "ADDSUB.vhd" "altpriority_encoder32" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_n28 Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\|ADDSUB_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"ADDSUB_altpriority_encoder_n28\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\|ADDSUB_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "ADDSUB.vhd" "altpriority_encoder34" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\"" {  } { { "ADDSUB.vhd" "add_sub1" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768660944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768660944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768660944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768660944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768660944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768660944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768660944 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768660944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768661008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768661008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\"" {  } { { "ADDSUB.vhd" "add_sub2" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661034 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\"" {  } { { "ADDSUB.vhd" "add_sub3" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661063 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768661131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768661131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\"" {  } { { "ADDSUB.vhd" "add_sub4" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661159 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768661227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768661227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\"" {  } { { "ADDSUB.vhd" "add_sub5" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661254 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_adj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adj " "Found entity 1: add_sub_adj" {  } { { "db/add_sub_adj.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_adj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768661315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768661315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_adj Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated " "Elaborating entity \"add_sub_adj\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\"" {  } { { "ADDSUB.vhd" "add_sub6" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661346 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ADDSUB.vhd" "man_2comp_res_lower" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661380 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdl " "Found entity 1: add_sub_pdl" {  } { { "db/add_sub_pdl.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_pdl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768661442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768661442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdl Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated " "Elaborating entity \"add_sub_pdl\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ADDSUB.vhd" "man_2comp_res_upper0" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661494 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uuk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uuk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uuk " "Found entity 1: add_sub_uuk" {  } { { "db/add_sub_uuk.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_uuk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768661563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768661563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uuk Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated " "Elaborating entity \"add_sub_uuk\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ADDSUB.vhd" "man_2comp_res_upper1" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661593 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "ADDSUB.vhd" "man_add_sub_upper0" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661629 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "man_add_sub_upper1" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661654 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ADDSUB.vhd" "man_res_rounding_add_sub_lower" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661680 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768661748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768661748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "man_res_rounding_add_sub_upper1" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661780 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768661841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768661841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ADDSUB.vhd" "trailing_zeros_limit_comparator" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768661867 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768661867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768661928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768661928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Block1:BlockU1\|ADSR:ADSR_inst\|Timer:UTIMER " "Elaborating entity \"Timer\" for hierarchy \"Block1:BlockU1\|ADSR:ADSR_inst\|Timer:UTIMER\"" {  } { { "ADSR.vhd" "UTIMER" { Text "D:/My_Designs/Diplom/ADSR.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768661937 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559768663881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.06.06.00:04:29 Progress: Loading sldeadc5d3b/alt_sld_fab_wrapper_hw.tcl " "2019.06.06.00:04:29 Progress: Loading sldeadc5d3b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768669506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768672561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768672753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768674562 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768674728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768674898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768675100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768675107 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768675108 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559768675803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeadc5d3b/alt_sld_fab.v" "" { Text "D:/My_Designs/Diplom/db/ip/sldeadc5d3b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768676096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768676096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/My_Designs/Diplom/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768676216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768676216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/My_Designs/Diplom/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768676222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768676222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/My_Designs/Diplom/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768676319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768676319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/My_Designs/Diplom/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768676440 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/My_Designs/Diplom/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768676440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768676440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/My_Designs/Diplom/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768676540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768676540 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "353 " "Ignored 353 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "353 " "Ignored 353 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1559768678847 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1559768678847 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|exp_or_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|exp_or_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 20 " "Parameter WIDTH set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|below_lower_limit2_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|below_lower_limit2_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Block1:BlockU1\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559768682180 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768682180 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559768682180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:exp_or_reg1_rtl_0 " "Elaborated megafunction instantiation \"Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:exp_or_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768682342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:exp_or_reg1_rtl_0 " "Instantiated megafunction \"Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:exp_or_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768682342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768682342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 20 " "Parameter \"WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768682342 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768682342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "D:/My_Designs/Diplom/db/shift_taps_c6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768682409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768682409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kd81 " "Found entity 1: altsyncram_kd81" {  } { { "db/altsyncram_kd81.tdf" "" { Text "D:/My_Designs/Diplom/db/altsyncram_kd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768682493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768682493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "D:/My_Designs/Diplom/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768682564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768682564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Elaborated megafunction instantiation \"Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768682670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Instantiated megafunction \"Block1:BlockU2\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768682670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768682670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 36 " "Parameter \"WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768682670 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768682670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e6m " "Found entity 1: shift_taps_e6m" {  } { { "db/shift_taps_e6m.tdf" "" { Text "D:/My_Designs/Diplom/db/shift_taps_e6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768682731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768682731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7l31 " "Found entity 1: altsyncram_7l31" {  } { { "db/altsyncram_7l31.tdf" "" { Text "D:/My_Designs/Diplom/db/altsyncram_7l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768682803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768682803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768682882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768682882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/My_Designs/Diplom/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768682947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768682947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768683012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768683012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768683126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"Block1:BlockU2\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768683126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559768683126 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559768683126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_akm " "Found entity 1: shift_taps_akm" {  } { { "db/shift_taps_akm.tdf" "" { Text "D:/My_Designs/Diplom/db/shift_taps_akm.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768683189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768683189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p861 " "Found entity 1: altsyncram_p861" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/My_Designs/Diplom/db/altsyncram_p861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768683295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768683295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "D:/My_Designs/Diplom/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559768683376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768683376 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LED 0 " "Ignored assignment(s) for \"LED\[0\]\" because \"LED\" is not a bus or array" {  } { { "Main.vhd" "LED" { Text "D:/My_Designs/Diplom/Main.vhd" 16 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1559768684254 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LED 1 " "Ignored assignment(s) for \"LED\[1\]\" because \"LED\" is not a bus or array" {  } { { "Main.vhd" "LED" { Text "D:/My_Designs/Diplom/Main.vhd" 16 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1559768684254 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LED 2 " "Ignored assignment(s) for \"LED\[2\]\" because \"LED\" is not a bus or array" {  } { { "Main.vhd" "LED" { Text "D:/My_Designs/Diplom/Main.vhd" 16 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1559768684254 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LED 3 " "Ignored assignment(s) for \"LED\[3\]\" because \"LED\" is not a bus or array" {  } { { "Main.vhd" "LED" { Text "D:/My_Designs/Diplom/Main.vhd" 16 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1559768684254 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559768684395 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_akm.tdf" "" { Text "D:/My_Designs/Diplom/db/shift_taps_akm.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559768684605 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559768684605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768687224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559768693450 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559768693631 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559768693631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768693778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559768697708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559768697708 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[11\] " "No output dependent on input pin \"button\[11\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[10\] " "No output dependent on input pin \"button\[10\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[9\] " "No output dependent on input pin \"button\[9\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[8\] " "No output dependent on input pin \"button\[8\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[7\] " "No output dependent on input pin \"button\[7\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[6\] " "No output dependent on input pin \"button\[6\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[5\] " "No output dependent on input pin \"button\[5\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[4\] " "No output dependent on input pin \"button\[4\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[3\] " "No output dependent on input pin \"button\[3\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[2\] " "No output dependent on input pin \"button\[2\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[1\] " "No output dependent on input pin \"button\[1\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[0\] " "No output dependent on input pin \"button\[0\]\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|button[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUT_3 " "No output dependent on input pin \"BUT_3\"" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559768698275 "|Main|BUT_3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559768698275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5140 " "Implemented 5140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559768698275 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559768698275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4984 " "Implemented 4984 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559768698275 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559768698275 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1559768698275 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1559768698275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559768698275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559768698342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 00:04:58 2019 " "Processing ended: Thu Jun 06 00:04:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559768698342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559768698342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559768698342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559768698342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559768699962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559768699968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 00:04:59 2019 " "Processing started: Thu Jun 06 00:04:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559768699968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559768699968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Generator -c Generator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559768699968 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559768700170 ""}
{ "Info" "0" "" "Project  = Generator" {  } {  } 0 0 "Project  = Generator" 0 0 "Fitter" 0 0 1559768700171 ""}
{ "Info" "0" "" "Revision = Generator" {  } {  } 0 0 "Revision = Generator" 0 0 "Fitter" 0 0 1559768700171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559768700385 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Generator EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Generator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559768700433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559768700502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559768700502 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559768700556 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559768700556 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559768700556 ""}  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559768700556 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559768700689 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559768700698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559768701053 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559768701053 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559768701053 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559768701053 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 11388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559768701070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 11390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559768701070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 11392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559768701070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 11394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559768701070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 11396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559768701070 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559768701070 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559768701074 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559768701187 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 32 " "No exact pin location assignment(s) for 16 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1559768701670 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1559768702501 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559768702508 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559768702508 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559768702508 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559768702508 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Generator.sdc " "Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559768702535 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C " "Node: C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|integer_result_reg\[0\] C " "Register Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|integer_result_reg\[0\] is being clocked by C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768702556 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559768702556 "|Main|C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Block1:BlockU2\|ADSR:ADSR_inst\|EN " "Node: Block1:BlockU2\|ADSR:ADSR_inst\|EN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Block1:BlockU2\|ADSR:ADSR_inst\|buffer_res\[31\] Block1:BlockU2\|ADSR:ADSR_inst\|EN " "Latch Block1:BlockU2\|ADSR:ADSR_inst\|buffer_res\[31\] is being clocked by Block1:BlockU2\|ADSR:ADSR_inst\|EN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768702557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559768702557 "|Main|Block1:BlockU2|ADSR:ADSR_inst|EN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Block1:BlockU1\|ADSR:ADSR_inst\|EN " "Node: Block1:BlockU1\|ADSR:ADSR_inst\|EN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Block1:BlockU1\|ADSR:ADSR_inst\|buffer_res\[31\] Block1:BlockU1\|ADSR:ADSR_inst\|EN " "Latch Block1:BlockU1\|ADSR:ADSR_inst\|buffer_res\[31\] is being clocked by Block1:BlockU1\|ADSR:ADSR_inst\|EN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768702557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559768702557 "|Main|Block1:BlockU1|ADSR:ADSR_inst|EN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUT_2 " "Node: BUT_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UARTPROC:uartpr\|mult_cnt\[1\] BUT_2 " "Register UARTPROC:uartpr\|mult_cnt\[1\] is being clocked by BUT_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768702557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559768702557 "|Main|BUT_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUT_1 " "Node: BUT_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UARTPROC:uartpr\|octave_cnt\[1\] BUT_1 " "Register UARTPROC:uartpr\|octave_cnt\[1\] is being clocked by BUT_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768702557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559768702557 "|Main|BUT_1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768702603 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768702603 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768702603 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1559768702603 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559768702604 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559768702604 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1559768702604 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559768702604 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559768702604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559768702604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559768702604 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559768702604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node C~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559768702979 ""}  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 11368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559768702979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559768702979 ""}  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559768702979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559768702979 ""}  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559768702979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559768702979 ""}  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559768702979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BUT_1~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node BUT_1~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559768702979 ""}  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 11371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559768702979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BUT_2~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node BUT_2~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559768702979 ""}  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 11370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559768702979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559768702979 ""}  } { { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 10983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559768702979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block1:BlockU1\|ADSR:ADSR_inst\|EN  " "Automatically promoted node Block1:BlockU1\|ADSR:ADSR_inst\|EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[0\]~3 " "Destination node Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[0\]~3" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[1\]~0 " "Destination node Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[1\]~0" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[2\]~1 " "Destination node Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[2\]~1" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[3\]~2 " "Destination node Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[3\]~2" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[4\]~4 " "Destination node Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[4\]~4" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[5\]~5 " "Destination node Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[5\]~5" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[6\]~6 " "Destination node Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[6\]~6" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[7\]~7 " "Destination node Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[7\]~7" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[8\]~8 " "Destination node Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[8\]~8" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[9\]~9 " "Destination node Block1:BlockU1\|ADSR:ADSR_inst\|cnt\[9\]~9" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559768702979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559768702979 ""}  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 1491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559768702979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block1:BlockU2\|ADSR:ADSR_inst\|EN  " "Automatically promoted node Block1:BlockU2\|ADSR:ADSR_inst\|EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[0\]~3 " "Destination node Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[0\]~3" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[1\]~0 " "Destination node Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[1\]~0" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[2\]~1 " "Destination node Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[2\]~1" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[3\]~2 " "Destination node Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[3\]~2" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[4\]~4 " "Destination node Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[4\]~4" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[5\]~5 " "Destination node Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[5\]~5" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[6\]~6 " "Destination node Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[6\]~6" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[7\]~7 " "Destination node Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[7\]~7" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[8\]~8 " "Destination node Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[8\]~8" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[9\]~9 " "Destination node Block1:BlockU2\|ADSR:ADSR_inst\|cnt\[9\]~9" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559768702980 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559768702980 ""}  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 4107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559768702980 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "R~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node R~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTPROC:uartpr\|ATTACK_TIME\[30\]~0 " "Destination node UARTPROC:uartpr\|ATTACK_TIME\[30\]~0" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 7868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTPROC:uartpr\|cnt\[2\] " "Destination node UARTPROC:uartpr\|cnt\[2\]" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTPROC:uartpr\|cnt\[1\] " "Destination node UARTPROC:uartpr\|cnt\[1\]" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTPROC:uartpr\|cnt\[0\] " "Destination node UARTPROC:uartpr\|cnt\[0\]" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTPROC:uartpr\|data_vector\[30\]~1 " "Destination node UARTPROC:uartpr\|data_vector\[30\]~1" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uartRX:uart\|ready " "Destination node uartRX:uart\|ready" {  } { { "uartRX.vhd" "" { Text "D:/My_Designs/Diplom/uartRX.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTPROC:uartpr\|addr\[7\]~0 " "Destination node UARTPROC:uartpr\|addr\[7\]~0" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTPROC:uartpr\|Decoder0~0 " "Destination node UARTPROC:uartpr\|Decoder0~0" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uartRX:uart\|RXOUT\[7\]~0 " "Destination node uartRX:uart\|RXOUT\[7\]~0" {  } { { "uartRX.vhd" "" { Text "D:/My_Designs/Diplom/uartRX.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTPROC:uartpr\|Decoder0~2 " "Destination node UARTPROC:uartpr\|Decoder0~2" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 8942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559768702981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559768702981 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559768702981 ""}  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 11369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559768702981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559768703644 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559768703653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559768703654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559768703666 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559768703681 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559768703698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559768703837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559768703845 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559768703845 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 14 1 0 " "Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 14 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1559768703855 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1559768703855 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559768703855 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559768703856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 3 5 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559768703856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 5 6 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559768703856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 9 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559768703856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 11 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559768703856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559768703856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559768703856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559768703856 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1559768703856 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559768703856 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GAtes\[0\] " "Node \"GAtes\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GAtes\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559768704040 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GAtes\[1\] " "Node \"GAtes\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GAtes\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559768704040 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559768704040 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559768704040 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559768704054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559768704912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559768705864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559768705920 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559768707100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559768707100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559768708057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/My_Designs/Diplom/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559768709615 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559768709615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559768710011 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1559768710011 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559768710011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559768710015 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559768710247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559768710293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559768710921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559768710924 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559768711761 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559768712914 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559768713419 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/My_Designs/Diplom/output_files/Generator.fit.smsg " "Generated suppressed messages file D:/My_Designs/Diplom/output_files/Generator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559768713792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5478 " "Peak virtual memory: 5478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559768715054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 00:05:15 2019 " "Processing ended: Thu Jun 06 00:05:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559768715054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559768715054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559768715054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559768715054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559768716359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559768716365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 00:05:16 2019 " "Processing started: Thu Jun 06 00:05:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559768716365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559768716365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Generator -c Generator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559768716365 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559768717874 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559768717896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559768718110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 00:05:18 2019 " "Processing ended: Thu Jun 06 00:05:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559768718110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559768718110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559768718110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559768718110 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559768718923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559768719991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559768719997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 00:05:19 2019 " "Processing started: Thu Jun 06 00:05:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559768719997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559768719997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Generator -c Generator " "Command: quartus_sta Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559768719997 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559768720189 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "LED\[0\] 0 " "Incompatible bus dimensions on node name \"LED\[0\]\", expecting <= 0 dimension(s) " {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 16 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1559768720392 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "LED\[1\] 0 " "Incompatible bus dimensions on node name \"LED\[1\]\", expecting <= 0 dimension(s) " {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 16 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1559768720393 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "LED\[2\] 0 " "Incompatible bus dimensions on node name \"LED\[2\]\", expecting <= 0 dimension(s) " {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 16 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1559768720393 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "LED\[3\] 0 " "Incompatible bus dimensions on node name \"LED\[3\]\", expecting <= 0 dimension(s) " {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 16 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1559768720393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559768720680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768720750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768720751 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1559768721078 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559768721199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559768721199 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559768721199 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1559768721199 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Generator.sdc " "Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1559768721228 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C " "Node: C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|integer_result_reg\[0\] C " "Register Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|integer_result_reg\[0\] is being clocked by C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768721245 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768721245 "|Main|C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUT_2 " "Node: BUT_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UARTPROC:uartpr\|mult_cnt\[1\] BUT_2 " "Register UARTPROC:uartpr\|mult_cnt\[1\] is being clocked by BUT_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768721245 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768721245 "|Main|BUT_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUT_1 " "Node: BUT_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UARTPROC:uartpr\|octave_cnt\[0\] BUT_1 " "Register UARTPROC:uartpr\|octave_cnt\[0\] is being clocked by BUT_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768721245 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768721245 "|Main|BUT_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Block1:BlockU1\|ADSR:ADSR_inst\|EN " "Node: Block1:BlockU1\|ADSR:ADSR_inst\|EN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Block1:BlockU1\|ADSR:ADSR_inst\|buffer_res\[24\] Block1:BlockU1\|ADSR:ADSR_inst\|EN " "Latch Block1:BlockU1\|ADSR:ADSR_inst\|buffer_res\[24\] is being clocked by Block1:BlockU1\|ADSR:ADSR_inst\|EN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768721245 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768721245 "|Main|Block1:BlockU1|ADSR:ADSR_inst|EN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Block1:BlockU2\|ADSR:ADSR_inst\|EN " "Node: Block1:BlockU2\|ADSR:ADSR_inst\|EN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Block1:BlockU2\|ADSR:ADSR_inst\|buffer_res\[31\] Block1:BlockU2\|ADSR:ADSR_inst\|EN " "Latch Block1:BlockU2\|ADSR:ADSR_inst\|buffer_res\[31\] is being clocked by Block1:BlockU2\|ADSR:ADSR_inst\|EN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768721245 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768721245 "|Main|Block1:BlockU2|ADSR:ADSR_inst|EN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768721264 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768721264 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768721264 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559768721264 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559768721264 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559768721264 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1559768721264 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559768721265 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559768721283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.207 " "Worst-case setup slack is 45.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.207               0.000 altera_reserved_tck  " "   45.207               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768721303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768721307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.134 " "Worst-case recovery slack is 96.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.134               0.000 altera_reserved_tck  " "   96.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768721311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.128 " "Worst-case removal slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 altera_reserved_tck  " "    1.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768721315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.660 " "Worst-case minimum pulse width slack is 49.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.660               0.000 altera_reserved_tck  " "   49.660               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768721317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768721317 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768721371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768721371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768721371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768721371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.672 ns " "Worst Case Available Settling Time: 343.672 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768721371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768721371 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559768721371 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559768721377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559768721419 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559768722335 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C " "Node: C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|integer_result_reg\[0\] C " "Register Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|integer_result_reg\[0\] is being clocked by C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768722710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768722710 "|Main|C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUT_2 " "Node: BUT_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UARTPROC:uartpr\|mult_cnt\[1\] BUT_2 " "Register UARTPROC:uartpr\|mult_cnt\[1\] is being clocked by BUT_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768722710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768722710 "|Main|BUT_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUT_1 " "Node: BUT_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UARTPROC:uartpr\|octave_cnt\[0\] BUT_1 " "Register UARTPROC:uartpr\|octave_cnt\[0\] is being clocked by BUT_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768722710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768722710 "|Main|BUT_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Block1:BlockU1\|ADSR:ADSR_inst\|EN " "Node: Block1:BlockU1\|ADSR:ADSR_inst\|EN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Block1:BlockU1\|ADSR:ADSR_inst\|buffer_res\[24\] Block1:BlockU1\|ADSR:ADSR_inst\|EN " "Latch Block1:BlockU1\|ADSR:ADSR_inst\|buffer_res\[24\] is being clocked by Block1:BlockU1\|ADSR:ADSR_inst\|EN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768722710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768722710 "|Main|Block1:BlockU1|ADSR:ADSR_inst|EN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Block1:BlockU2\|ADSR:ADSR_inst\|EN " "Node: Block1:BlockU2\|ADSR:ADSR_inst\|EN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Block1:BlockU2\|ADSR:ADSR_inst\|buffer_res\[31\] Block1:BlockU2\|ADSR:ADSR_inst\|EN " "Latch Block1:BlockU2\|ADSR:ADSR_inst\|buffer_res\[31\] is being clocked by Block1:BlockU2\|ADSR:ADSR_inst\|EN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768722710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768722710 "|Main|Block1:BlockU2|ADSR:ADSR_inst|EN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768722718 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768722718 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768722718 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559768722718 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559768722719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559768722719 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1559768722719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.513 " "Worst-case setup slack is 45.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.513               0.000 altera_reserved_tck  " "   45.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768722730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768722735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.409 " "Worst-case recovery slack is 96.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.409               0.000 altera_reserved_tck  " "   96.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768722738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 altera_reserved_tck  " "    1.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768722742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.581 " "Worst-case minimum pulse width slack is 49.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.581               0.000 altera_reserved_tck  " "   49.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768722745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768722745 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768722797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768722797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768722797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768722797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.221 ns " "Worst Case Available Settling Time: 344.221 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768722797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768722797 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559768722797 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559768722803 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C " "Node: C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|integer_result_reg\[0\] C " "Register Block1:BlockU1\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|integer_result_reg\[0\] is being clocked by C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768723040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768723040 "|Main|C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUT_2 " "Node: BUT_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UARTPROC:uartpr\|mult_cnt\[1\] BUT_2 " "Register UARTPROC:uartpr\|mult_cnt\[1\] is being clocked by BUT_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768723040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768723040 "|Main|BUT_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUT_1 " "Node: BUT_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UARTPROC:uartpr\|octave_cnt\[0\] BUT_1 " "Register UARTPROC:uartpr\|octave_cnt\[0\] is being clocked by BUT_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768723040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768723040 "|Main|BUT_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Block1:BlockU1\|ADSR:ADSR_inst\|EN " "Node: Block1:BlockU1\|ADSR:ADSR_inst\|EN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Block1:BlockU1\|ADSR:ADSR_inst\|buffer_res\[24\] Block1:BlockU1\|ADSR:ADSR_inst\|EN " "Latch Block1:BlockU1\|ADSR:ADSR_inst\|buffer_res\[24\] is being clocked by Block1:BlockU1\|ADSR:ADSR_inst\|EN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768723040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768723040 "|Main|Block1:BlockU1|ADSR:ADSR_inst|EN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Block1:BlockU2\|ADSR:ADSR_inst\|EN " "Node: Block1:BlockU2\|ADSR:ADSR_inst\|EN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Block1:BlockU2\|ADSR:ADSR_inst\|buffer_res\[31\] Block1:BlockU2\|ADSR:ADSR_inst\|EN " "Latch Block1:BlockU2\|ADSR:ADSR_inst\|buffer_res\[31\] is being clocked by Block1:BlockU2\|ADSR:ADSR_inst\|EN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559768723041 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559768723041 "|Main|Block1:BlockU2|ADSR:ADSR_inst|EN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768723048 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768723048 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559768723048 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559768723048 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559768723048 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559768723048 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1559768723048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.127 " "Worst-case setup slack is 48.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.127               0.000 altera_reserved_tck  " "   48.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768723056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768723061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.309 " "Worst-case recovery slack is 98.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.309               0.000 altera_reserved_tck  " "   98.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768723066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 altera_reserved_tck  " "    0.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768723072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.501 " "Worst-case minimum pulse width slack is 49.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.501               0.000 altera_reserved_tck  " "   49.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559768723076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559768723076 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768723130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768723130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768723130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768723130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.565 ns " "Worst Case Available Settling Time: 347.565 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768723130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559768723130 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559768723130 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559768723487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559768723489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 42 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559768723606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 00:05:23 2019 " "Processing ended: Thu Jun 06 00:05:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559768723606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559768723606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559768723606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559768723606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1559768724865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559768724871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 00:05:24 2019 " "Processing started: Thu Jun 06 00:05:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559768724871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559768724871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Generator -c Generator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559768724871 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_85c_slow.vho D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_85c_slow.vho in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559768727363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_0c_slow.vho D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_0c_slow.vho in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559768728070 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_min_1200mv_0c_fast.vho D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_min_1200mv_0c_fast.vho in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559768728800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator.vho D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator.vho in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559768729489 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_85c_vhd_slow.sdo D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_85c_vhd_slow.sdo in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559768730092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_0c_vhd_slow.sdo D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_0c_vhd_slow.sdo in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559768730628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_min_1200mv_0c_vhd_fast.sdo D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_min_1200mv_0c_vhd_fast.sdo in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559768731197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_vhd.sdo D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_vhd.sdo in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559768731757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559768732877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 00:05:32 2019 " "Processing ended: Thu Jun 06 00:05:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559768732877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559768732877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559768732877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559768732877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1559768734261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559768734269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 00:05:33 2019 " "Processing started: Thu Jun 06 00:05:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559768734269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1559768734269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Generator Generator " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Generator Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1559768734269 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Generator Generator " "Quartus(args): --block_on_gui Generator Generator" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1559768734269 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1559768734462 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1559768734645 ""}
{ "Warning" "0" "" "Warning: File Generator_run_msim_gate_vhdl.do already exists - backing up current file as Generator_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File Generator_run_msim_gate_vhdl.do already exists - backing up current file as Generator_run_msim_gate_vhdl.do.bak11" 0 0 "Shell" 0 0 1559768734731 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/My_Designs/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" {  } { { "D:/My_Designs/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" "0" { Text "D:/My_Designs/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/My_Designs/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1559768734738 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1559768748120 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do Generator_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim-Altera Info: # do Generator_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{Generator.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{Generator.vho\}" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1559768748121 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 00:05:39 on Jun 06,2019" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 00:05:39 on Jun 06,2019" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Generator.vho " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Generator.vho " 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_components" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity Main" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity Main" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of Main" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of Main" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 00:05:42 on Jun 06,2019, Elapsed time: 0:00:03" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 00:05:42 on Jun 06,2019, Elapsed time: 0:00:03" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1559768748122 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1559768748224 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/My_Designs/Diplom/Generator_nativelink_simulation.rpt" {  } { { "D:/My_Designs/Diplom/Generator_nativelink_simulation.rpt" "0" { Text "D:/My_Designs/Diplom/Generator_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/My_Designs/Diplom/Generator_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1559768748224 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1559768748226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559768748230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 00:05:48 2019 " "Processing ended: Thu Jun 06 00:05:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559768748230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559768748230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559768748230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1559768748230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1559768748812 ""}
