---
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: Parser CSR spec
INTR:
  FATAL:
    - DESCRIPTION: Overflow occurred on DSP Header FIFO 0
      NAME: dsp_dfifo0_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Header FIFO 1
      NAME: dsp_dfifo1_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Header FIFO 2
      NAME: dsp_dfifo2_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Header FIFO 3
      NAME: dsp_dfifo3_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Header FIFO 4
      NAME: dsp_dfifo4_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Header FIFO 5
      NAME: dsp_dfifo5_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Header FIFO 0
      NAME: dsp_dfifo0_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Header FIFO 1
      NAME: dsp_dfifo1_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Header FIFO 2
      NAME: dsp_dfifo2_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Header FIFO 3
      NAME: dsp_dfifo3_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Header FIFO 4
      NAME: dsp_dfifo4_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Header FIFO 5
      NAME: dsp_dfifo5_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 0
      NAME: dsp_mc_fifo0_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 1
      NAME: dsp_mc_fifo1_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 2
      NAME: dsp_mc_fifo2_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 3
      NAME: dsp_mc_fifo3_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 4
      NAME: dsp_mc_fifo4_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 5
      NAME: dsp_mc_fifo5_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 0
      NAME: dsp_mc_fifo0_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 1
      NAME: dsp_mc_fifo1_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 2
      NAME: dsp_mc_fifo2_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 3
      NAME: dsp_mc_fifo3_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 4
      NAME: dsp_mc_fifo4_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 5
      NAME: dsp_mc_fifo5_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 0
      NAME: dsp_eop_ptr_fifo0_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 1
      NAME: dsp_eop_ptr_fifo1_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 2
      NAME: dsp_eop_ptr_fifo2_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 3
      NAME: dsp_eop_ptr_fifo3_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 4
      NAME: dsp_eop_ptr_fifo4_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 5
      NAME: dsp_eop_ptr_fifo5_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 0
      NAME: dsp_eop_ptr_fifo0_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 1
      NAME: dsp_eop_ptr_fifo1_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 2
      NAME: dsp_eop_ptr_fifo2_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 3
      NAME: dsp_eop_ptr_fifo3_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 4
      NAME: dsp_eop_ptr_fifo4_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 5
      NAME: dsp_eop_ptr_fifo5_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 0
      NAME: dsp_tstr_fifo0_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 1
      NAME: dsp_tstr_fifo1_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 2
      NAME: dsp_tstr_fifo2_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 3
      NAME: dsp_tstr_fifo3_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 4
      NAME: dsp_tstr_fifo4_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 5
      NAME: dsp_tstr_fifo5_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 0
      NAME: dsp_tstr_fifo0_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 1
      NAME: dsp_tstr_fifo1_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 2
      NAME: dsp_tstr_fifo2_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 3
      NAME: dsp_tstr_fifo3_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 4
      NAME: dsp_tstr_fifo4_uflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 5
      NAME: dsp_tstr_fifo5_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 0 FIFO
      NAME: rob_ctx0_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 1 FIFO
      NAME: rob_ctx1_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 2 FIFO
      NAME: rob_ctx2_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 3 FIFO
      NAME: rob_ctx3_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 4 FIFO
      NAME: rob_ctx4_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 5 FIFO
      NAME: rob_ctx5_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 0 FIFO
      NAME: rob_ctx0_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 1 FIFO
      NAME: rob_ctx1_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 2 FIFO
      NAME: rob_ctx2_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 3 FIFO
      NAME: rob_ctx3_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 4 FIFO
      NAME: rob_ctx4_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on ROB PRV CTX 5 FIFO
      NAME: rob_ctx5_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Double bit uncorrectable error occurred on Header FIFO 0
      NAME: dsp_dfifo_mem0_merr
      WIDTH: 1
    - DESCRIPTION: Double bit uncorrectable error occurred on Header FIFO 1
      NAME: dsp_dfifo_mem1_merr
      WIDTH: 1
    - DESCRIPTION: Double bit uncorrectable error occurred on ROB PRV FIFO
      NAME: rob_prv_mem_merr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: Interrupt for outer IPV4 checksum error
      NAME: outer_ipv4_checksum
      WIDTH: 1
    - DESCRIPTION: Interrupt for inner IPV4 checksum error
      NAME: inner_ipv4_checksum
      WIDTH: 1
    - DESCRIPTION: Interrupt for no tcam rule match error
      NAME: no_tcam_match
      WIDTH: 1
    - DESCRIPTION: Interrupt for parser timeout error
      NAME: parser_timeout
      WIDTH: 1
    - DESCRIPTION: Interrupt for PRV pointer out of range error
      NAME: prv_oor
      WIDTH: 1
    - DESCRIPTION: Interrupt for packet pointer out of range error
      NAME: pkt_ptr_oor
      WIDTH: 1
    - DESCRIPTION: Interrupt for header bytes out of range error
      NAME: hdr_byte_oor
      WIDTH: 1
    - DESCRIPTION: Interrupt for GPR reg access out of range error
      NAME: gp_byte_oor
      WIDTH: 1
    - DESCRIPTION: Single bit correctable error occurred on Header FIFO 0
      NAME: dsp_dfifo_mem0_serr
      WIDTH: 1
    - DESCRIPTION: Single bit correctable error occurred on Header FIFO 0
      NAME: dsp_dfifo_mem1_serr
      WIDTH: 1
    - DESCRIPTION: Single bit correctable error occurred on ROB PRV FIFO
      NAME: rob_prv_mem_serr
      WIDTH: 1
    - DESCRIPTION: Parity error occurred on action memory
      NAME: prs_action_mem0_perr
      WIDTH: 1
    - DESCRIPTION: Parity error occurred on action memory
      NAME: prs_action_mem1_perr
      WIDTH: 1
    - DESCRIPTION: Parity error occurred on action memory
      NAME: prs_action_mem2_perr
      WIDTH: 1
    - DESCRIPTION: Parity error occurred on action memory
      NAME: prs_action_mem3_perr
      WIDTH: 1
    - DESCRIPTION: Parity error occurred on action memory
      NAME: prs_action_mem4_perr
      WIDTH: 1
    - DESCRIPTION: Parity error occurred on action memory
      NAME: prs_action_mem5_perr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: erp_prs_an
PARENTNAME: EFP_RFP_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: erp_prs_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: erp_prs_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: erp_prs_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: Overflow occurred on DSP Header FIFO 0
        NAME: dsp_dfifo0_oflw
        WIDTH: 1
      - &2
        DESCRIPTION: Overflow occurred on DSP Header FIFO 1
        NAME: dsp_dfifo1_oflw
        WIDTH: 1
      - &3
        DESCRIPTION: Overflow occurred on DSP Header FIFO 2
        NAME: dsp_dfifo2_oflw
        WIDTH: 1
      - &4
        DESCRIPTION: Overflow occurred on DSP Header FIFO 3
        NAME: dsp_dfifo3_oflw
        WIDTH: 1
      - &5
        DESCRIPTION: Overflow occurred on DSP Header FIFO 4
        NAME: dsp_dfifo4_oflw
        WIDTH: 1
      - &6
        DESCRIPTION: Overflow occurred on DSP Header FIFO 5
        NAME: dsp_dfifo5_oflw
        WIDTH: 1
      - &7
        DESCRIPTION: Underflow occurred on DSP Header FIFO 0
        NAME: dsp_dfifo0_uflw
        WIDTH: 1
      - &8
        DESCRIPTION: Underflow occurred on DSP Header FIFO 1
        NAME: dsp_dfifo1_uflw
        WIDTH: 1
      - &9
        DESCRIPTION: Underflow occurred on DSP Header FIFO 2
        NAME: dsp_dfifo2_uflw
        WIDTH: 1
      - &10
        DESCRIPTION: Underflow occurred on DSP Header FIFO 3
        NAME: dsp_dfifo3_uflw
        WIDTH: 1
      - &11
        DESCRIPTION: Underflow occurred on DSP Header FIFO 4
        NAME: dsp_dfifo4_uflw
        WIDTH: 1
      - &12
        DESCRIPTION: Underflow occurred on DSP Header FIFO 5
        NAME: dsp_dfifo5_uflw
        WIDTH: 1
      - &13
        DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 0
        NAME: dsp_mc_fifo0_oflw
        WIDTH: 1
      - &14
        DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 1
        NAME: dsp_mc_fifo1_oflw
        WIDTH: 1
      - &15
        DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 2
        NAME: dsp_mc_fifo2_oflw
        WIDTH: 1
      - &16
        DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 3
        NAME: dsp_mc_fifo3_oflw
        WIDTH: 1
      - &17
        DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 4
        NAME: dsp_mc_fifo4_oflw
        WIDTH: 1
      - &18
        DESCRIPTION: Overflow occurred on DSP max lookup cycle FIFO 5
        NAME: dsp_mc_fifo5_oflw
        WIDTH: 1
      - &19
        DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 0
        NAME: dsp_mc_fifo0_uflw
        WIDTH: 1
      - &20
        DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 1
        NAME: dsp_mc_fifo1_uflw
        WIDTH: 1
      - &21
        DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 2
        NAME: dsp_mc_fifo2_uflw
        WIDTH: 1
      - &22
        DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 3
        NAME: dsp_mc_fifo3_uflw
        WIDTH: 1
      - &23
        DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 4
        NAME: dsp_mc_fifo4_uflw
        WIDTH: 1
      - &24
        DESCRIPTION: Underflow occurred on DSP max lookup cycle FIFO 5
        NAME: dsp_mc_fifo5_uflw
        WIDTH: 1
      - &25
        DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 0
        NAME: dsp_eop_ptr_fifo0_oflw
        WIDTH: 1
      - &26
        DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 1
        NAME: dsp_eop_ptr_fifo1_oflw
        WIDTH: 1
      - &27
        DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 2
        NAME: dsp_eop_ptr_fifo2_oflw
        WIDTH: 1
      - &28
        DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 3
        NAME: dsp_eop_ptr_fifo3_oflw
        WIDTH: 1
      - &29
        DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 4
        NAME: dsp_eop_ptr_fifo4_oflw
        WIDTH: 1
      - &30
        DESCRIPTION: Overflow occurred on DSP EOP ptr FIFO 5
        NAME: dsp_eop_ptr_fifo5_oflw
        WIDTH: 1
      - &31
        DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 0
        NAME: dsp_eop_ptr_fifo0_uflw
        WIDTH: 1
      - &32
        DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 1
        NAME: dsp_eop_ptr_fifo1_uflw
        WIDTH: 1
      - &33
        DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 2
        NAME: dsp_eop_ptr_fifo2_uflw
        WIDTH: 1
      - &34
        DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 3
        NAME: dsp_eop_ptr_fifo3_uflw
        WIDTH: 1
      - &35
        DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 4
        NAME: dsp_eop_ptr_fifo4_uflw
        WIDTH: 1
      - &36
        DESCRIPTION: Underflow occurred on DSP EOP ptr FIFO 5
        NAME: dsp_eop_ptr_fifo5_uflw
        WIDTH: 1
      - &37
        DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 0
        NAME: dsp_tstr_fifo0_oflw
        WIDTH: 1
      - &38
        DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 1
        NAME: dsp_tstr_fifo1_oflw
        WIDTH: 1
      - &39
        DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 2
        NAME: dsp_tstr_fifo2_oflw
        WIDTH: 1
      - &40
        DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 3
        NAME: dsp_tstr_fifo3_oflw
        WIDTH: 1
      - &41
        DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 4
        NAME: dsp_tstr_fifo4_oflw
        WIDTH: 1
      - &42
        DESCRIPTION: Overflow occurred on DSP Timestamp/Stream FIFO 5
        NAME: dsp_tstr_fifo5_oflw
        WIDTH: 1
      - &43
        DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 0
        NAME: dsp_tstr_fifo0_uflw
        WIDTH: 1
      - &44
        DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 1
        NAME: dsp_tstr_fifo1_uflw
        WIDTH: 1
      - &45
        DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 2
        NAME: dsp_tstr_fifo2_uflw
        WIDTH: 1
      - &46
        DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 3
        NAME: dsp_tstr_fifo3_uflw
        WIDTH: 1
      - &47
        DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 4
        NAME: dsp_tstr_fifo4_uflw
        WIDTH: 1
      - &48
        DESCRIPTION: Underflow occurred on DSP Timestamp/Stream FIFO 5
        NAME: dsp_tstr_fifo5_uflw
        WIDTH: 1
      - &49
        DESCRIPTION: Overflow occurred on ROB PRV CTX 0 FIFO
        NAME: rob_ctx0_fifo_oflw
        WIDTH: 1
      - &50
        DESCRIPTION: Overflow occurred on ROB PRV CTX 1 FIFO
        NAME: rob_ctx1_fifo_oflw
        WIDTH: 1
      - &51
        DESCRIPTION: Overflow occurred on ROB PRV CTX 2 FIFO
        NAME: rob_ctx2_fifo_oflw
        WIDTH: 1
      - &52
        DESCRIPTION: Overflow occurred on ROB PRV CTX 3 FIFO
        NAME: rob_ctx3_fifo_oflw
        WIDTH: 1
      - &53
        DESCRIPTION: Overflow occurred on ROB PRV CTX 4 FIFO
        NAME: rob_ctx4_fifo_oflw
        WIDTH: 1
      - &54
        DESCRIPTION: Overflow occurred on ROB PRV CTX 5 FIFO
        NAME: rob_ctx5_fifo_oflw
        WIDTH: 1
      - &55
        DESCRIPTION: Overflow occurred on ROB PRV CTX 0 FIFO
        NAME: rob_ctx0_fifo_uflw
        WIDTH: 1
      - &56
        DESCRIPTION: Overflow occurred on ROB PRV CTX 1 FIFO
        NAME: rob_ctx1_fifo_uflw
        WIDTH: 1
      - &57
        DESCRIPTION: Overflow occurred on ROB PRV CTX 2 FIFO
        NAME: rob_ctx2_fifo_uflw
        WIDTH: 1
      - &58
        DESCRIPTION: Overflow occurred on ROB PRV CTX 3 FIFO
        NAME: rob_ctx3_fifo_uflw
        WIDTH: 1
      - &59
        DESCRIPTION: Overflow occurred on ROB PRV CTX 4 FIFO
        NAME: rob_ctx4_fifo_uflw
        WIDTH: 1
      - &60
        DESCRIPTION: Overflow occurred on ROB PRV CTX 5 FIFO
        NAME: rob_ctx5_fifo_uflw
        WIDTH: 1
      - &61
        DESCRIPTION: Double bit uncorrectable error occurred on Header FIFO 0
        NAME: dsp_dfifo_mem0_merr
        WIDTH: 1
      - &62
        DESCRIPTION: Double bit uncorrectable error occurred on Header FIFO 1
        NAME: dsp_dfifo_mem1_merr
        WIDTH: 1
      - &63
        DESCRIPTION: Double bit uncorrectable error occurred on ROB PRV FIFO
        NAME: rob_prv_mem_merr
        WIDTH: 1
    NAME: erp_prs_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
    NAME: erp_prs_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
    NAME: erp_prs_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
    NAME: erp_prs_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
    NAME: erp_prs_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &64
        DESCRIPTION: Interrupt for outer IPV4 checksum error
        NAME: outer_ipv4_checksum
        WIDTH: 1
      - &65
        DESCRIPTION: Interrupt for inner IPV4 checksum error
        NAME: inner_ipv4_checksum
        WIDTH: 1
      - &66
        DESCRIPTION: Interrupt for no tcam rule match error
        NAME: no_tcam_match
        WIDTH: 1
      - &67
        DESCRIPTION: Interrupt for parser timeout error
        NAME: parser_timeout
        WIDTH: 1
      - &68
        DESCRIPTION: Interrupt for PRV pointer out of range error
        NAME: prv_oor
        WIDTH: 1
      - &69
        DESCRIPTION: Interrupt for packet pointer out of range error
        NAME: pkt_ptr_oor
        WIDTH: 1
      - &70
        DESCRIPTION: Interrupt for header bytes out of range error
        NAME: hdr_byte_oor
        WIDTH: 1
      - &71
        DESCRIPTION: Interrupt for GPR reg access out of range error
        NAME: gp_byte_oor
        WIDTH: 1
      - &72
        DESCRIPTION: Single bit correctable error occurred on Header FIFO 0
        NAME: dsp_dfifo_mem0_serr
        WIDTH: 1
      - &73
        DESCRIPTION: Single bit correctable error occurred on Header FIFO 0
        NAME: dsp_dfifo_mem1_serr
        WIDTH: 1
      - &74
        DESCRIPTION: Single bit correctable error occurred on ROB PRV FIFO
        NAME: rob_prv_mem_serr
        WIDTH: 1
      - &75
        DESCRIPTION: Parity error occurred on action memory
        NAME: prs_action_mem0_perr
        WIDTH: 1
      - &76
        DESCRIPTION: Parity error occurred on action memory
        NAME: prs_action_mem1_perr
        WIDTH: 1
      - &77
        DESCRIPTION: Parity error occurred on action memory
        NAME: prs_action_mem2_perr
        WIDTH: 1
      - &78
        DESCRIPTION: Parity error occurred on action memory
        NAME: prs_action_mem3_perr
        WIDTH: 1
      - &79
        DESCRIPTION: Parity error occurred on action memory
        NAME: prs_action_mem4_perr
        WIDTH: 1
      - &80
        DESCRIPTION: Parity error occurred on action memory
        NAME: prs_action_mem5_perr
        WIDTH: 1
    NAME: erp_prs_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
    NAME: erp_prs_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
    NAME: erp_prs_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
    NAME: erp_prs_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
    NAME: erp_prs_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: |-
      features field has the following format:
      				       [15:11] - RSVD
                                             [10:9] - Parse Depth: 0=192B, 1-3: RSVD,
      				       [8:7]  - Number of Context Engines: 0=4, 1=6, 2/3=RSVD
      				       [6]    - Datapath Width: 0=256, 1=128
      				       [5:3]  - PRS Mode: 0=FPG, 1=ERP, 2=EFP, 3=FAE, 4-7=RSVD
      				       [2:1]  - Cam Depth: 0=256, 1=128, 2/3=RSVD
      				       [0]    - Emulation mode
    FLDLST:
      - ATTR: 1
        DEFAULT: 13
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 13
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: prs_features
    TEST_ATTR: 0
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: prs_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: prs_scratchpad
    WIDTH: 64
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          First SRAM ECC/Parity error detected.Set when first error is detected. Reset when corresponding interrupt status bit is cleared.
                                  [0] - rob_prv_mem_merr,
                                  [1] - dsp_dfifo_mem0_merr, 
                                  [2] - dsp_dfifo_mem1_merr, 
                                  [3] - prs_action_mem0_perr,
                                  [4] - prs_action_mem1_perr,
                                  [5] - prs_action_mem2_perr,
                                  [6] - prs_action_mem3_perr,
                                  [7] - prs_action_mem4_perr,
                                  [8] - prs_action_mem5_perr,
                                  [9] - rob_prv_mem_serr,
                                  [10] - dsp_dfifo_mem_serr,
                                  [11] - dsp_dfifo_mem_serr
        NAME: val
        WIDTH: 12
    NAME: prs_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to ECC error detected while reading data from SRAM '
        NAME: val
        WIDTH: 10
    NAME: prs_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 9
    NAME: prs_sram_log_addr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into ROB PRV Memory'
        NAME: prs_rob_prv_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into DSP FIFO0 Memory'
        NAME: prs_dsp_fifo_mem0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into DSP FIFO1 Memory'
        NAME: prs_dsp_fifo_mem1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                    Applied to all memory error injection
                                    0 - Uncorrectable error
                                    1 - Correctable error 
        NAME: err_type
        WIDTH: 1
    NAME: prs_mem_err_inj_cfg
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'Almost full FIFO threshold -- this is headroom from full per fifo. If number of entries in any FIFO exceeds total_occupancy-af_thold, prs_xoff is asserted up stream.'
    FLDLST:
      - DEFAULT: 6
        DESCRIPTION: 'Almost full FIFO threshold -- this is headroom from full per fifo. If number of entries in any FIFO exceeds total_occupancy-af_thold, prs_xoff is asserted up stream.'
        NAME: data
        WIDTH: 7
    NAME: prs_dsp_dfifo_mem_af_thold
  - ATTR: 5
    COUNT: 1
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: '0=Disabled, 1=Single Serdes (<=25G), 2=Dual Serdes (40G/50G), 3=Quad Serdes(100G)'
        NAME: intf0mode
        WIDTH: 2
    NAME: prs_intf_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: '1=Enable error checking, 0=Disable error checking.'
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: Check outer IPV4 checksum error
        NAME: outer_ipv4_checksum
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Check inner IPV4 checksum error
        NAME: inner_ipv4_checksum
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: "Doesn't make sense to disable tcam miss check since we must stop parsing at this point. Check will always happen, but will not flag error if this bit is 0."
        NAME: no_tcam_match
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Check parser timeout error
        NAME: parser_timeout
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Check PRV out of range error
        NAME: prv_oor
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Check packet pointer out of range error
        NAME: pkt_ptr_oor
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Check header buffer overflow error
        NAME: hdr_buf_overflow
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Check header bytes out of range error
        NAME: hdr_byte_oor
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Check move GP bytes out of range error
        NAME: gp_byte_oor
        WIDTH: 1
    NAME: prs_err_chk_en
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Trap code is the reported error code written into prv.hw_err field for the various parser errors.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Error code for outer IPV4 checksum error
        NAME: outer_ipv4_checksum
        WIDTH: 7
      - DEFAULT: 1
        DESCRIPTION: Error code for inner IPV4 checksum error
        NAME: inner_ipv4_checksum
        WIDTH: 7
      - DEFAULT: 2
        DESCRIPTION: Error code for no tcam rule match error
        NAME: no_tcam_match
        WIDTH: 7
      - DEFAULT: 3
        DESCRIPTION: Error code for parser timeout error
        NAME: parser_timeout
        WIDTH: 7
      - DEFAULT: 4
        DESCRIPTION: Error code for PRV out of range error
        NAME: prv_oor
        WIDTH: 7
      - DEFAULT: 5
        DESCRIPTION: Error code for packet pointer out of range error
        NAME: pkt_ptr_oor
        WIDTH: 7
      - DEFAULT: 6
        DESCRIPTION: Error code for header buffer overflow error
        NAME: hdr_buf_overflow
        WIDTH: 7
      - DEFAULT: 7
        DESCRIPTION: Error code for header bytes out of range error
        NAME: hdr_byte_oor
        WIDTH: 7
    NAME: prs_err_tcode0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Trap code is the reported error code written into prv.hw_err field for the various parser errors.
    FLDLST:
      - DEFAULT: 8
        DESCRIPTION: Error code for move GP bytes out of range error
        NAME: gp_byte_oor
        WIDTH: 7
      - DEFAULT: 9
        DESCRIPTION: Error code for parity error on Action memory
        NAME: action_mem_perr
        WIDTH: 7
    NAME: prs_err_tcode1
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Enable/Disable termination of parsing packet when maximum number of lookup cycle reached (typically pkt_len/4)
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'If this is 1, every packet will do a maximum of fixed_cnt cam lookups.  If this number is exceeded, header parsing is terminated with parser_timeout error condition.'
        NAME: use_fixed
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Maximum number of parser lookups allowed per packet if use_fixed==1, otherwise this is don't care."
        NAME: fixed_cnt
        WIDTH: 6
      - DEFAULT: 6
        DESCRIPTION: Every packet will get at least this many lookup cycles.  This only applies if use_fixed==0.  The total number of lookups before parser_timeout is triggered is init_cycle_cnt + pkt_len/4.  This can be used to add additional lookup cycles to account for IPG/CRC bytes.
        NAME: init_cycle_cnt
        WIDTH: 6
    NAME: prs_max_lu_cycle_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: This config register allows either the ingress stream to be hardcoded per interface based on CSR value or to use ingress_stream that is sent in with SOP in input interface
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: '1=Use stream number configured in CSR reg for each interface, 0=Use stream number that arrives with SOP on input interface'
        NAME: fixed_stream_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream number for interface.  This stream number will be used for all packet that arrive on the corresponding interface if fixed_stream_en==1.
        NAME: intf0_stream
        WIDTH: 5
    NAME: prs_stream_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: This register is for debug purposes only. For 50G/100G interface it allows only 1 context engine to be used.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: '0=Spray to all CTX blocks (4 for 100G, 2 for 50G), 1=Hardcoded ctx specification'
        NAME: use_one_ctx
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CTX number to use for all packet.  For 50G this will be offset from interface 2
        NAME: ctx_num
        WIDTH: 3
    NAME: prs_static_ctx_sel
  - ATTR: 5
    DESCRIPTION: PRS FLA Ring Module ID
    FLDLST:
      - DEFAULT: 17
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: fld_val
        WIDTH: 8
    NAME: prs_fla_ring_module_id_cfg
    TEST_ATTR: 2
  - ATTR: 10
    DESCRIPTION: 'PRS Flow Control Status - Sticky Clear on Read'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: This will be set if there are PRVs ready to send and get_prv hasn't arrived for > 6 cycles
        NAME: fld_fctrl_get_prv
        WIDTH: 1
    NAME: prs_flow_ctrl_sta
  - ATTR: 9
    DESCRIPTION: 'Status register to track the header buffer FIFO empty status. 1 bit per context engine. 1=Empty, 0=Not empty'
    FLDLST:
      - DESCRIPTION: HDB FIFO for context 0 is empty
        NAME: ctx0
        WIDTH: 1
      - DESCRIPTION: HDB FIFO for context 1 is empty
        NAME: ctx1
        WIDTH: 1
      - DESCRIPTION: HDB FIFO for context 2 is empty
        NAME: ctx2
        WIDTH: 1
      - DESCRIPTION: HDB FIFO for context 3 is empty
        NAME: ctx3
        WIDTH: 1
      - DESCRIPTION: HDB FIFO for context 4 is empty
        NAME: ctx4
        WIDTH: 1
      - DESCRIPTION: HDB FIFO for context 5 is empty
        NAME: ctx5
        WIDTH: 1
    NAME: prs_hdb_fifo_empty
  - ATTR: 10
    DESCRIPTION: Number of SOPs received from FPG misc
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of SOPs received for from FPG misc
        NAME: data
        WIDTH: 32
    NAME: prs_sta_cnt_sop_cnt
  - ATTR: 10
    DESCRIPTION: Number of EOPs received for from FPG misc
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of EOPs received from FPG misc
        NAME: data
        WIDTH: 32
    NAME: prs_sta_cnt_eop_cnt
  - ATTR: 10
    DESCRIPTION: Number of cam lookups done
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of cam lookups done
        NAME: data
        WIDTH: 48
    NAME: prs_sta_cnt_cam_lkp_cnt
  - ATTR: 10
    DESCRIPTION: Number of cam matches seen
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of cam matches seen
        NAME: data
        WIDTH: 48
    NAME: prs_sta_cnt_cam_match_cnt
  - ATTR: 10
    DESCRIPTION: Number of PRVs sent out
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRVs sent out
        NAME: data
        WIDTH: 32
    NAME: prs_sta_cnt_num_prv_sent_cnt
  - ATTR: 10
    DESCRIPTION: Number of outer IPV4 checksum errors
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of outer IPV4 checksum errors
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_outer_ipv4_checksum_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of inner IPV4 checksum errors
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of inner IPV4 checksum errors
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_inner_ipv4_checksum_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of no_tcam_match errors
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of no_tcam_match errors
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_no_tcam_match_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of parser_timeout errors
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of parser_timeout errors
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_parser_timeout_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of PRV out of range errors
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRV out of range errors
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_prv_oor_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of Pkt pointer out of range errors
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: 'Number of Pkt pointer out of range errors for CTX '
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_pkt_ptr_oor_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of header out of range errors
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of header out of range errors
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_hdr_byte_oor_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of GPR access out of range errors
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of GPR access out of range errors
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_gp_byte_oor_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of single bit errors that occurred on DSP FIFO Mem 0
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of single bit errors that occurred on DSP FIFO Mem 0
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_dsp_dfifo_mem0_ecc_sb_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of single bit errors that occurred on DSP FIFO Mem 1
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of single bit errors that occurred on DSP FIFO Mem 1
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_dsp_dfifo_mem1_ecc_sb_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of single bit errors that occurred on DSP FIFO Mem 2
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of single bit errors that occurred on DSP FIFO Mem 2
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_dsp_dfifo_mem2_ecc_sb_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of single bit errors that occurred on DSP FIFO Mem 3
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of single bit errors that occurred on DSP FIFO Mem 3
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_dsp_dfifo_mem3_ecc_sb_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of double bit errors that occurred on DSP FIFO SRAM 0
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of double bit errors that occurred on DSP FIFO SRAM 0
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_dsp_dfifo_mem0_ecc_db_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of double bit errors that occurred on DSP FIFO SRAM 1
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of double bit errors that occurred on DSP FIFO SRAM 1
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_dsp_dfifo_mem1_ecc_db_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of double bit errors that occurred on DSP FIFO SRAM 2
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of double bit errors that occurred on DSP FIFO SRAM 2
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_dsp_dfifo_mem2_ecc_db_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of double bit errors that occurred on DSP FIFO SRAM 3
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of double bit errors that occurred on DSP FIFO SRAM 3
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_dsp_dfifo_mem3_ecc_db_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of single bit errors that occurred on ROB PRV SRAM
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of single bit errors that occurred on ROB PRV SRAM
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_rob_prv_ecc_sb_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of double bit errors that occurred on ROB PRV SRAM
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of double bit errors that occurred on ROB PRV SRAM
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_rob_prv_ecc_db_err_cnt
  - ATTR: 10
    DESCRIPTION: Number of parity errors that occurred on action SRAM 0
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of parity errors that occurred action SRAM 0
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_action_mem0_perr_cnt
  - ATTR: 10
    DESCRIPTION: Number of parity errors that occurred on action SRAM 1
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of parity errors that occurred action SRAM 1
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_action_mem1_perr_cnt
  - ATTR: 10
    DESCRIPTION: Number of parity errors that occurred on action SRAM 2
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of parity errors that occurred action SRAM 2
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_action_mem2_perr_cnt
  - ATTR: 10
    DESCRIPTION: Number of parity errors that occurred on action SRAM 3
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of parity errors that occurred action SRAM 3
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_action_mem3_perr_cnt
  - ATTR: 10
    DESCRIPTION: Number of parity errors that occurred on action SRAM 4
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of parity errors that occurred action SRAM 4
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_action_mem4_perr_cnt
  - ATTR: 10
    DESCRIPTION: Number of parity errors that occurred on action SRAM 5
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of parity errors that occurred action SRAM 5
        NAME: data
        WIDTH: 8
    NAME: prs_sta_cnt_action_mem5_perr_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Parser TCAM rule and Mask.
    ENTRIES: 256
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Valid bit for the TCAM rule.
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Current parser state. This field cannot be masked.
        NAME: parser_state
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: The ternary pattern to be matched. (key & mask) is compared to pattern to determine if the search key matched a TCAM rule.
        NAME: pattern
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: Mask for the portion of the lookup key corresponding to the pattern. The parser_state field of the lookup key cannot be masked.
        NAME: mask
        WIDTH: 32
    MAX_ENTRIES: 256
    NAME: prs_tcam
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Sequence Memory Fields. The Sequence Memory orchestrates the parser state machine and handles GPR operations.
    ENTRIES: 256
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Next parser state. State f7 is the terminate state. If any rule has the terminate state as the new parser state, the parser will stop parsing the packet and send the current PRV to the downstream module. 
          
               States f8, f9, fa, fb, fc, fd, fe, ff indicate if any of the 8 GPRs (0-7) should be loaded into ParserState.
        NAME: new_parser_state
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-
          Source of the next lookup key:
                     - 2'b00 : GPR 0-3
                     - 2'b01: GPR 4-7
                     - 2'b10: PBV
                     - 2'b11: Rsvd
                     This is stored as 1-hot encoded value
        NAME: key_src
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: Number of bytes to add the the current packet pointer. Maximum number of bytes that can be added is 8.
        NAME: pkt_ptr_incr
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Set to 1 when parser state transitions from parsing outer headers to inner headers.
        NAME: set_act_context
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                     - 2'b00: Nop
                     - 2'b01: Move_to_GPR
                     - 2'b10: Add_to_GPR
                     - 2'b11: Write_GPR
        NAME: gpr_instr_opcode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          - Move_to_GPR: {offset(3b), val(5b), gpr_addr(4b)}
          
          Operands: offset (3b), val(5b), gpr_addr (4b). 
          The command takes as input a byte offset from the packetPointer to extract the data. Based on the size of the GPR (encoded in gpr_addr), one or more bytes from the specified offset may be loaded into the GPR. The design only supports extracting fields from an 8B segment starting at packetPointer. Any bytes acessed beyond the 8B segment will be treated as 0. The instruction also supports adding a 5b signed value (val) to the GPR during the move. Hardware will sign-extend the MSB of val to match the GPR width, which is inferred from the GPR address. The arithmetic operation during the move is an optimization that allows adding or subtracting small values to/from the GPR during the move. 
          Example: 
          Move_to_GPR (5, 0x12, 0xc):
          {GP0, GP1, GP2, GP3} = (HDR[63:0] << (5*8)) + 0xfffffff2
          
          - Add_to_GPR: {val(8b), gpr_addr(4b)}
          
          Operands: val (8b), gpr_addr (4b). Add a signed value val to GPR addressed by gpr_addr. Overflow is ignored. val is sign-extended to match the GPR width.
          
          
          - Write_GPR:{val(8b), gpr_byte_addr(3b)}
          
          Operands: val (8b), gpr_byte_addr (3b). Write a fixed value val to GPR addressed by gpr_byte_addr.  The GPR address is always a byte address.
        NAME: gpr_instr_operand
        WIDTH: 12
    NAME: prs_seq_mem
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    ENTRIES: 54
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: This memory is used as FIFO for the PRVs in the reorder buffer while they are waiting to be sent to downstream module. Access is for debug purposes only.
        NAME: data
        WIDTH: 288
    MAX_ENTRIES: 54
    NAME: prs_rob_prv_mem_dhs
  - ATTR: 6
    COUNT: 1
    ENTRIES: 3072
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'List of at most 8 instructions associated with the TCAM rule. Each instruction is 14b wide. A TCAM rule can have two sets of actions: one set of the outer headers and one for the inner headers. The address of the TCAM rule is determined by {action_context, match_index[7:0]} so addresses 0-255 contain outer header and 256-511 contain inner header actions. Access can be done while traffic is flowing.'
        NAME: data
        STRUCT_NAME: prs_action_mem_t
        WIDTH: 112
    MAX_ENTRIES: 3072
    NAME: prs_action_mem_dhs
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Read/Write Access to HDB Memory
    ENTRIES: 72
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'HDB data fifo memory structure -- contains data, SOP, EOP, byte_valid. Access is for debug purposes only.'
        NAME: data
        WIDTH: 263
    MAX_ENTRIES: 384
    MAX_WIDTH: 512
    NAME: prs_dsp_dfifo_mem_dhs_0
    TEST_ATTR: 4
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Read/Write Access to HDB Memory
    ENTRIES: 72
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'HDB data fifo memory structure -- contains data, SOP, EOP, byte_valid. Access is for debug purposes only.'
        NAME: data
        WIDTH: 263
    MAX_ENTRIES: 384
    MAX_WIDTH: 512
    NAME: prs_dsp_dfifo_mem_dhs_1
    TEST_ATTR: 4
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Initial parser state lookup table. Stream number is used to index into this table and contents of entry is used as SOP state for CAM lookup.
    ENTRIES: 24
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Initial parser state lookup table. This table is indexed by the ingress stream number.
        NAME: parser_state
        WIDTH: 8
    MAX_ENTRIES: 24
    NAME: prs_initial_state
  - ATTR: 6
    DESCRIPTION: Access to PRS DSP Stats Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: PRS DSP Debug Probe Status
        OFFSET: 7
        SFX: ev_status
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: PRS DSP Debug Probe Max Usage Value
        OFFSET: 6
        SFX: ev_max_usage
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: PRS DSP Debug Probe Usage Count
        OFFSET: 5
        SFX: ev_usage_count
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: PRS DSP Debug Probe Event Count
        OFFSET: 4
        SFX: ev_count
        SWA: 8388608
        TYPE: 4096
      - DEFAULT: 0
        DESCRIPTION: PRS DSP Debug Probe EV Match Value
        OFFSET: 3
        SFX: ev_match_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: PRS DSP Debug Probe EV Mask Value
        OFFSET: 2
        SFX: ev_mask_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: PRS DSP Debug Probe Clear state
        OFFSET: 1
        SFX: ev_clear
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: PRS DSP Debug Probe Enable/ARB
        OFFSET: 0
        SFX: ev_enable
        SWA: 2097152
        TYPE: RE_CFG
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: PRS DSP Statistics Counters
        NAME: fld_count
        WIDTH: 64
    NAME: prs_dsp_dbg_probe
    TEST_ATTR: 0
  - ATTR: 6
    DESCRIPTION: Access to PRS CTX/ROB Stats Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: PRS CTX/ROB Debug Probe Status
        OFFSET: 7
        SFX: ev_status
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: PRS CTX/ROB Debug Probe Max Usage Value
        OFFSET: 6
        SFX: ev_max_usage
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: PRS CTX/ROB Debug Probe Usage Count
        OFFSET: 5
        SFX: ev_usage_count
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: PRS CTX/ROB Debug Probe Event Count
        OFFSET: 4
        SFX: ev_count
        SWA: 8388608
        TYPE: 4096
      - DEFAULT: 0
        DESCRIPTION: PRS CTX/ROB Debug Probe EV Match Value
        OFFSET: 3
        SFX: ev_match_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: PRS CTX/ROB Debug Probe EV Mask Value
        OFFSET: 2
        SFX: ev_mask_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: PRS CTX/ROB Debug Probe Clear state
        OFFSET: 1
        SFX: ev_clear
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: PRS CTX/ROB Debug Probe Enable/ARB
        OFFSET: 0
        SFX: ev_enable
        SWA: 2097152
        TYPE: RE_CFG
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: PRS CTX/ROB Statistics Counters
        NAME: fld_count
        WIDTH: 64
    NAME: prs_ctx_rob_dbg_probe
    TEST_ATTR: 0
  - ATTR: 6
    DESCRIPTION: Access to PRS PRV Stats Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: PRS PRV Debug Probe Status
        OFFSET: 7
        SFX: ev_status
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: PRS PRV Debug Probe Max Usage Value
        OFFSET: 6
        SFX: ev_max_usage
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: PRS PRV Debug Probe Usage Count
        OFFSET: 5
        SFX: ev_usage_count
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: PRS PRV Debug Probe Event Count
        OFFSET: 4
        SFX: ev_count
        SWA: 8388608
        TYPE: 4096
      - DEFAULT: 0
        DESCRIPTION: PRS PRV Debug Probe EV Match Value
        OFFSET: 3
        SFX: ev_match_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: PRS PRV Debug Probe EV Mask Value
        OFFSET: 2
        SFX: ev_mask_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: PRS PRV Debug Probe Clear state
        OFFSET: 1
        SFX: ev_clear
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: PRS PRV Debug Probe Enable/ARB
        OFFSET: 0
        SFX: ev_enable
        SWA: 2097152
        TYPE: RE_CFG
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: PRS PRV Statistics Counters
        NAME: fld_count
        WIDTH: 64
    NAME: prs_prv_dbg_probe
    TEST_ATTR: 0
XASIZE: 0
