#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024103148670 .scope module, "TrafficLightStateMachine_tb" "TrafficLightStateMachine_tb" 2 3;
 .timescale -9 -12;
v00000241031ab110_0 .var "clk", 0 0;
v00000241031ab070_0 .var "enable", 0 0;
v00000241031aba70_0 .net "green", 0 0, L_00000241031ab250;  1 drivers
v00000241031ab2f0_0 .net "red", 0 0, L_00000241031ab6b0;  1 drivers
v00000241031ab9d0_0 .var "reset_n", 0 0;
v00000241031abf70_0 .net "yellow", 0 0, L_00000241031abb10;  1 drivers
S_000002410314bb80 .scope module, "uut" "TrafficLightStateMachine" 2 16, 3 1 0, S_0000024103148670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "red";
    .port_info 4 /OUTPUT 1 "yellow";
    .port_info 5 /OUTPUT 1 "green";
P_000002410310bda0 .param/l "GREEN" 0 3 11, C4<001>;
P_000002410310bdd8 .param/l "RED" 0 3 11, C4<000>;
P_000002410310be10 .param/l "YELLOW" 0 3 11, C4<010>;
L_00000241031ac038 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024103108ce0_0 .net/2u *"_ivl_0", 2 0, L_00000241031ac038;  1 drivers
L_00000241031ac080 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024103106520_0 .net/2u *"_ivl_4", 2 0, L_00000241031ac080;  1 drivers
L_00000241031ac0c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000241031065c0_0 .net/2u *"_ivl_8", 2 0, L_00000241031ac0c8;  1 drivers
v0000024103106660_0 .net "clk", 0 0, v00000241031ab110_0;  1 drivers
v0000024103106700_0 .net "enable", 0 0, v00000241031ab070_0;  1 drivers
v00000241031067a0_0 .net "green", 0 0, L_00000241031ab250;  alias, 1 drivers
v0000024103106840_0 .var "next_state", 2 0;
v00000241031068e0_0 .net "red", 0 0, L_00000241031ab6b0;  alias, 1 drivers
v0000024103154100_0 .net "reset_n", 0 0, v00000241031ab9d0_0;  1 drivers
v00000241031541a0_0 .var "state", 2 0;
v0000024103154240_0 .net "yellow", 0 0, L_00000241031abb10;  alias, 1 drivers
E_0000024103149c70 .event anyedge, v00000241031541a0_0, v0000024103106700_0;
E_00000241031492b0/0 .event negedge, v0000024103154100_0;
E_00000241031492b0/1 .event posedge, v0000024103106660_0;
E_00000241031492b0 .event/or E_00000241031492b0/0, E_00000241031492b0/1;
L_00000241031ab6b0 .cmp/eq 3, v00000241031541a0_0, L_00000241031ac038;
L_00000241031abb10 .cmp/eq 3, v00000241031541a0_0, L_00000241031ac080;
L_00000241031ab250 .cmp/eq 3, v00000241031541a0_0, L_00000241031ac0c8;
    .scope S_000002410314bb80;
T_0 ;
    %wait E_00000241031492b0;
    %load/vec4 v0000024103154100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241031541a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024103106700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024103106840_0;
    %assign/vec4 v00000241031541a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002410314bb80;
T_1 ;
    %wait E_0000024103149c70;
    %load/vec4 v00000241031541a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024103106840_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0000024103106700_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %store/vec4 v0000024103106840_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0000024103106700_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0000024103106840_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000024103106700_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v0000024103106840_0, 0, 3;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024103148670;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241031ab110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241031ab9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241031ab070_0, 0, 1;
    %vpi_call 2 32 "$dumpfile", "WaveOutput.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024103148670 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241031ab9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241031ab070_0, 0, 1;
    %delay 320000, 0;
    %load/vec4 v00000241031aba70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 37 "$display", "Test 1 Failed" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 37 "$display", "Test 1 Passed" {0 0 0};
T_2.1 ;
    %delay 200000, 0;
    %load/vec4 v00000241031abf70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 2 38 "$display", "Test 2 Failed" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 38 "$display", "Test 2 Passed" {0 0 0};
T_2.3 ;
    %delay 70000, 0;
    %load/vec4 v00000241031ab2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call 2 39 "$display", "Test 3 Failed" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 39 "$display", "Test 3 Passed" {0 0 0};
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241031ab9d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241031ab9d0_0, 0, 1;
    %load/vec4 v00000241031ab2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call 2 41 "$display", "Test 4 Failed" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 41 "$display", "Test 4 Passed" {0 0 0};
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241031ab070_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241031ab070_0, 0, 1;
    %load/vec4 v00000241031ab2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call 2 43 "$display", "Test 5 Failed" {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 43 "$display", "Test 5 Passed" {0 0 0};
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241031ab9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241031ab070_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241031ab9d0_0, 0, 1;
    %load/vec4 v00000241031ab2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %vpi_call 2 45 "$display", "Test 6 Failed" {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 45 "$display", "Test 6 Passed" {0 0 0};
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241031ab070_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v00000241031ab2f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.15, 8;
    %load/vec4 v00000241031abf70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.15;
    %jmp/1 T_2.14, 8;
    %load/vec4 v00000241031aba70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.14;
    %jmp/0xz  T_2.12, 8;
    %vpi_call 2 46 "$display", "Test 7 Failed" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 46 "$display", "Test 7 Passed" {0 0 0};
T_2.13 ;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000024103148670;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000241031ab110_0;
    %inv;
    %store/vec4 v00000241031ab110_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "trafficlightstatemachine.v";
