// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
/*
 * Device Tree Source for the RZ/V2N EVK board
 *
 * Copyright (C) 2024 Renesas Electronics Corp.
 */

/dts-v1/;
#include "r9a09g056.dtsi"
#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
#include <dt-bindings/gpio/gpio.h>

/* eMMC/SD selection (for SD0)
 *
 * CN15 can be connected to either eSD or eMMC sub-board.
 * Set this macro to the appropriate value depending on
 * which sub-board is connected as below
 *
 * eMMC_SD_SEL: 0: eSD (default);	1: eMMC
 */
#define eMMC_SD_SEL		0

/ {
	model = "Renesas EVK based on r9a09g056n44";
	compatible = "renesas,r9a09g056n44-evk", "renesas,r9a09g056n44", "renesas,r9a09g056";

	aliases {
		serial0 = &scif0;
		serial1 = &sci0;
		serial2 = &sci4;
		serial3 = &sci5;
		serial4 = &sci8;
		serial5 = &sci9;
		mmc0 = &sdhi0;
		mmc1 = &sdhi1;
		mmc2 = &sdhi2;
		ethernet0 = &eth0;
		ethernet1 = &eth1;
	};

	chosen {
		bootargs = "ignore_loglevel";
		stdout-path = "serial0:115200n8";
	};

	memory@48000000 {
		device_type = "memory";
		/* first 128MB is reserved for secure area. */
		reg = <0x0 0x48000000 0x1 0xF8000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		global_cma: linux,cma@58000000 {
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			reg = <0x0 0x58000000 0x0 0x10000000>;
		};

		mmp_reserved: linux,multimedia {
			compatible = "shared-dma-pool";
			reusable;
			reg = <0x00000000 0x68000000 0x0 0x20000000>;
		};

		drp_reserved: DRP-AI@80000000 {
			reusable;
			reg = <0x0 0x80000000 0x0 0x20000000>;
		};

		image_buf0: image_buf@B0000000 {
			compatible = "shared-dma-pool";
			reusable;
			reg = <0x0 0xB0000000 0x0 0x4000000>;
			label = "image_buf0";
		};
	};

	mmngr {
		compatible = "renesas,mmngr";
		memory-region = <&mmp_reserved>;
	};

	mmngrbuf {
		compatible = "renesas,mmngrbuf";
	};

	vspm_if {
		compatible = "renesas,vspm_if";
	};

	reg_1p8v: regulator0 {
		compatible = "regulator-fixed";

		regulator-name = "fixed-1.8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-boot-on;
		regulator-always-on;
	};

	reg_3p3v: regulator1 {
		compatible = "regulator-fixed";

		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

	vccq_sdhi0: regulator-vccq-sdhi0 {
		compatible = "regulator-gpio";

		regulator-name = "SDHI0 VccQ";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;

		gpios = <&pinctrl RZG2L_GPIO(10, 0) GPIO_ACTIVE_HIGH>;

		gpios-states = <0>;
		states = <3300000 0 1800000 1>;
	};

	vccq_sdhi1: regulator-vccq-sdhi1 {
		compatible = "regulator-gpio";

		regulator-name = "SDHI1 VccQ";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;

		gpios = <&pinctrl RZG2L_GPIO(10, 2) GPIO_ACTIVE_HIGH>;

		gpios-states = <0>;
		states = <3300000 0 1800000 1>;
	};

        clk_ext_camera: clk_ext_camera {
                compatible = "fixed-clock";
                #clock-cells = <0>;
                clock-frequency = <24000000>;
        };

        ov5645_vdddo_1v8: 1p8v {
                compatible = "regulator-fixed";
                regulator-name = "camera_vdddo";
                regulator-min-microvolt = <1800000>;
                regulator-max-microvolt = <1800000>;
                regulator-always-on;
        };

        ov5645_vdda_2v8: 2p8v {
                compatible = "regulator-fixed";
                regulator-name = "camera_vdda";
                regulator-min-microvolt = <2800000>;
                regulator-max-microvolt = <2800000>;
                regulator-always-on;
        };

        ov5645_vddd_1v5: 1p5v {
                compatible = "regulator-fixed";
                regulator-name = "camera_vddd";
                regulator-min-microvolt = <1500000>;
                regulator-max-microvolt = <1500000>;
                regulator-always-on;
        };

	hdmi-out {
		compatible = "hdmi-connector";
		type = "d";

		port {
			hdmi_con_out: endpoint {
				remote-endpoint = <&adv7535_out>;
			};
		};
	};
};

&pinctrl {

        i2c0_pins: i2c0 {
                pinmux = <RZG2L_PORT_PINMUX(3, 0, 1)>, /* I2C0_SDA */
                         <RZG2L_PORT_PINMUX(3, 1, 1)>; /* I2C0_SCL */
        };

        i2c1_pins: i2c1 {
                pinmux = <RZG2L_PORT_PINMUX(3, 2, 1)>, /* I2C1_SDA */
                         <RZG2L_PORT_PINMUX(3, 3, 1)>; /* I2C1_SCL */
        };

	i2c3_pins: i2c3 {
		pinmux = <RZG2L_PORT_PINMUX(3, 6, 1)>, /* I2C3_SDA */
			 <RZG2L_PORT_PINMUX(3, 7, 1)>; /* I2C3_SCL */
	};

	scif0_pins: scif0 {
		pins =  "SCIF_RXD", "SCIF_TXD";
	};

	sd0_pwr_en {
		gpio-hog;
		gpios = <RZG2L_GPIO(10, 1) GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "sd0_pwr_en";
	};

	sd1_pwr_en {
		gpio-hog;
		gpios = <RZG2L_GPIO(10, 3) GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "sd1_pwr_en";
	};

#if (!eMMC_SD_SEL)
	/* Support pinctrl for SD function of SDHI0 */
	sdhi0_pins: sd0 {
		sd0_mux {
			pinmux = <RZG2L_PORT_PINMUX(10, 5, 15)>; /* SD0_CD */
		};
	};
#endif

	/* Support pinctrl for SD function of SDHI1 */
	sdhi1_pins: sd1 {
		sd1_mux {
			pinmux = <RZG2L_PORT_PINMUX(9, 4, 14)>; /* SD1_CD */
		};
	};

	usb30_pins: usb30 {
		pinmux = <RZG2L_PORT_PINMUX(11, 0, 14)>, /* VBUS */
			 <RZG2L_PORT_PINMUX(11, 1, 14)>; /* OVC */
	};

	usb20_pins: usb20 {
		pinmux = <RZG2L_PORT_PINMUX(9, 5, 14)>, /* VBUS */
			 <RZG2L_PORT_PINMUX(9, 6, 14)>; /* OVC */
	};

	spi2_pins: spi2 {
		pinmux = <RZG2L_PORT_PINMUX(11, 3, 5)>, /* MISO */
			 <RZG2L_PORT_PINMUX(11, 4, 5)>, /* MOSI */
			 <RZG2L_PORT_PINMUX(10, 7, 5)>, /* SSL */
			 <RZG2L_PORT_PINMUX(11, 5, 5)>; /* RSPCK */
	};

        /* cam0_pwr_en is used by Google Coral Camera from CSI20 and CSI21 */
        cam0_pwr_en {
                gpio-hog;
                gpios = <RZG2L_GPIO(11, 2) GPIO_ACTIVE_HIGH>;
                output-high;
                line-name = "cam0_pwr_en";
        };

	/* Support pinctrl for CANFD */
	can0_pins: can0 {
		pinmux = <RZG2L_PORT_PINMUX(8, 0, 5)>, /* TX */
			 <RZG2L_PORT_PINMUX(8, 1, 5)>; /* RX */
	};

	can1_pins: can1 {
		pinmux = <RZG2L_PORT_PINMUX(8, 2, 5)>, /* TX */
			 <RZG2L_PORT_PINMUX(8, 3, 5)>; /* RX */
	};

	can2_pins: can2 {
		pinmux = <RZG2L_PORT_PINMUX(8, 4, 5)>, /* TX */
			 <RZG2L_PORT_PINMUX(8, 5, 5)>; /* RX */
	};

	can3_pins: can3 {
		pinmux = <RZG2L_PORT_PINMUX(8, 6, 5)>, /* TX */
			 <RZG2L_PORT_PINMUX(8, 7, 5)>; /* RX */
	};

	/* Support pinctrl for SCI[0,4,5,8,9] function */
	sci0_pins: sci0 {
		pinmux = <RZG2L_PORT_PINMUX(5, 0, 1)>, /* SCI0_TXD_MOSI_SDA */
			 <RZG2L_PORT_PINMUX(5, 1, 1)>; /* SCI0_RXD_MISO_SCL */
	};

	sci4_pins: sci4 {
		pinmux = <RZG2L_PORT_PINMUX(8, 4, 6)>, /* SCI4_TXD_MOSI_SDA */
			 <RZG2L_PORT_PINMUX(8, 5, 6)>; /* SCI4_RXD_MISO_SCL */
	};

	sci5_pins: sci5 {
		pinmux = <RZG2L_PORT_PINMUX(8, 6, 6)>, /* SCI5_TXD_MOSI_SDA */
			 <RZG2L_PORT_PINMUX(8, 7, 6)>; /* SCI5_RXD_MISO_SCL */
	};

	sci8_pins: sci8 {
		pinmux = <RZG2L_PORT_PINMUX(8, 0, 6)>, /* SCI8_TXD_MOSI_SDA */
			 <RZG2L_PORT_PINMUX(8, 1, 6)>; /* SCI8_RXD_MISO_SCL */
	};

	sci9_pins: sci9 {
		pinmux = <RZG2L_PORT_PINMUX(8, 2, 6)>, /* SCI9_TXD_MOSI_SDA */
			 <RZG2L_PORT_PINMUX(8, 3, 6)>; /* SCI9_RXD_MISO_SCL */
	};
};

&du {
	status = "okay";
};

&dsi0 {
	status = "okay";

	ports {
		port@1 {
			dsi0_out: endpoint {
				remote-endpoint = <&adv7535_in>;
				data-lanes = <1 2 3 4>;
			};
		};
	};
};

&extal_clk {
	clock-frequency = <24000000>;
};

&i2c0 {
        pinctrl-0 = <&i2c0_pins>;
        pinctrl-names = "default";

        status = "okay";

        ov5645_csi20: ov5645_csi20@3c {
                compatible = "ovti,ov5645";
                reg = <0x3c>;
                clock-names = "xclk";
                clocks = <&clk_ext_camera>;
                clock-frequency = <24000000>;
                vdddo-supply = <&ov5645_vdddo_1v8>;
                vdda-supply = <&ov5645_vdda_2v8>;
                vddd-supply = <&ov5645_vddd_1v5>;
                /* Set dummy enable gpio */
                enable-gpios = <&pinctrl RZG2L_GPIO(1, 6) GPIO_ACTIVE_HIGH>;
                reset-gpios = <&pinctrl RZG2L_GPIO(6, 4) GPIO_ACTIVE_LOW>;

                port {
                        ov5645_to_csi20: endpoint {
                                clock-lanes = <0>;
                                data-lanes = <1 2>;
                                remote-endpoint = <&csi20_in>;
                        };
                };
        };
};

&i2c1 {
        pinctrl-0 = <&i2c1_pins>;
        pinctrl-names = "default";

        status = "okay";

        ov5645_csi21: ov5645_csi21@3c {
                compatible = "ovti,ov5645";
                reg = <0x3c>;
                clock-names = "xclk";
                clocks = <&clk_ext_camera>;
                clock-frequency = <24000000>;
                vdddo-supply = <&ov5645_vdddo_1v8>;
                vdda-supply = <&ov5645_vdda_2v8>;
                vddd-supply = <&ov5645_vddd_1v5>;
                /* Set dummy enable gpio */
                enable-gpios = <&pinctrl RZG2L_GPIO(1, 7) GPIO_ACTIVE_HIGH>;
                reset-gpios = <&pinctrl RZG2L_GPIO(6, 5) GPIO_ACTIVE_LOW>;

                port {
                        ov5645_to_csi21: endpoint {
                                clock-lanes = <0>;
                                data-lanes = <1 2>;
                                remote-endpoint = <&csi21_in>;
                        };
                };
        };
};

&i2c3 {
	pinctrl-0 = <&i2c3_pins>;
	pinctrl-names = "default";

	status = "okay";

	adv7535: hdmi@3d {
		compatible = "adi,adv7535";
		reg = <0x3d>;

		avdd-supply = <&reg_1p8v>;
		dvdd-supply = <&reg_1p8v>;
		pvdd-supply = <&reg_1p8v>;
		a2vdd-supply = <&reg_1p8v>;
		v3p3-supply = <&reg_3p3v>;
		v1p2-supply = <&reg_1p8v>;

		interrupt-parent = <&pinctrl>;
		interrupts = <RZG2L_GPIO(7, 1) IRQ_TYPE_LEVEL_LOW>;

		adi,dsi-lanes = <4>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				adv7535_in: endpoint@0 {
					remote-endpoint = <&dsi0_out>;
				};
			};

			port@1 {
				reg = <1>;
				adv7535_out: endpoint@1 {
				remote-endpoint = <&hdmi_con_out>;
				};
			};
		};
	};
};

&ostm2 {
	status = "okay";
};

&ostm3 {
	status = "okay";
};

&scif0 {
	pinctrl-0 = <&scif0_pins>;
	pinctrl-names = "default";

	status = "okay";
};

#if (eMMC_SD_SEL)
&sdhi0 {
	vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&reg_1p8v>;
	bus-width = <8>;
	mmc-hs200-1_8v;
	non-removable;
	fixed-emmc-driver-type = <1>;
	status = "okay";
};
#else
&sdhi0 {
	pinctrl-0 = <&sdhi0_pins>;
	pinctrl-names = "default";

	vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&vccq_sdhi0>;

	bus-width = <4>;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	status = "okay";
};
#endif

&sdhi1 {
	pinctrl-0 = <&sdhi1_pins>;
	pinctrl-names = "default";

	vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&vccq_sdhi1>;
	bus-width = <4>;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	status = "okay";
};

&xspi {
	status = "okay";

	flash@0 {
		compatible = "micron,mt25qu512a", "jedec,spi-nor";
		reg = <0>;
		m25p,fast-read;
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <1>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@000000 {
				label = "bl2";
				reg = <0x00000000 0x0001D200>;
				read-only;
			};

			partition@01D200 {
				label = "fip";
				reg = <0x0001D200 0x001C2E00>;
				read-only;
			};

			partition@1E0000 {
				label = "env";
				reg = <0x001E0000 0x00020000>;
				read-only;
			};

			partition@200000 {
				label = "test-area";
				reg = <0x00200000 0x00E00000>;
			};
		};
	};
};

&eth0 {
	phy-handle = <&phy0>;
	phy-mode = "rgmii-id";
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		phy0: ethernet-phy@0 {
			compatible = "ethernet-phy-id0022.1640",
				     "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			rxc-skew-psec = <1400>;
			txc-skew-psec = <1400>;
			rxdv-skew-psec = <0>;
			txdv-skew-psec = <0>;
			rxd0-skew-psec = <0>;
			rxd1-skew-psec = <0>;
			rxd2-skew-psec = <0>;
			rxd3-skew-psec = <0>;
			txd0-skew-psec = <0>;
			txd1-skew-psec = <0>;
			txd2-skew-psec = <0>;
			txd3-skew-psec = <0>;
		};
	};
};

&eth1 {
	phy-handle = <&phy1>;
	phy-mode = "rgmii-id";
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		phy1: ethernet-phy@0 {
			compatible = "ethernet-phy-id0022.1640",
				     "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			rxc-skew-psec = <1400>;
			txc-skew-psec = <1400>;
			rxdv-skew-psec = <0>;
			txdv-skew-psec = <0>;
			rxd0-skew-psec = <0>;
			rxd1-skew-psec = <0>;
			rxd2-skew-psec = <0>;
			rxd3-skew-psec = <0>;
			txd0-skew-psec = <0>;
			txd1-skew-psec = <0>;
			txd2-skew-psec = <0>;
			txd3-skew-psec = <0>;
		};
	};
};

&xhci0 {
	pinctrl-0 = <&usb30_pins>;
	pinctrl-names = "default";

	memory-region = <&global_cma>;
	status = "okay";
};

&usb20phyrst {
	status = "okay";
};

&ohci0 {
	memory-region = <&global_cma>;

	dr_mode = "otg";
	status = "okay";
};

&ehci0 {
	memory-region = <&global_cma>;

	dr_mode = "otg";
	status = "okay";
};

&hsusb {
	dr_mode = "otg";
	status = "okay";
};

&usb2_phy0 {
	pinctrl-0 = <&usb20_pins>;
	pinctrl-names = "default";

	status = "okay";
};

&cru0 {
       status = "okay";
};

&csi20 {
       status = "okay";
       ports {
               port {
                       csi20_in: endpoint {
                               clock-lanes = <0>;
                               data-lanes = <1 2>;
                               remote-endpoint = <&ov5645_to_csi20>;
                       };
               };
       };
};

&cru1 {
       status = "okay";
};

&csi21 {
       status = "okay";

       ports {
               port {
                       csi21_in: endpoint {
                               clock-lanes = <0>;
                               data-lanes = <1 2>;
                               remote-endpoint = <&ov5645_to_csi21>;
                       };
               };
       };
};

&wdt1 {
        status = "okay";
};

&rtc {
        status = "okay";
};

&cmtw0 {
        status = "okay";
};

&spi2 {
	pinctrl-0 = <&spi2_pins>;
	pinctrl-names = "default";

	status = "okay";
};

&pcie0 {
	/* Map all possible DDR as inbound ranges */
	dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0x2 0x00000000>;

	status = "okay";
};

&adc0 {
	status = "okay";
};

&adc1 {
	status = "okay";
};

&adc2 {
	status = "okay";
};

&canfd {
	pinctrl-0 = <&can0_pins &can1_pins &can2_pins &can3_pins>;
	pinctrl-names = "default";
	status = "okay";

	channel0 {
		status = "okay";
	};

	channel1 {
		status = "okay";
	};

	channel2 {
		status = "okay";
	};

	channel3 {
		status = "okay";
	};
};

&sci0 {
	pinctrl-0 = <&sci0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&sci4 {
	pinctrl-0 = <&sci4_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&sci5 {
	pinctrl-0 = <&sci5_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&sci8 {
	pinctrl-0 = <&sci8_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&sci9 {
	pinctrl-0 = <&sci9_pins>;
	pinctrl-names = "default";
	status = "okay";
};
