// Seed: 1994570707
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  logic id_3;
  logic id_4;
  type_8(
      id_5, 1, 1'h0
  );
  always @(posedge 1 or posedge id_3) begin
    SystemTFIdentifier(1'd0);
  end
endmodule
