

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Thu Apr 11 21:04:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       pipeline_off (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      274|      274|  2.740 us|  2.740 us|  275|  275|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readImg       |       32|       32|         2|          -|          -|    16|        no|
        |- readweights   |       18|       18|         2|          -|          -|     9|        no|
        |- loop_orow     |      216|      216|       108|          -|          -|     2|        no|
        | + loop_ocol    |      106|      106|        53|          -|          -|     2|        no|
        |  ++ loop_k1    |       51|       51|        17|          -|          -|     3|        no|
        |   +++ loop_k2  |       15|       15|         5|          -|          -|     3|        no|
        |- writeImg      |        4|        4|         1|          -|          -|     4|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    205|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     20|    -|
|Memory           |        0|   -|     16|      4|    0|
|Multiplexer      |        -|   -|      -|    174|    -|
|Register         |        -|   -|    107|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|    123|    403|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   1|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_4_2_8_1_1_U1  |mux_4_2_8_1_1  |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------+----------------------------+--------------+
    |            Instance           |           Module           |  Expression  |
    +-------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U2  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 * i1 + i2|
    +-------------------------------+----------------------------+--------------+

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |img_inT_U   |img_inT_RAM_AUTO_1R1W   |        0|  8|   2|    0|    16|    8|     1|          128|
    |weightsT_U  |weightsT_RAM_AUTO_1R1W  |        0|  8|   2|    0|     9|    8|     1|           72|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |        0| 16|   4|    0|    25|   16|     2|          200|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_281_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln16_fu_311_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln20_fu_341_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln22_fu_366_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln25_fu_382_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln27_fu_448_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln29_fu_458_p2   |         +|   0|  0|  13|           4|           4|
    |add_ln30_fu_468_p2   |         +|   0|  0|  10|           2|           2|
    |add_ln38_fu_495_p2   |         +|   0|  0|  11|           3|           1|
    |empty_13_fu_406_p2   |         +|   0|  0|  10|           2|           2|
    |empty_12_fu_400_p2   |         -|   0|  0|  13|           4|           4|
    |icmp_ln13_fu_275_p2  |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln16_fu_305_p2  |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln20_fu_335_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln22_fu_360_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln25_fu_376_p2  |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln27_fu_442_p2  |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln38_fu_489_p2  |      icmp|   0|  0|  13|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 205|          52|          43|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_1_reg_255       |   9|          2|    8|         16|
    |ap_NS_fsm           |  65|         15|    1|         15|
    |i_1_fu_102          |   9|          2|    4|          8|
    |i_2_fu_126          |   9|          2|    3|          6|
    |i_fu_90             |   9|          2|    5|         10|
    |img_inT_address0    |  14|          3|    4|         12|
    |img_outT_0_reg_232  |   9|          2|    8|         16|
    |kcol_reg_244        |   9|          2|    2|          4|
    |krow_reg_221        |   9|          2|    2|          4|
    |ocol_reg_209        |   9|          2|    2|          4|
    |orow_fu_106         |   9|          2|    2|          4|
    |weightsT_address0   |  14|          3|    4|         12|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 174|         39|   45|        111|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |acc_1_reg_255         |   8|   0|    8|          0|
    |add_ln20_reg_624      |   2|   0|    2|          0|
    |add_ln22_reg_649      |   2|   0|    2|          0|
    |add_ln25_reg_657      |   2|   0|    2|          0|
    |add_ln27_reg_678      |   2|   0|    2|          0|
    |ap_CS_fsm             |  14|   0|   14|          0|
    |empty_12_reg_662      |   4|   0|    4|          0|
    |empty_13_reg_667      |   2|   0|    2|          0|
    |empty_reg_629         |   1|   0|    1|          0|
    |i_1_fu_102            |   4|   0|    4|          0|
    |i_2_fu_126            |   3|   0|    3|          0|
    |i_fu_90               |   5|   0|    5|          0|
    |img_outT_0_01_fu_110  |   8|   0|    8|          0|
    |img_outT_0_reg_232    |   8|   0|    8|          0|
    |img_outT_1_02_fu_114  |   8|   0|    8|          0|
    |img_outT_2_03_fu_118  |   8|   0|    8|          0|
    |img_outT_3_04_fu_122  |   8|   0|    8|          0|
    |kcol_reg_244          |   2|   0|    2|          0|
    |krow_reg_221          |   2|   0|    2|          0|
    |ocol_reg_209          |   2|   0|    2|          0|
    |orow_fu_106           |   2|   0|    2|          0|
    |zext_ln13_reg_560     |   5|   0|   64|         59|
    |zext_ln16_reg_580     |   4|   0|   64|         60|
    |zext_ln34_reg_634     |   1|   0|    2|          1|
    +----------------------+----+----+-----+-----------+
    |Total                 | 107|   0|  227|        120|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|img_in_address0   |  out|    4|   ap_memory|        img_in|         array|
|img_in_ce0        |  out|    1|   ap_memory|        img_in|         array|
|img_in_q0         |   in|    8|   ap_memory|        img_in|         array|
|img_out_address0  |  out|    2|   ap_memory|       img_out|         array|
|img_out_ce0       |  out|    1|   ap_memory|       img_out|         array|
|img_out_we0       |  out|    1|   ap_memory|       img_out|         array|
|img_out_d0        |  out|    8|   ap_memory|       img_out|         array|
|weights_address0  |  out|    4|   ap_memory|       weights|         array|
|weights_ce0       |  out|    1|   ap_memory|       weights|         array|
|weights_q0        |   in|    8|   ap_memory|       weights|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 14 
7 --> 8 6 
8 --> 9 7 
9 --> 10 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2D0.cpp:13]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [conv2D0.cpp:7]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%img_inT = alloca i64 1" [conv2D0.cpp:9]   --->   Operation 23 'alloca' 'img_inT' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%weightsT = alloca i64 1" [conv2D0.cpp:11]   --->   Operation 24 'alloca' 'weightsT' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln13 = store i5 0, i5 %i" [conv2D0.cpp:13]   --->   Operation 25 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [conv2D0.cpp:13]   --->   Operation 26 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.36>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [conv2D0.cpp:13]   --->   Operation 27 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.78ns)   --->   "%icmp_ln13 = icmp_eq  i5 %i_3, i5 16" [conv2D0.cpp:13]   --->   Operation 28 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%add_ln13 = add i5 %i_3, i5 1" [conv2D0.cpp:13]   --->   Operation 29 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.split, void %for.inc12.preheader" [conv2D0.cpp:13]   --->   Operation 30 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %i_3" [conv2D0.cpp:13]   --->   Operation 31 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i8 %img_in, i64 0, i64 %zext_ln13" [conv2D0.cpp:15]   --->   Operation 32 'getelementptr' 'img_in_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%img_in_load = load i4 %img_in_addr" [conv2D0.cpp:15]   --->   Operation 33 'load' 'img_in_load' <Predicate = (!icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln13 = store i5 %add_ln13, i5 %i" [conv2D0.cpp:13]   --->   Operation 34 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [conv2D0.cpp:16]   --->   Operation 35 'alloca' 'i_1' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 0, i4 %i_1" [conv2D0.cpp:16]   --->   Operation 36 'store' 'store_ln16' <Predicate = (icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc12" [conv2D0.cpp:16]   --->   Operation 37 'br' 'br_ln16' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [conv2D0.cpp:13]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv2D0.cpp:15]   --->   Operation 39 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%img_in_load = load i4 %img_in_addr" [conv2D0.cpp:15]   --->   Operation 40 'load' 'img_in_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%img_inT_addr = getelementptr i8 %img_inT, i64 0, i64 %zext_ln13" [conv2D0.cpp:15]   --->   Operation 41 'getelementptr' 'img_inT_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln15 = store i8 %img_in_load, i4 %img_inT_addr" [conv2D0.cpp:15]   --->   Operation 42 'store' 'store_ln15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [conv2D0.cpp:13]   --->   Operation 43 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.32>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i_1" [conv2D0.cpp:16]   --->   Operation 44 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.73ns)   --->   "%icmp_ln16 = icmp_eq  i4 %i_4, i4 9" [conv2D0.cpp:16]   --->   Operation 45 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %i_4, i4 1" [conv2D0.cpp:16]   --->   Operation 46 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc12.split, void %loop_ocol.preheader" [conv2D0.cpp:16]   --->   Operation 47 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %i_4" [conv2D0.cpp:16]   --->   Operation 48 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln16" [conv2D0.cpp:18]   --->   Operation 49 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [conv2D0.cpp:18]   --->   Operation 50 'load' 'weights_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %i_1" [conv2D0.cpp:16]   --->   Operation 51 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%orow = alloca i32 1" [conv2D0.cpp:20]   --->   Operation 52 'alloca' 'orow' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%img_outT_0_01 = alloca i32 1"   --->   Operation 53 'alloca' 'img_outT_0_01' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%img_outT_1_02 = alloca i32 1"   --->   Operation 54 'alloca' 'img_outT_1_02' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%img_outT_2_03 = alloca i32 1"   --->   Operation 55 'alloca' 'img_outT_2_03' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%img_outT_3_04 = alloca i32 1"   --->   Operation 56 'alloca' 'img_outT_3_04' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln20 = store i2 0, i2 %orow" [conv2D0.cpp:20]   --->   Operation 57 'store' 'store_ln20' <Predicate = (icmp_ln16)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln20 = br void %loop_ocol" [conv2D0.cpp:20]   --->   Operation 58 'br' 'br_ln20' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.64>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [conv2D0.cpp:16]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [conv2D0.cpp:18]   --->   Operation 60 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [conv2D0.cpp:18]   --->   Operation 61 'load' 'weights_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%weightsT_addr = getelementptr i8 %weightsT, i64 0, i64 %zext_ln16" [conv2D0.cpp:18]   --->   Operation 62 'getelementptr' 'weightsT_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln18 = store i8 %weights_load, i4 %weightsT_addr" [conv2D0.cpp:18]   --->   Operation 63 'store' 'store_ln18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc12" [conv2D0.cpp:16]   --->   Operation 64 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.15>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%orow_1 = load i2 %orow"   --->   Operation 65 'load' 'orow_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.56ns)   --->   "%icmp_ln20 = icmp_eq  i2 %orow_1, i2 2" [conv2D0.cpp:20]   --->   Operation 66 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.56ns)   --->   "%add_ln20 = add i2 %orow_1, i2 1" [conv2D0.cpp:20]   --->   Operation 67 'add' 'add_ln20' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %loop_ocol.split, void %for.inc69.preheader" [conv2D0.cpp:20]   --->   Operation 68 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [conv2D0.cpp:20]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [conv2D0.cpp:36]   --->   Operation 70 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty = trunc i2 %orow_1"   --->   Operation 71 'trunc' 'empty' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i1 %empty" [conv2D0.cpp:34]   --->   Operation 72 'zext' 'zext_ln34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln22 = br void %loop_k1" [conv2D0.cpp:22]   --->   Operation 73 'br' 'br_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [conv2D0.cpp:38]   --->   Operation 74 'alloca' 'i_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln38 = store i3 0, i3 %i_2" [conv2D0.cpp:38]   --->   Operation 75 'store' 'store_ln38' <Predicate = (icmp_ln20)> <Delay = 1.58>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc69" [conv2D0.cpp:38]   --->   Operation 76 'br' 'br_ln38' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.15>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%ocol = phi i2 0, void %loop_ocol.split, i2 %add_ln22, void %for.inc548" [conv2D0.cpp:22]   --->   Operation 77 'phi' 'ocol' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.56ns)   --->   "%icmp_ln22 = icmp_eq  i2 %ocol, i2 2" [conv2D0.cpp:22]   --->   Operation 78 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.56ns)   --->   "%add_ln22 = add i2 %ocol, i2 1" [conv2D0.cpp:22]   --->   Operation 79 'add' 'add_ln22' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %loop_k1.split, void %for.inc57" [conv2D0.cpp:22]   --->   Operation 80 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [conv2D0.cpp:22]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [conv2D0.cpp:35]   --->   Operation 82 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln25 = br void %loop_k2" [conv2D0.cpp:25]   --->   Operation 83 'br' 'br_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_7 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln20 = store i2 %add_ln20, i2 %orow" [conv2D0.cpp:20]   --->   Operation 84 'store' 'store_ln20' <Predicate = (icmp_ln22)> <Delay = 1.58>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln20 = br void %loop_ocol" [conv2D0.cpp:20]   --->   Operation 85 'br' 'br_ln20' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.86>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%krow = phi i2 %add_ln25, void %for.inc47, i2 0, void %loop_k1.split" [conv2D0.cpp:25]   --->   Operation 86 'phi' 'krow' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%img_outT_0 = phi i8 %acc_1, void %for.inc47, i8 0, void %loop_k1.split"   --->   Operation 87 'phi' 'img_outT_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.56ns)   --->   "%icmp_ln25 = icmp_eq  i2 %krow, i2 3" [conv2D0.cpp:25]   --->   Operation 88 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.56ns)   --->   "%add_ln25 = add i2 %krow, i2 1" [conv2D0.cpp:25]   --->   Operation 89 'add' 'add_ln25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %loop_k2.split, void %for.inc54" [conv2D0.cpp:25]   --->   Operation 90 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %krow" [conv2D0.cpp:34]   --->   Operation 91 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [conv2D0.cpp:24]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [conv2D0.cpp:33]   --->   Operation 93 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %krow, i2 0" [conv2D0.cpp:25]   --->   Operation 94 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.73ns)   --->   "%empty_12 = sub i4 %p_shl, i4 %zext_ln34_1" [conv2D0.cpp:25]   --->   Operation 95 'sub' 'empty_12' <Predicate = (!icmp_ln25)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (1.56ns)   --->   "%empty_13 = add i2 %krow, i2 %zext_ln34" [conv2D0.cpp:25]   --->   Operation 96 'add' 'empty_13' <Predicate = (!icmp_ln25)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln27 = br void %for.inc44" [conv2D0.cpp:27]   --->   Operation 97 'br' 'br_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.58>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i2 %ocol" [conv2D0.cpp:34]   --->   Operation 98 'trunc' 'trunc_ln34' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 %trunc_ln34" [conv2D0.cpp:34]   --->   Operation 99 'bitconcatenate' 'add_ln' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.86ns)   --->   "%switch_ln34 = switch i2 %add_ln, void %branch3, i2 0, void %for.inc54.for.inc548_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [conv2D0.cpp:34]   --->   Operation 100 'switch' 'switch_ln34' <Predicate = (icmp_ln25)> <Delay = 1.86>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln31 = store i8 %img_outT_0, i8 %img_outT_2_03" [conv2D0.cpp:31]   --->   Operation 101 'store' 'store_ln31' <Predicate = (icmp_ln25 & add_ln == 2)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc548" [conv2D0.cpp:34]   --->   Operation 102 'br' 'br_ln34' <Predicate = (icmp_ln25 & add_ln == 2)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln31 = store i8 %img_outT_0, i8 %img_outT_1_02" [conv2D0.cpp:31]   --->   Operation 103 'store' 'store_ln31' <Predicate = (icmp_ln25 & add_ln == 1)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc548" [conv2D0.cpp:34]   --->   Operation 104 'br' 'br_ln34' <Predicate = (icmp_ln25 & add_ln == 1)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln31 = store i8 %img_outT_0, i8 %img_outT_0_01" [conv2D0.cpp:31]   --->   Operation 105 'store' 'store_ln31' <Predicate = (icmp_ln25 & add_ln == 0)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc548" [conv2D0.cpp:34]   --->   Operation 106 'br' 'br_ln34' <Predicate = (icmp_ln25 & add_ln == 0)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln31 = store i8 %img_outT_0, i8 %img_outT_3_04" [conv2D0.cpp:31]   --->   Operation 107 'store' 'store_ln31' <Predicate = (icmp_ln25 & add_ln == 3)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc548" [conv2D0.cpp:34]   --->   Operation 108 'br' 'br_ln34' <Predicate = (icmp_ln25 & add_ln == 3)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln22 = br void %loop_k1" [conv2D0.cpp:22]   --->   Operation 109 'br' 'br_ln22' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.05>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%kcol = phi i2 %add_ln27, void %for.inc44.split, i2 0, void %loop_k2.split" [conv2D0.cpp:27]   --->   Operation 110 'phi' 'kcol' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%acc_1 = phi i8 %acc, void %for.inc44.split, i8 %img_outT_0, void %loop_k2.split"   --->   Operation 111 'phi' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (1.56ns)   --->   "%icmp_ln27 = icmp_eq  i2 %kcol, i2 3" [conv2D0.cpp:27]   --->   Operation 112 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.56ns)   --->   "%add_ln27 = add i2 %kcol, i2 1" [conv2D0.cpp:27]   --->   Operation 113 'add' 'add_ln27' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc44.split, void %for.inc47" [conv2D0.cpp:27]   --->   Operation 114 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i2 %kcol" [conv2D0.cpp:27]   --->   Operation 115 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.73ns)   --->   "%add_ln29 = add i4 %zext_ln27, i4 %empty_12" [conv2D0.cpp:29]   --->   Operation 116 'add' 'add_ln29' <Predicate = (!icmp_ln27)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %add_ln29" [conv2D0.cpp:30]   --->   Operation 117 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (1.56ns)   --->   "%add_ln30 = add i2 %ocol, i2 %kcol" [conv2D0.cpp:30]   --->   Operation 118 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%add_ln30_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_13, i2 %add_ln30" [conv2D0.cpp:30]   --->   Operation 119 'bitconcatenate' 'add_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %add_ln30_1" [conv2D0.cpp:31]   --->   Operation 120 'zext' 'zext_ln31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%weightsT_addr_1 = getelementptr i8 %weightsT, i64 0, i64 %zext_ln30" [conv2D0.cpp:31]   --->   Operation 121 'getelementptr' 'weightsT_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (2.32ns)   --->   "%weightsT_load = load i4 %weightsT_addr_1" [conv2D0.cpp:31]   --->   Operation 122 'load' 'weightsT_load' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%img_inT_addr_1 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln31" [conv2D0.cpp:31]   --->   Operation 123 'getelementptr' 'img_inT_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (2.32ns)   --->   "%img_inT_load = load i4 %img_inT_addr_1" [conv2D0.cpp:31]   --->   Operation 124 'load' 'img_inT_load' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln25 = br void %loop_k2" [conv2D0.cpp:25]   --->   Operation 125 'br' 'br_ln25' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 3.37>
ST_10 : Operation 126 [1/2] (2.32ns)   --->   "%weightsT_load = load i4 %weightsT_addr_1" [conv2D0.cpp:31]   --->   Operation 126 'load' 'weightsT_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_10 : Operation 127 [1/2] (2.32ns)   --->   "%img_inT_load = load i4 %img_inT_addr_1" [conv2D0.cpp:31]   --->   Operation 127 'load' 'img_inT_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 128 [3/3] (1.05ns) (grouped into DSP with root node acc)   --->   "%mul_ln31 = mul i8 %img_inT_load, i8 %weightsT_load" [conv2D0.cpp:31]   --->   Operation 128 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 8> <Delay = 1.05>
ST_11 : Operation 129 [2/3] (1.05ns) (grouped into DSP with root node acc)   --->   "%mul_ln31 = mul i8 %img_inT_load, i8 %weightsT_load" [conv2D0.cpp:31]   --->   Operation 129 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 9> <Delay = 2.10>
ST_12 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node acc)   --->   "%mul_ln31 = mul i8 %img_inT_load, i8 %weightsT_load" [conv2D0.cpp:31]   --->   Operation 130 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc = add i8 %mul_ln31, i8 %acc_1" [conv2D0.cpp:31]   --->   Operation 131 'add' 'acc' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 10> <Delay = 2.10>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [conv2D0.cpp:24]   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv2D0.cpp:32]   --->   Operation 133 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc = add i8 %mul_ln31, i8 %acc_1" [conv2D0.cpp:31]   --->   Operation 134 'add' 'acc' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc44" [conv2D0.cpp:27]   --->   Operation 135 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 4.14>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i_2" [conv2D0.cpp:40]   --->   Operation 136 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.65ns)   --->   "%icmp_ln38 = icmp_eq  i3 %i_5, i3 4" [conv2D0.cpp:38]   --->   Operation 137 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (1.65ns)   --->   "%add_ln38 = add i3 %i_5, i3 1" [conv2D0.cpp:38]   --->   Operation 138 'add' 'add_ln38' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc69.split, void %for.end71" [conv2D0.cpp:38]   --->   Operation 139 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%img_outT_0_01_load = load i8 %img_outT_0_01" [conv2D0.cpp:40]   --->   Operation 140 'load' 'img_outT_0_01_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%img_outT_1_02_load = load i8 %img_outT_1_02" [conv2D0.cpp:40]   --->   Operation 141 'load' 'img_outT_1_02_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%img_outT_2_03_load = load i8 %img_outT_2_03" [conv2D0.cpp:40]   --->   Operation 142 'load' 'img_outT_2_03_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%img_outT_3_04_load = load i8 %img_outT_3_04" [conv2D0.cpp:40]   --->   Operation 143 'load' 'img_outT_3_04_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %i_5" [conv2D0.cpp:38]   --->   Operation 144 'zext' 'zext_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [conv2D0.cpp:38]   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [conv2D0.cpp:40]   --->   Operation 146 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i3 %i_5" [conv2D0.cpp:40]   --->   Operation 147 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (1.82ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %img_outT_0_01_load, i8 %img_outT_1_02_load, i8 %img_outT_2_03_load, i8 %img_outT_3_04_load, i2 %trunc_ln40" [conv2D0.cpp:40]   --->   Operation 148 'mux' 'tmp_1' <Predicate = (!icmp_ln38)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%img_out_addr = getelementptr i8 %img_out, i64 0, i64 %zext_ln38" [conv2D0.cpp:40]   --->   Operation 149 'getelementptr' 'img_out_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln40 = store i8 %tmp_1, i2 %img_out_addr" [conv2D0.cpp:40]   --->   Operation 150 'store' 'store_ln40' <Predicate = (!icmp_ln38)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_14 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln38 = store i3 %add_ln38, i3 %i_2" [conv2D0.cpp:38]   --->   Operation 151 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc69" [conv2D0.cpp:38]   --->   Operation 152 'br' 'br_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [conv2D0.cpp:41]   --->   Operation 153 'ret' 'ret_ln41' <Predicate = (icmp_ln38)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011100000000000]
spectopmodule_ln7      (spectopmodule    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
img_inT                (alloca           ) [ 001111111111110]
weightsT               (alloca           ) [ 001111111111110]
store_ln13             (store            ) [ 000000000000000]
br_ln13                (br               ) [ 000000000000000]
i_3                    (load             ) [ 000000000000000]
icmp_ln13              (icmp             ) [ 001100000000000]
add_ln13               (add              ) [ 000000000000000]
br_ln13                (br               ) [ 000000000000000]
zext_ln13              (zext             ) [ 000100000000000]
img_in_addr            (getelementptr    ) [ 000100000000000]
store_ln13             (store            ) [ 000000000000000]
i_1                    (alloca           ) [ 001111000000000]
store_ln16             (store            ) [ 000000000000000]
br_ln16                (br               ) [ 000000000000000]
speclooptripcount_ln13 (speclooptripcount) [ 000000000000000]
specloopname_ln15      (specloopname     ) [ 000000000000000]
img_in_load            (load             ) [ 000000000000000]
img_inT_addr           (getelementptr    ) [ 000000000000000]
store_ln15             (store            ) [ 000000000000000]
br_ln13                (br               ) [ 000000000000000]
i_4                    (load             ) [ 000000000000000]
icmp_ln16              (icmp             ) [ 000011000000000]
add_ln16               (add              ) [ 000000000000000]
br_ln16                (br               ) [ 000000000000000]
zext_ln16              (zext             ) [ 000001000000000]
weights_addr           (getelementptr    ) [ 000001000000000]
store_ln16             (store            ) [ 000000000000000]
orow                   (alloca           ) [ 000011111111110]
img_outT_0_01          (alloca           ) [ 000000111111111]
img_outT_1_02          (alloca           ) [ 000000111111111]
img_outT_2_03          (alloca           ) [ 000000111111111]
img_outT_3_04          (alloca           ) [ 000000111111111]
store_ln20             (store            ) [ 000000000000000]
br_ln20                (br               ) [ 000000000000000]
speclooptripcount_ln16 (speclooptripcount) [ 000000000000000]
specloopname_ln18      (specloopname     ) [ 000000000000000]
weights_load           (load             ) [ 000000000000000]
weightsT_addr          (getelementptr    ) [ 000000000000000]
store_ln18             (store            ) [ 000000000000000]
br_ln16                (br               ) [ 000000000000000]
orow_1                 (load             ) [ 000000000000000]
icmp_ln20              (icmp             ) [ 000000111111110]
add_ln20               (add              ) [ 000000011111110]
br_ln20                (br               ) [ 000000000000000]
speclooptripcount_ln20 (speclooptripcount) [ 000000000000000]
specloopname_ln36      (specloopname     ) [ 000000000000000]
empty                  (trunc            ) [ 000000011111110]
zext_ln34              (zext             ) [ 000000011111110]
br_ln22                (br               ) [ 000000111111110]
i_2                    (alloca           ) [ 000000111111111]
store_ln38             (store            ) [ 000000000000000]
br_ln38                (br               ) [ 000000000000000]
ocol                   (phi              ) [ 000000011111110]
icmp_ln22              (icmp             ) [ 000000111111110]
add_ln22               (add              ) [ 000000111111110]
br_ln22                (br               ) [ 000000000000000]
speclooptripcount_ln22 (speclooptripcount) [ 000000000000000]
specloopname_ln35      (specloopname     ) [ 000000000000000]
br_ln25                (br               ) [ 000000111111110]
store_ln20             (store            ) [ 000000000000000]
br_ln20                (br               ) [ 000000000000000]
krow                   (phi              ) [ 000000001000000]
img_outT_0             (phi              ) [ 000000001111110]
icmp_ln25              (icmp             ) [ 000000111111110]
add_ln25               (add              ) [ 000000111111110]
br_ln25                (br               ) [ 000000000000000]
zext_ln34_1            (zext             ) [ 000000000000000]
speclooptripcount_ln24 (speclooptripcount) [ 000000000000000]
specloopname_ln33      (specloopname     ) [ 000000000000000]
p_shl                  (bitconcatenate   ) [ 000000000000000]
empty_12               (sub              ) [ 000000000111110]
empty_13               (add              ) [ 000000000111110]
br_ln27                (br               ) [ 000000111111110]
trunc_ln34             (trunc            ) [ 000000000000000]
add_ln                 (bitconcatenate   ) [ 000000111111110]
switch_ln34            (switch           ) [ 000000000000000]
store_ln31             (store            ) [ 000000000000000]
br_ln34                (br               ) [ 000000000000000]
store_ln31             (store            ) [ 000000000000000]
br_ln34                (br               ) [ 000000000000000]
store_ln31             (store            ) [ 000000000000000]
br_ln34                (br               ) [ 000000000000000]
store_ln31             (store            ) [ 000000000000000]
br_ln34                (br               ) [ 000000000000000]
br_ln22                (br               ) [ 000000111111110]
kcol                   (phi              ) [ 000000000100000]
acc_1                  (phi              ) [ 000000111111110]
icmp_ln27              (icmp             ) [ 000000111111110]
add_ln27               (add              ) [ 000000111111110]
br_ln27                (br               ) [ 000000000000000]
zext_ln27              (zext             ) [ 000000000000000]
add_ln29               (add              ) [ 000000000000000]
zext_ln30              (zext             ) [ 000000000000000]
add_ln30               (add              ) [ 000000000000000]
add_ln30_1             (bitconcatenate   ) [ 000000000000000]
zext_ln31              (zext             ) [ 000000000000000]
weightsT_addr_1        (getelementptr    ) [ 000000000010000]
img_inT_addr_1         (getelementptr    ) [ 000000000010000]
br_ln25                (br               ) [ 000000111111110]
weightsT_load          (load             ) [ 000000000001100]
img_inT_load           (load             ) [ 000000000001100]
mul_ln31               (mul              ) [ 000000000000010]
speclooptripcount_ln24 (speclooptripcount) [ 000000000000000]
specloopname_ln32      (specloopname     ) [ 000000000000000]
acc                    (add              ) [ 000000111111110]
br_ln27                (br               ) [ 000000111111110]
i_5                    (load             ) [ 000000000000000]
icmp_ln38              (icmp             ) [ 000000000000001]
add_ln38               (add              ) [ 000000000000000]
br_ln38                (br               ) [ 000000000000000]
img_outT_0_01_load     (load             ) [ 000000000000000]
img_outT_1_02_load     (load             ) [ 000000000000000]
img_outT_2_03_load     (load             ) [ 000000000000000]
img_outT_3_04_load     (load             ) [ 000000000000000]
zext_ln38              (zext             ) [ 000000000000000]
speclooptripcount_ln38 (speclooptripcount) [ 000000000000000]
specloopname_ln40      (specloopname     ) [ 000000000000000]
trunc_ln40             (trunc            ) [ 000000000000000]
tmp_1                  (mux              ) [ 000000000000000]
img_out_addr           (getelementptr    ) [ 000000000000000]
store_ln40             (store            ) [ 000000000000000]
store_ln38             (store            ) [ 000000000000000]
br_ln38                (br               ) [ 000000000000000]
ret_ln41               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="img_inT_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="weightsT_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="orow_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="orow/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="img_outT_0_01_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_0_01/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="img_outT_1_02_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_1_02/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="img_outT_2_03_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_2_03/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="img_outT_3_04_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_3_04/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="img_in_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_in_load/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="img_inT_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="1"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln15/3 img_inT_load/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="weights_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="weightsT_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="1"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightsT_addr/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln18/5 weightsT_load/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="weightsT_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightsT_addr_1/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="img_inT_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_addr_1/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="img_out_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_out_addr/14 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln40_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/14 "/>
</bind>
</comp>

<comp id="209" class="1005" name="ocol_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ocol (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="ocol_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ocol/7 "/>
</bind>
</comp>

<comp id="221" class="1005" name="krow_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="1"/>
<pin id="223" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="krow (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="krow_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="krow/8 "/>
</bind>
</comp>

<comp id="232" class="1005" name="img_outT_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_outT_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="img_outT_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="img_outT_0/8 "/>
</bind>
</comp>

<comp id="244" class="1005" name="kcol_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kcol (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="kcol_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kcol/9 "/>
</bind>
</comp>

<comp id="255" class="1005" name="acc_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="acc_1_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="8" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln13_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_3_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="1"/>
<pin id="274" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln13_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln13_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln13_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln13_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="1"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln16_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_4_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln16_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln16_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln16_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln16_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="1"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln20_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="orow_1_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="1"/>
<pin id="334" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orow_1/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln20_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln20_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="empty_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln34_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln38_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln22_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="2" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln22_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln20_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="1"/>
<pin id="374" dir="0" index="1" bw="2" slack="2"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln25_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="0" index="1" bw="2" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/8 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln25_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln34_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_shl_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="empty_12_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_12/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="empty_13_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="2"/>
<pin id="409" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_13/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln34_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="2"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln31_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="3"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln31_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="3"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln31_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="3"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln31_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="3"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln27_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln27_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln27_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln29_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="1"/>
<pin id="461" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln30_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln30_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="2"/>
<pin id="470" dir="0" index="1" bw="2" slack="0"/>
<pin id="471" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln30_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="1"/>
<pin id="477" dir="0" index="2" bw="2" slack="0"/>
<pin id="478" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln30_1/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln31_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="i_5_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="1"/>
<pin id="488" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/14 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln38_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="0"/>
<pin id="491" dir="0" index="1" bw="3" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/14 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln38_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/14 "/>
</bind>
</comp>

<comp id="501" class="1004" name="img_outT_0_01_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="2"/>
<pin id="503" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_0_01_load/14 "/>
</bind>
</comp>

<comp id="504" class="1004" name="img_outT_1_02_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="2"/>
<pin id="506" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_1_02_load/14 "/>
</bind>
</comp>

<comp id="507" class="1004" name="img_outT_2_03_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="2"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_2_03_load/14 "/>
</bind>
</comp>

<comp id="510" class="1004" name="img_outT_3_04_load_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="2"/>
<pin id="512" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_3_04_load/14 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln38_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln40_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="0"/>
<pin id="520" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/14 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="8" slack="0"/>
<pin id="526" dir="0" index="3" bw="8" slack="0"/>
<pin id="527" dir="0" index="4" bw="8" slack="0"/>
<pin id="528" dir="0" index="5" bw="2" slack="0"/>
<pin id="529" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln38_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="0"/>
<pin id="539" dir="0" index="1" bw="3" slack="1"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/14 "/>
</bind>
</comp>

<comp id="542" class="1007" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="3"/>
<pin id="546" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln31/10 acc/12 "/>
</bind>
</comp>

<comp id="550" class="1005" name="i_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="560" class="1005" name="zext_ln13_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="565" class="1005" name="img_in_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="1"/>
<pin id="567" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="i_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="zext_ln16_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="585" class="1005" name="weights_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="1"/>
<pin id="587" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="orow_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="orow "/>
</bind>
</comp>

<comp id="597" class="1005" name="img_outT_0_01_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="2"/>
<pin id="599" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_outT_0_01 "/>
</bind>
</comp>

<comp id="603" class="1005" name="img_outT_1_02_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="2"/>
<pin id="605" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_outT_1_02 "/>
</bind>
</comp>

<comp id="609" class="1005" name="img_outT_2_03_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="2"/>
<pin id="611" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_outT_2_03 "/>
</bind>
</comp>

<comp id="615" class="1005" name="img_outT_3_04_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="2"/>
<pin id="617" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_outT_3_04 "/>
</bind>
</comp>

<comp id="624" class="1005" name="add_ln20_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="1"/>
<pin id="626" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="629" class="1005" name="empty_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="2"/>
<pin id="631" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="634" class="1005" name="zext_ln34_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="2"/>
<pin id="636" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="639" class="1005" name="i_2_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln22_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln25_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="662" class="1005" name="empty_12_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="1"/>
<pin id="664" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="667" class="1005" name="empty_13_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="1"/>
<pin id="669" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_13 "/>
</bind>
</comp>

<comp id="678" class="1005" name="add_ln27_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="0"/>
<pin id="680" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="683" class="1005" name="weightsT_addr_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="1"/>
<pin id="685" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_addr_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="img_inT_addr_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="1"/>
<pin id="690" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_addr_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="weightsT_load_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="1"/>
<pin id="695" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_load "/>
</bind>
</comp>

<comp id="698" class="1005" name="img_inT_load_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_load "/>
</bind>
</comp>

<comp id="703" class="1005" name="acc_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="1"/>
<pin id="705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="137" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="163" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="182" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="235"><net_src comp="66" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="265"><net_src comp="232" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="272" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="296"><net_src comp="281" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="302" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="302" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="326"><net_src comp="311" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="54" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="332" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="332" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="62" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="213" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="213" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="380"><net_src comp="225" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="225" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="225" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="225" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="388" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="225" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="209" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="236" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="236" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="236" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="236" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="248" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="248" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="56" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="248" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="472"><net_src comp="209" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="248" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="74" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="468" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="484"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="486" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="82" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="516"><net_src comp="486" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="521"><net_src comp="486" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="530"><net_src comp="88" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="501" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="504" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="507" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="534"><net_src comp="510" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="535"><net_src comp="518" pin="1"/><net_sink comp="522" pin=5"/></net>

<net id="536"><net_src comp="522" pin="6"/><net_sink comp="203" pin=1"/></net>

<net id="541"><net_src comp="495" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="149" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="175" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="255" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="90" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="563"><net_src comp="287" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="568"><net_src comp="130" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="573"><net_src comp="102" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="583"><net_src comp="317" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="588"><net_src comp="156" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="593"><net_src comp="106" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="600"><net_src comp="110" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="606"><net_src comp="114" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="612"><net_src comp="118" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="618"><net_src comp="122" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="627"><net_src comp="341" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="632"><net_src comp="347" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="637"><net_src comp="351" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="642"><net_src comp="126" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="652"><net_src comp="366" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="660"><net_src comp="382" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="665"><net_src comp="400" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="670"><net_src comp="406" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="681"><net_src comp="448" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="686"><net_src comp="182" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="691"><net_src comp="189" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="696"><net_src comp="175" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="701"><net_src comp="149" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="706"><net_src comp="542" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out | {14 }
 - Input state : 
	Port: conv2D0 : img_in | {2 3 }
	Port: conv2D0 : weights | {4 5 }
  - Chain level:
	State 1
		store_ln13 : 1
	State 2
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
		zext_ln13 : 1
		img_in_addr : 2
		img_in_load : 3
		store_ln13 : 2
		store_ln16 : 1
	State 3
		store_ln15 : 1
	State 4
		icmp_ln16 : 1
		add_ln16 : 1
		br_ln16 : 2
		zext_ln16 : 1
		weights_addr : 2
		weights_load : 3
		store_ln16 : 2
		store_ln20 : 1
	State 5
		store_ln18 : 1
	State 6
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		empty : 1
		zext_ln34 : 2
		store_ln38 : 1
	State 7
		icmp_ln22 : 1
		add_ln22 : 1
		br_ln22 : 2
	State 8
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		zext_ln34_1 : 1
		p_shl : 1
		empty_12 : 2
		empty_13 : 1
		add_ln : 1
		switch_ln34 : 2
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
	State 9
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		zext_ln27 : 1
		add_ln29 : 2
		zext_ln30 : 3
		add_ln30 : 1
		add_ln30_1 : 2
		zext_ln31 : 3
		weightsT_addr_1 : 4
		weightsT_load : 5
		img_inT_addr_1 : 4
		img_inT_load : 5
	State 10
		mul_ln31 : 1
	State 11
	State 12
		acc : 1
	State 13
	State 14
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		zext_ln38 : 1
		trunc_ln40 : 1
		tmp_1 : 2
		img_out_addr : 2
		store_ln40 : 3
		store_ln38 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln13_fu_281  |    0    |    0    |    13   |
|          |   add_ln16_fu_311  |    0    |    0    |    13   |
|          |   add_ln20_fu_341  |    0    |    0    |    10   |
|          |   add_ln22_fu_366  |    0    |    0    |    10   |
|    add   |   add_ln25_fu_382  |    0    |    0    |    10   |
|          |   empty_13_fu_406  |    0    |    0    |    10   |
|          |   add_ln27_fu_448  |    0    |    0    |    10   |
|          |   add_ln29_fu_458  |    0    |    0    |    13   |
|          |   add_ln30_fu_468  |    0    |    0    |    10   |
|          |   add_ln38_fu_495  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln13_fu_275  |    0    |    0    |    13   |
|          |  icmp_ln16_fu_305  |    0    |    0    |    13   |
|          |  icmp_ln20_fu_335  |    0    |    0    |    10   |
|   icmp   |  icmp_ln22_fu_360  |    0    |    0    |    10   |
|          |  icmp_ln25_fu_376  |    0    |    0    |    10   |
|          |  icmp_ln27_fu_442  |    0    |    0    |    10   |
|          |  icmp_ln38_fu_489  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|    mux   |    tmp_1_fu_522    |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|    sub   |   empty_12_fu_400  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_542     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln13_fu_287  |    0    |    0    |    0    |
|          |  zext_ln16_fu_317  |    0    |    0    |    0    |
|          |  zext_ln34_fu_351  |    0    |    0    |    0    |
|   zext   | zext_ln34_1_fu_388 |    0    |    0    |    0    |
|          |  zext_ln27_fu_454  |    0    |    0    |    0    |
|          |  zext_ln30_fu_463  |    0    |    0    |    0    |
|          |  zext_ln31_fu_481  |    0    |    0    |    0    |
|          |  zext_ln38_fu_513  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    empty_fu_347    |    0    |    0    |    0    |
|   trunc  |  trunc_ln34_fu_411 |    0    |    0    |    0    |
|          |  trunc_ln40_fu_518 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    p_shl_fu_392    |    0    |    0    |    0    |
|bitconcatenate|    add_ln_fu_415   |    0    |    0    |    0    |
|          |  add_ln30_1_fu_474 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   220   |
|----------|--------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| img_inT|    0   |    8   |    2   |    0   |
|weightsT|    0   |    8   |    2   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   16   |    4   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     acc_1_reg_255     |    8   |
|      acc_reg_703      |    8   |
|    add_ln20_reg_624   |    2   |
|    add_ln22_reg_649   |    2   |
|    add_ln25_reg_657   |    2   |
|    add_ln27_reg_678   |    2   |
|    empty_12_reg_662   |    4   |
|    empty_13_reg_667   |    2   |
|     empty_reg_629     |    1   |
|      i_1_reg_570      |    4   |
|      i_2_reg_639      |    3   |
|       i_reg_550       |    5   |
| img_inT_addr_1_reg_688|    4   |
|  img_inT_load_reg_698 |    8   |
|  img_in_addr_reg_565  |    4   |
| img_outT_0_01_reg_597 |    8   |
|   img_outT_0_reg_232  |    8   |
| img_outT_1_02_reg_603 |    8   |
| img_outT_2_03_reg_609 |    8   |
| img_outT_3_04_reg_615 |    8   |
|      kcol_reg_244     |    2   |
|      krow_reg_221     |    2   |
|      ocol_reg_209     |    2   |
|      orow_reg_590     |    2   |
|weightsT_addr_1_reg_683|    4   |
| weightsT_load_reg_693 |    8   |
|  weights_addr_reg_585 |    4   |
|   zext_ln13_reg_560   |   64   |
|   zext_ln16_reg_580   |   64   |
|   zext_ln34_reg_634   |    2   |
+-----------------------+--------+
|         Total         |   253  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_137 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_149 |  p0  |   3  |   4  |   12   ||    14   |
|  grp_access_fu_163 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_175 |  p0  |   3  |   4  |   12   ||    14   |
|    ocol_reg_209    |  p0  |   2  |   2  |    4   ||    9    |
| img_outT_0_reg_232 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_542     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_542     |  p1  |   2  |   8  |   16   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   92   || 12.9426 ||    82   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   220  |    -   |
|   Memory  |    0   |    -   |    -   |   16   |    4   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   82   |    -   |
|  Register |    -   |    -   |    -   |   253  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   12   |   269  |   306  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
