$comment
	File created using the following command:
		vcd file crcChecker_24bitSerial.msim.vcd -direction
$end
$date
	Fri Nov 17 23:57:16 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module linarfeedback_shiftregister_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dIn $end
$var wire 1 # dOut [7] $end
$var wire 1 $ dOut [6] $end
$var wire 1 % dOut [5] $end
$var wire 1 & dOut [4] $end
$var wire 1 ' dOut [3] $end
$var wire 1 ( dOut [2] $end
$var wire 1 ) dOut [1] $end
$var wire 1 * dOut [0] $end
$var wire 1 + nGRst $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_clk $end
$var wire 1 6 ww_nGRst $end
$var wire 1 7 ww_dIn $end
$var wire 1 8 ww_dOut [7] $end
$var wire 1 9 ww_dOut [6] $end
$var wire 1 : ww_dOut [5] $end
$var wire 1 ; ww_dOut [4] $end
$var wire 1 < ww_dOut [3] $end
$var wire 1 = ww_dOut [2] $end
$var wire 1 > ww_dOut [1] $end
$var wire 1 ? ww_dOut [0] $end
$var wire 1 @ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 A \clk~input_o\ $end
$var wire 1 B \clk~inputCLKENA0_outclk\ $end
$var wire 1 C \dIn~input_o\ $end
$var wire 1 D \xor1|y~combout\ $end
$var wire 1 E \nGRst~input_o\ $end
$var wire 1 F \ff2|Q~q\ $end
$var wire 1 G \ff8|Q~q\ $end
$var wire 1 H \xor2|y~combout\ $end
$var wire 1 I \ff3|Q~q\ $end
$var wire 1 J \xor3|y~combout\ $end
$var wire 1 K \ff4|Q~q\ $end
$var wire 1 L \ff5|Q~feeder_combout\ $end
$var wire 1 M \ff5|Q~q\ $end
$var wire 1 N \xor4|y~combout\ $end
$var wire 1 O \ff6|Q~q\ $end
$var wire 1 P \ff7|Q~feeder_combout\ $end
$var wire 1 Q \ff7|Q~q\ $end
$var wire 1 R \ff8|Q~DUPLICATE_q\ $end
$var wire 1 S \xor0|y~combout\ $end
$var wire 1 T \ff1|Q~q\ $end
$var wire 1 U \ff7|Q~DUPLICATE_q\ $end
$var wire 1 V \ff8|ALT_INV_Q~DUPLICATE_q\ $end
$var wire 1 W \ALT_INV_dIn~input_o\ $end
$var wire 1 X \ff8|ALT_INV_Q~q\ $end
$var wire 1 Y \ff6|ALT_INV_Q~q\ $end
$var wire 1 Z \ff5|ALT_INV_Q~q\ $end
$var wire 1 [ \ff4|ALT_INV_Q~q\ $end
$var wire 1 \ \ff3|ALT_INV_Q~q\ $end
$var wire 1 ] \ff2|ALT_INV_Q~q\ $end
$var wire 1 ^ \ff1|ALT_INV_Q~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1+
0,
1-
x.
1/
10
11
12
13
14
05
16
07
x@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
1V
1W
1X
1Y
1Z
1[
1\
1]
1^
08
09
0:
0;
0<
0=
0>
0?
0#
0$
0%
0&
0'
0(
0)
0*
$end
#20000
1"
17
1C
0W
1D
1H
1J
1N
1S
#40000
0"
07
0C
1W
0D
0H
0J
0N
0S
#60000
1"
17
1C
0W
1D
1H
1J
1N
1S
#80000
0"
07
0C
1W
0D
0H
0J
0N
0S
#100000
1"
17
1C
0W
1D
1H
1J
1N
1S
#120000
0"
07
0C
1W
0D
0H
0J
0N
0S
#140000
1"
17
1C
0W
1D
1H
1J
1N
1S
#160000
0"
07
0C
1W
0D
0H
0J
0N
0S
#180000
1"
17
1C
0W
1D
1H
1J
1N
1S
#200000
0"
07
0C
1W
0D
0H
0J
0N
0S
#220000
1"
17
1C
0W
1D
1H
1J
1N
1S
#240000
0"
07
0C
1W
0D
0H
0J
0N
0S
#260000
1"
17
1C
0W
1D
1H
1J
1N
1S
#280000
0"
07
0C
1W
0D
0H
0J
0N
0S
#300000
1"
17
1C
0W
1D
1H
1J
1N
1S
#320000
0"
07
0C
1W
0D
0H
0J
0N
0S
#340000
1"
17
1C
0W
1D
1H
1J
1N
1S
#400000
0"
07
0C
1W
0D
0H
0J
0N
0S
#420000
1"
17
1C
0W
1D
1H
1J
1N
1S
#440000
0"
07
0C
1W
0D
0H
0J
0N
0S
#500000
1!
15
1A
1B
#520000
0!
0+
05
06
0E
0A
0B
#540000
1+
16
1E
#1000000
