<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3734" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3734{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3734{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3734{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3734{left:69px;bottom:989px;letter-spacing:-0.09px;}
#t5_3734{left:154px;bottom:989px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t6_3734{left:69px;bottom:965px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t7_3734{left:69px;bottom:948px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t8_3734{left:69px;bottom:931px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#t9_3734{left:69px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#ta_3734{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tb_3734{left:69px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3734{left:69px;bottom:864px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3734{left:335px;bottom:871px;}
#te_3734{left:350px;bottom:864px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_3734{left:69px;bottom:847px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tg_3734{left:69px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3734{left:69px;bottom:796px;}
#ti_3734{left:95px;bottom:800px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tj_3734{left:95px;bottom:783px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_3734{left:95px;bottom:766px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_3734{left:95px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tm_3734{left:69px;bottom:723px;}
#tn_3734{left:95px;bottom:726px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#to_3734{left:95px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_3734{left:69px;bottom:683px;}
#tq_3734{left:95px;bottom:687px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tr_3734{left:95px;bottom:670px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_3734{left:95px;bottom:647px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3734{left:95px;bottom:630px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3734{left:69px;bottom:584px;letter-spacing:0.12px;}
#tv_3734{left:155px;bottom:584px;letter-spacing:0.13px;word-spacing:0.01px;}
#tw_3734{left:69px;bottom:560px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3734{left:69px;bottom:543px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#ty_3734{left:278px;bottom:543px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tz_3734{left:69px;bottom:526px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_3734{left:69px;bottom:500px;}
#t11_3734{left:95px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3734{left:95px;bottom:487px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#t13_3734{left:69px;bottom:460px;}
#t14_3734{left:95px;bottom:464px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t15_3734{left:69px;bottom:437px;}
#t16_3734{left:95px;bottom:441px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#t17_3734{left:95px;bottom:424px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#t18_3734{left:95px;bottom:407px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_3734{left:69px;bottom:381px;}
#t1a_3734{left:95px;bottom:384px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_3734{left:95px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3734{left:95px;bottom:350px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1d_3734{left:75px;bottom:1039px;letter-spacing:-0.17px;}
#t1e_3734{left:189px;bottom:1039px;letter-spacing:-0.17px;}
#t1f_3734{left:254px;bottom:1039px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_3734{left:150px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1h_3734{left:236px;bottom:1086px;letter-spacing:0.14px;}
#t1i_3734{left:75px;bottom:1063px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1j_3734{left:189px;bottom:1063px;letter-spacing:-0.14px;}
#t1k_3734{left:254px;bottom:1063px;letter-spacing:-0.13px;}

.s1_3734{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3734{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3734{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3734{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3734{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3734{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3734{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3734{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3734{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3734" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3734Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3734" style="-webkit-user-select: none;"><object width="935" height="1210" data="3734/3734.svg" type="image/svg+xml" id="pdf3734" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3734" class="t s1_3734">20-26 </span><span id="t2_3734" class="t s1_3734">Vol. 3B </span>
<span id="t3_3734" class="t s2_3734">PERFORMANCE MONITORING </span>
<span id="t4_3734" class="t s3_3734">20.3.1.2 </span><span id="t5_3734" class="t s3_3734">Performance Monitoring Facility in the Uncore </span>
<span id="t6_3734" class="t s4_3734">The “uncore” in Nehalem microarchitecture refers to subsystems in the physical processor package that are shared </span>
<span id="t7_3734" class="t s4_3734">by multiple processor cores. Some of the sub-systems in the uncore include the L3 cache, Intel QuickPath Intercon- </span>
<span id="t8_3734" class="t s4_3734">nect link logic, and integrated memory controller. The performance monitoring facilities inside the uncore operates </span>
<span id="t9_3734" class="t s4_3734">in the same clock domain as the uncore (U-clock domain), which is usually different from the processor core clock </span>
<span id="ta_3734" class="t s4_3734">domain. The uncore performance monitoring facilities described in this section apply to Intel Xeon processor 5500 </span>
<span id="tb_3734" class="t s4_3734">series and processors with the following CPUID signatures: 06_1AH, 06_1EH, 06_1FH (see Chapter 2, “Model- </span>
<span id="tc_3734" class="t s4_3734">Specific Registers (MSRs),” in the Intel </span>
<span id="td_3734" class="t s5_3734">® </span>
<span id="te_3734" class="t s4_3734">64 and IA-32 Architectures Software Developer’s Manual, Volume 4). An </span>
<span id="tf_3734" class="t s4_3734">overview of the uncore performance monitoring facilities is described separately. </span>
<span id="tg_3734" class="t s4_3734">The performance monitoring facilities available in the U-clock domain consist of: </span>
<span id="th_3734" class="t s6_3734">• </span><span id="ti_3734" class="t s4_3734">Eight General-purpose counters (MSR_UNCORE_PerfCntr0 through MSR_UNCORE_PerfCntr7). The counters </span>
<span id="tj_3734" class="t s4_3734">are 48 bits wide. Each counter is associated with a configuration MSR, MSR_UNCORE_PerfEvtSelx, to specify </span>
<span id="tk_3734" class="t s4_3734">event code, event mask and other event qualification fields. A set of global uncore performance counter </span>
<span id="tl_3734" class="t s4_3734">enabling/overflow/status control MSRs are also provided for software. </span>
<span id="tm_3734" class="t s6_3734">• </span><span id="tn_3734" class="t s4_3734">Performance monitoring in the uncore provides an address/opcode match MSR that provides event qualification </span>
<span id="to_3734" class="t s4_3734">control based on address value or QPI command opcode. </span>
<span id="tp_3734" class="t s6_3734">• </span><span id="tq_3734" class="t s4_3734">One fixed-function counter, MSR_UNCORE_FixedCntr0. The fixed-function uncore counter increments at the </span>
<span id="tr_3734" class="t s4_3734">rate of the U-clock when enabled. </span>
<span id="ts_3734" class="t s4_3734">The frequency of the uncore clock domain can be determined from the uncore clock ratio which is available in </span>
<span id="tt_3734" class="t s4_3734">the PCI configuration space register at offset C0H under device number 0 and Function 0. </span>
<span id="tu_3734" class="t s7_3734">20.3.1.2.1 </span><span id="tv_3734" class="t s7_3734">Uncore Performance Monitoring Management Facility </span>
<span id="tw_3734" class="t s4_3734">MSR_UNCORE_PERF_GLOBAL_CTRL provides bit fields to enable/disable general-purpose and fixed-function </span>
<span id="tx_3734" class="t s4_3734">counters in the uncore. Figure </span><span id="ty_3734" class="t s4_3734">20-19 shows the layout of MSR_UNCORE_PERF_GLOBAL_CTRL for an uncore that is </span>
<span id="tz_3734" class="t s4_3734">shared by four processor cores in a physical package. </span>
<span id="t10_3734" class="t s6_3734">• </span><span id="t11_3734" class="t s4_3734">EN_PCn (bit n, n = 0, 7): When set, enables counting for the general-purpose uncore counter MSR_UN- </span>
<span id="t12_3734" class="t s4_3734">CORE_PerfCntr n. </span>
<span id="t13_3734" class="t s6_3734">• </span><span id="t14_3734" class="t s4_3734">EN_FC0 (bit 32): When set, enables counting for the fixed-function uncore counter MSR_UNCORE_FixedCntr0. </span>
<span id="t15_3734" class="t s6_3734">• </span><span id="t16_3734" class="t s4_3734">EN_PMI_COREn (bit n, n = 0, 3 if four cores are present): When set, processor core n is programmed to receive </span>
<span id="t17_3734" class="t s4_3734">an interrupt signal from any interrupt enabled uncore counter. PMI delivery due to an uncore counter overflow </span>
<span id="t18_3734" class="t s4_3734">is enabled by setting IA32_DEBUGCTL.Offcore_PMI_EN to 1. </span>
<span id="t19_3734" class="t s6_3734">• </span><span id="t1a_3734" class="t s4_3734">PMI_FRZ (bit 63): When set, all U-clock uncore counters are disabled when any one of them signals a </span>
<span id="t1b_3734" class="t s4_3734">performance interrupt. Software must explicitly re-enable the counter by setting the enable bits in MSR_UN- </span>
<span id="t1c_3734" class="t s4_3734">CORE_PERF_GLOBAL_CTRL upon exit from the ISR. </span>
<span id="t1d_3734" class="t s8_3734">NON_DRAM </span><span id="t1e_3734" class="t s8_3734">15 </span><span id="t1f_3734" class="t s8_3734">Non-DRAM requests that were serviced by IOH. </span>
<span id="t1g_3734" class="t s7_3734">Table 20-6. </span><span id="t1h_3734" class="t s7_3734">MSR_OFFCORE_RSP_0 and MSR_OFFCORE_RSP_1 Bit Field Definition (Contd.) </span>
<span id="t1i_3734" class="t s9_3734">Bit Name </span><span id="t1j_3734" class="t s9_3734">Offset </span><span id="t1k_3734" class="t s9_3734">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
