"FMC,FSMC":
  "BCR?":
    CBURSTRW:
      Enabled: [1, "Write operations are performed in synchronous mode"]
      Disabled: [0, "Write operations are always performed in asynchronous mode"]
    # CPSIZE:
    #   NoBurstSplit: [0, "No burst split when crossing page boundary"]
    #   Bytes128: [1, "128 bytes CRAM page size"]
    #   Bytes256: [2, "256 bytes CRAM page size"]
    #   Bytes512: [3, "512 bytes CRAM page size"]
    #   Bytes1024: [4, "1024 bytes CRAM page size"]
    ASYNCWAIT:
      Disabled: [0, "Wait signal not used in asynchronous mode"]
      Enabled: [1, "Wait signal used even in asynchronous mode"]
    EXTMOD:
      Disabled: [0, "Values inside the FMC_BWTR are not taken into account"]
      Enabled: [1, "Values inside the FMC_BWTR are taken into account"]
    WAITEN:
      Disabled: [0, "Values inside the FMC_BWTR are taken into account"]
      Enabled: [1, "NWAIT signal enabled"]
    WREN:
      Disabled: [0, "Write operations disabled for the bank by the FMC"]
      Enabled: [1, "Write operations enabled for the bank by the FMC"]
    WAITCFG:
      BeforeWaitState: [0, "NWAIT signal is active one data cycle before wait state"]
      DuringWaitState: [1, "NWAIT signal is active during wait state"]
    WAITPOL:
      ActiveLow: [0, "NWAIT active low"]
      ActiveHigh: [1, "NWAIT active high"]
    BURSTEN:
      Disabled: [0, "Burst mode disabled"]
      Enabled: [1, "Burst mode enabled"]
    FACCEN:
      Disabled: [0, "Corresponding NOR Flash memory access is disabled"]
      Enabled: [1, "Corresponding NOR Flash memory access is enabled"]
    MWID:
      Bits8: [0, "Memory data bus width 8 bits"]
      Bits16: [1, "Memory data bus width 16 bits"]
      Bits32: [2, "Memory data bus width 32 bits"]
    MTYP:
      SRAM: [0, "SRAM memory type"]
      PSRAM: [1, "PSRAM (CRAM) memory type"]
      Flash: [2, "NOR Flash/OneNAND Flash"]
    MUXEN:
      Disabled: [0, "Address/Data non-multiplexed"]
      Enabled: [1, "Address/Data multiplexed on databus"]
    MBKEN:
      Disabled: [0, "Corresponding memory bank is disabled"]
      Enabled: [1, "Corresponding memory bank is enabled"]

  "BTR?":
    ACCMOD:
      A: [0, "Access mode A"]
      B: [1, "Access mode B"]
      C: [2, "Access mode C"]
      D: [3, "Access mode D"]
    DATLAT: [0, 15]
    CLKDIV: [1, 15]
    BUSTURN: [0, 15]
    DATAST: [1, 255]
    ADDHLD: [1, 15]
    ADDSET: [0, 15]

  "BWTR?":
    ACCMOD:
      A: [0, "Access mode A"]
      B: [1, "Access mode B"]
      C: [2, "Access mode C"]
      D: [3, "Access mode D"]
    BUSTURN: [0, 15]
    DATAST: [1, 255]
    ADDHLD: [1, 15]
    ADDSET: [0, 15]
