Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 11 23:00:25 2022
| Host         : DESKTOP-77SS1MO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_4Bit_RCA_Implementation_timing_summary_routed.rpt -pb my_4Bit_RCA_Implementation_timing_summary_routed.pb -rpx my_4Bit_RCA_Implementation_timing_summary_routed.rpx -warn_on_violation
| Design       : my_4Bit_RCA_Implementation
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   32          
LUTAR-1    Warning           LUT drives async reset alert  1           
TIMING-20  Warning           Non-clocked latch             15          
TIMING-23  Warning           Combinational loop found      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (512)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (79)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (512)
--------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[29]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[31]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_Counter_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_BUFG_inst/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (79)
-------------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  100          inf        0.000                      0                  100           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            OV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.289ns  (logic 5.235ns (36.635%)  route 9.054ns (63.365%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           4.949     6.416    A_IBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  S_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           1.174     7.714    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.838 r  OV_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.931    10.769    OV_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.289 r  OV_OBUF_inst/O
                         net (fo=0)                   0.000    14.289    OV
    H17                                                               r  OV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            C4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.926ns  (logic 5.520ns (39.636%)  route 8.406ns (60.364%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           4.949     6.416    A_IBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  S_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           1.174     7.714    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.152     7.866 r  C4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.283    10.149    C4_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.777    13.926 r  C4_OBUF_inst/O
                         net (fo=0)                   0.000    13.926    C4
    V11                                                               r  C4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.169ns  (logic 5.502ns (41.780%)  route 7.667ns (58.220%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           4.949     6.416    A_IBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  S_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.820     7.359    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.153     7.512 r  S_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           1.898     9.410    S_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.758    13.169 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.169    S[3]
    U16                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.935ns  (logic 5.270ns (40.738%)  route 7.666ns (59.262%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           4.949     6.416    A_IBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  S_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.820     7.359    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.483 r  S_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           1.897     9.380    S_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.935 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.935    S[2]
    U17                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.450ns  (logic 5.372ns (43.152%)  route 7.078ns (56.848%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           4.956     6.423    A_IBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I2_O)        0.152     6.575 r  S_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.121     8.696    S_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.754    12.450 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.450    S[1]
    V17                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.434ns  (logic 5.378ns (43.254%)  route 7.056ns (56.746%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           4.949     6.416    A_IBUF[0]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.152     6.568 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.107     8.674    S_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.760    12.434 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.434    S[0]
    R18                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            MasterDisp_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.645ns  (logic 2.195ns (20.615%)  route 8.451ns (79.385%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           4.949     6.416    A_IBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  S_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.820     7.359    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.153     7.512 r  S_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           1.395     8.908    S_OBUF[3]
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.327     9.235 r  MasterDisp_reg[5]_i_2/O
                         net (fo=1, routed)           0.949    10.184    MasterDisp_reg[5]_i_2_n_0
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.124    10.308 r  MasterDisp_reg[5]_i_1/O
                         net (fo=1, routed)           0.338    10.645    MasterDisp_reg[5]_i_1_n_0
    SLICE_X1Y71          LDCE                                         r  MasterDisp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            MasterDisp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.716ns  (logic 1.963ns (20.200%)  route 7.753ns (79.800%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           4.949     6.416    A_IBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  S_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.813     7.353    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.477 r  MasterDisp_reg[6]_i_4/O
                         net (fo=2, routed)           0.645     8.122    MasterDisp_reg[6]_i_4_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.124     8.246 r  MasterDisp_reg[6]_i_2/O
                         net (fo=3, routed)           0.687     8.932    MasterDisp_reg[6]_i_2_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.124     9.056 r  MasterDisp_reg[1]_i_1/O
                         net (fo=1, routed)           0.659     9.716    MasterDisp_reg[1]_i_1_n_0
    SLICE_X1Y73          LDCE                                         r  MasterDisp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            MasterDisp_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.365ns  (logic 1.963ns (20.957%)  route 7.402ns (79.043%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           4.949     6.416    A_IBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  S_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.813     7.353    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.477 r  MasterDisp_reg[6]_i_4/O
                         net (fo=2, routed)           0.645     8.122    MasterDisp_reg[6]_i_4_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.124     8.246 r  MasterDisp_reg[6]_i_2/O
                         net (fo=3, routed)           0.524     8.769    MasterDisp_reg[6]_i_2_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.893 r  MasterDisp_reg[6]_i_1/O
                         net (fo=1, routed)           0.471     9.365    MasterDisp_reg[6]_i_1_n_0
    SLICE_X0Y72          LDCE                                         r  MasterDisp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            MasterDisp_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.297ns  (logic 1.963ns (21.110%)  route 7.334ns (78.890%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           4.949     6.416    A_IBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  S_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.813     7.353    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.477 r  MasterDisp_reg[6]_i_4/O
                         net (fo=2, routed)           0.650     8.127    MasterDisp_reg[6]_i_4_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  MasterDisp_reg[2]_i_2/O
                         net (fo=1, routed)           0.151     8.402    MasterDisp_reg[2]_i_2_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.526 r  MasterDisp_reg[2]_i_1/O
                         net (fo=1, routed)           0.771     9.297    MasterDisp_reg[2]_i_1_n_0
    SLICE_X0Y73          LDCE                                         r  MasterDisp_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_Counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AnodeEn_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.828%)  route 0.136ns (42.172%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE                         0.000     0.000 r  CLK_Counter_reg[20]/C
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CLK_Counter_reg[20]/Q
                         net (fo=11, routed)          0.136     0.277    CLK_Counter_reg[20]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.045     0.322 r  AnodeEn_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.322    AnodeEn_reg[6]_i_1_n_0
    SLICE_X2Y76          LDCE                                         r  AnodeEn_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_Counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_Counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  CLK_Counter_reg[3]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLK_Counter_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    CLK_Counter_reg[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  CLK_Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    CLK_Counter_reg[0]_i_1_n_4
    SLICE_X3Y71          FDCE                                         r  CLK_Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_Counter_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_Counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE                         0.000     0.000 r  CLK_Counter_reg[31]/C
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLK_Counter_reg[31]/Q
                         net (fo=2, routed)           0.118     0.259    CLK_Counter_reg[31]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  CLK_Counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    CLK_Counter_reg[28]_i_1_n_4
    SLICE_X3Y78          FDCE                                         r  CLK_Counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_Counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_Counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE                         0.000     0.000 r  CLK_Counter_reg[23]/C
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLK_Counter_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    CLK_Counter_reg[23]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  CLK_Counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    CLK_Counter_reg[20]_i_1_n_4
    SLICE_X3Y76          FDCE                                         r  CLK_Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_Counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_Counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE                         0.000     0.000 r  CLK_Counter_reg[27]/C
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLK_Counter_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    CLK_Counter_reg[27]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  CLK_Counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    CLK_Counter_reg[24]_i_1_n_4
    SLICE_X3Y77          FDCE                                         r  CLK_Counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_Counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_Counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE                         0.000     0.000 r  CLK_Counter_reg[7]/C
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLK_Counter_reg[7]/Q
                         net (fo=12, routed)          0.120     0.261    CLK_Counter_reg[7]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  CLK_Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    CLK_Counter_reg[4]_i_1_n_4
    SLICE_X3Y72          FDCE                                         r  CLK_Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_Counter_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_Counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE                         0.000     0.000 r  CLK_Counter_reg[24]/C
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLK_Counter_reg[24]/Q
                         net (fo=2, routed)           0.116     0.257    CLK_Counter_reg[24]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  CLK_Counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    CLK_Counter_reg[24]_i_1_n_7
    SLICE_X3Y77          FDCE                                         r  CLK_Counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_Counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE                         0.000     0.000 r  CLK_Counter_reg[22]/C
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLK_Counter_reg[22]/Q
                         net (fo=2, routed)           0.120     0.261    CLK_Counter_reg[22]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  CLK_Counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    CLK_Counter_reg[20]_i_1_n_5
    SLICE_X3Y76          FDCE                                         r  CLK_Counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_Counter_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_Counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE                         0.000     0.000 r  CLK_Counter_reg[26]/C
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLK_Counter_reg[26]/Q
                         net (fo=2, routed)           0.120     0.261    CLK_Counter_reg[26]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  CLK_Counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    CLK_Counter_reg[24]_i_1_n_5
    SLICE_X3Y77          FDCE                                         r  CLK_Counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_Counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_Counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  CLK_Counter_reg[2]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLK_Counter_reg[2]/Q
                         net (fo=2, routed)           0.120     0.261    CLK_Counter_reg[2]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  CLK_Counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    CLK_Counter_reg[0]_i_1_n_5
    SLICE_X3Y71          FDCE                                         r  CLK_Counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





