# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_3_3  "../../../lab01_7_segment.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../lab01_7_segment.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v"
sv xil_defaultlib  "../../../lab01_7_segment.srcs/sim_1/new/test_bench.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
