;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	MOV 0, 80
	JMN 20, <13
	MOV -1, <-20
	MOV -1, <-20
	JMN 20, <13
	CMP <0, @2
	SLT -1, <-20
	SLT -1, <-20
	SUB -207, <-120
	SPL 0, 80
	SUB @-127, 100
	SPL @11, @-0
	SPL @11, @-0
	SPL <121, 103
	SPL 721, #70
	JMP 172, #201
	SUB @121, 103
	JMN @11, @-0
	JMN 20, <13
	CMP <0, @2
	JMP 172, #201
	JMP 172, #201
	JMP 172, #201
	CMP <0, @2
	ADD 721, @70
	ADD 721, @70
	SPL <0, 9
	CMP @127, @-6
	CMP @127, @-6
	ADD #270, <1
	DJN @270, @0
	JMP @13, #260
	SPL <-127, 100
	MOV @931, 106
	SUB #0, -4
	MOV -1, -26
	MOV -1, -26
	SUB 30, 9
	SPL 20, <813
	SPL 0, #42
	DAT #210, #30
	MOV 717, <-20
	DAT #310, #60
	SPL 0, #42
	SPL 20, <813
	MOV 717, <-20
