// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TI_Simon_TopModule_tick_dp (
        ap_ready,
        this_data_ina_V_read,
        this_data_inb_V_read,
        this_data_inc_V_read,
        this_key_ina_V_read,
        this_key_inb_V_read,
        this_key_inc_V_read,
        this_data_rdy_V_read,
        this_round_counter_V_read,
        this_round_num_V_read,
        this_shifter1a_V_read,
        this_shifter1b_V_read,
        this_shifter1c_V_read,
        this_shifter2a_V_read,
        this_shifter2b_V_read,
        this_shifter2c_V_read,
        this_shift_in1a_V_read,
        this_shift_in1b_V_read,
        this_shift_in1c_V_read,
        this_shift_in2a_V_read,
        this_shift_in2b_V_read,
        this_shift_in2c_V_read,
        this_shifter_enable1a_V_read,
        this_shifter_enable1b_V_read,
        this_shifter_enable1c_V_read,
        this_shifter_enable2a_V_read,
        this_shifter_enable2b_V_read,
        this_shifter_enable2c_V_read,
        this_fifo_ff63a_V_read,
        this_fifo_ff62a_V_read,
        this_fifo_ff61a_V_read,
        this_fifo_ff60a_V_read,
        this_fifo_ff59a_V_read,
        this_fifo_ff58a_V_read,
        this_fifo_ff57a_V_read,
        this_fifo_ff56a_V_read,
        this_lut_ff63a_V_read,
        this_lut_ff62a_V_read,
        this_lut_ff61a_V_read,
        this_lut_ff60a_V_read,
        this_lut_ff59a_V_read,
        this_lut_ff58a_V_read,
        this_lut_ff57a_V_read,
        this_fifo_ff63b_V_read,
        this_fifo_ff62b_V_read,
        this_fifo_ff61b_V_read,
        this_fifo_ff60b_V_read,
        this_fifo_ff59b_V_read,
        this_fifo_ff58b_V_read,
        this_fifo_ff57b_V_read,
        this_fifo_ff56b_V_read,
        this_lut_ff63b_V_read,
        this_lut_ff62b_V_read,
        this_lut_ff61b_V_read,
        this_lut_ff60b_V_read,
        this_lut_ff59b_V_read,
        this_lut_ff58b_V_read,
        this_lut_ff57b_V_read,
        this_fifo_ff63c_V_read,
        this_fifo_ff62c_V_read,
        this_fifo_ff61c_V_read,
        this_fifo_ff60c_V_read,
        this_fifo_ff59c_V_read,
        this_fifo_ff58c_V_read,
        this_fifo_ff57c_V_read,
        this_fifo_ff56c_V_read,
        this_lut_ff63c_V_read,
        this_lut_ff62c_V_read,
        this_lut_ff61c_V_read,
        this_lut_ff60c_V_read,
        this_lut_ff59c_V_read,
        this_lut_ff58c_V_read,
        this_lut_ff57c_V_read,
        this_lut_ff_inputa_V_read,
        this_fifo_ff_inputa_V_read,
        this_lut_ff_inputb_V_read,
        this_fifo_ff_inputb_V_read,
        this_lut_ff_inputc_V_read,
        this_fifo_ff_inputc_V_read,
        this_s1_V_read,
        this_s4_V_read,
        this_s5_V_read,
        this_s6_V_read,
        this_s7_V_read,
        this_s3_V_read,
        this_lut_outa_V_read,
        this_lut_outb_V_read,
        this_lut_outc_V_read,
        my_simon_core_dp_bit_counter_constprop_i,
        my_simon_core_dp_bit_counter_constprop_o,
        my_simon_core_dp_bit_counter_constprop_o_ap_vld,
        my_simon_core_dp_couta_constprop,
        my_simon_core_dp_couta_constprop_ap_vld,
        my_simon_core_dp_coutb_constprop,
        my_simon_core_dp_coutb_constprop_ap_vld,
        my_simon_core_dp_coutc_constprop,
        my_simon_core_dp_coutc_constprop_ap_vld,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63,
        ap_return_64,
        ap_return_65,
        ap_return_66,
        ap_return_67,
        ap_return_68,
        ap_return_69,
        ap_return_70,
        ap_return_71,
        ap_return_72,
        ap_return_73,
        ap_return_74,
        ap_return_75,
        ap_return_76,
        ap_return_77
);


output   ap_ready;
input  [0:0] this_data_ina_V_read;
input  [0:0] this_data_inb_V_read;
input  [0:0] this_data_inc_V_read;
input  [0:0] this_key_ina_V_read;
input  [0:0] this_key_inb_V_read;
input  [0:0] this_key_inc_V_read;
input  [1:0] this_data_rdy_V_read;
input  [0:0] this_round_counter_V_read;
input  [6:0] this_round_num_V_read;
input  [55:0] this_shifter1a_V_read;
input  [55:0] this_shifter1b_V_read;
input  [55:0] this_shifter1c_V_read;
input  [63:0] this_shifter2a_V_read;
input  [63:0] this_shifter2b_V_read;
input  [63:0] this_shifter2c_V_read;
input  [0:0] this_shift_in1a_V_read;
input  [0:0] this_shift_in1b_V_read;
input  [0:0] this_shift_in1c_V_read;
input  [0:0] this_shift_in2a_V_read;
input  [0:0] this_shift_in2b_V_read;
input  [0:0] this_shift_in2c_V_read;
input  [0:0] this_shifter_enable1a_V_read;
input  [0:0] this_shifter_enable1b_V_read;
input  [0:0] this_shifter_enable1c_V_read;
input  [0:0] this_shifter_enable2a_V_read;
input  [0:0] this_shifter_enable2b_V_read;
input  [0:0] this_shifter_enable2c_V_read;
input  [0:0] this_fifo_ff63a_V_read;
input  [0:0] this_fifo_ff62a_V_read;
input  [0:0] this_fifo_ff61a_V_read;
input  [0:0] this_fifo_ff60a_V_read;
input  [0:0] this_fifo_ff59a_V_read;
input  [0:0] this_fifo_ff58a_V_read;
input  [0:0] this_fifo_ff57a_V_read;
input  [0:0] this_fifo_ff56a_V_read;
input  [0:0] this_lut_ff63a_V_read;
input  [0:0] this_lut_ff62a_V_read;
input  [0:0] this_lut_ff61a_V_read;
input  [0:0] this_lut_ff60a_V_read;
input  [0:0] this_lut_ff59a_V_read;
input  [0:0] this_lut_ff58a_V_read;
input  [0:0] this_lut_ff57a_V_read;
input  [0:0] this_fifo_ff63b_V_read;
input  [0:0] this_fifo_ff62b_V_read;
input  [0:0] this_fifo_ff61b_V_read;
input  [0:0] this_fifo_ff60b_V_read;
input  [0:0] this_fifo_ff59b_V_read;
input  [0:0] this_fifo_ff58b_V_read;
input  [0:0] this_fifo_ff57b_V_read;
input  [0:0] this_fifo_ff56b_V_read;
input  [0:0] this_lut_ff63b_V_read;
input  [0:0] this_lut_ff62b_V_read;
input  [0:0] this_lut_ff61b_V_read;
input  [0:0] this_lut_ff60b_V_read;
input  [0:0] this_lut_ff59b_V_read;
input  [0:0] this_lut_ff58b_V_read;
input  [0:0] this_lut_ff57b_V_read;
input  [0:0] this_fifo_ff63c_V_read;
input  [0:0] this_fifo_ff62c_V_read;
input  [0:0] this_fifo_ff61c_V_read;
input  [0:0] this_fifo_ff60c_V_read;
input  [0:0] this_fifo_ff59c_V_read;
input  [0:0] this_fifo_ff58c_V_read;
input  [0:0] this_fifo_ff57c_V_read;
input  [0:0] this_fifo_ff56c_V_read;
input  [0:0] this_lut_ff63c_V_read;
input  [0:0] this_lut_ff62c_V_read;
input  [0:0] this_lut_ff61c_V_read;
input  [0:0] this_lut_ff60c_V_read;
input  [0:0] this_lut_ff59c_V_read;
input  [0:0] this_lut_ff58c_V_read;
input  [0:0] this_lut_ff57c_V_read;
input  [0:0] this_lut_ff_inputa_V_read;
input  [0:0] this_fifo_ff_inputa_V_read;
input  [0:0] this_lut_ff_inputb_V_read;
input  [0:0] this_fifo_ff_inputb_V_read;
input  [0:0] this_lut_ff_inputc_V_read;
input  [0:0] this_fifo_ff_inputc_V_read;
input  [0:0] this_s1_V_read;
input  [0:0] this_s4_V_read;
input  [0:0] this_s5_V_read;
input  [0:0] this_s6_V_read;
input  [0:0] this_s7_V_read;
input  [1:0] this_s3_V_read;
input  [0:0] this_lut_outa_V_read;
input  [0:0] this_lut_outb_V_read;
input  [0:0] this_lut_outc_V_read;
input  [6:0] my_simon_core_dp_bit_counter_constprop_i;
output  [6:0] my_simon_core_dp_bit_counter_constprop_o;
output   my_simon_core_dp_bit_counter_constprop_o_ap_vld;
output  [0:0] my_simon_core_dp_couta_constprop;
output   my_simon_core_dp_couta_constprop_ap_vld;
output  [0:0] my_simon_core_dp_coutb_constprop;
output   my_simon_core_dp_coutb_constprop_ap_vld;
output  [0:0] my_simon_core_dp_coutc_constprop;
output   my_simon_core_dp_coutc_constprop_ap_vld;
output  [55:0] ap_return_0;
output  [55:0] ap_return_1;
output  [55:0] ap_return_2;
output  [63:0] ap_return_3;
output  [63:0] ap_return_4;
output  [63:0] ap_return_5;
output  [0:0] ap_return_6;
output  [0:0] ap_return_7;
output  [0:0] ap_return_8;
output  [0:0] ap_return_9;
output  [0:0] ap_return_10;
output  [0:0] ap_return_11;
output  [0:0] ap_return_12;
output  [0:0] ap_return_13;
output  [0:0] ap_return_14;
output  [0:0] ap_return_15;
output  [0:0] ap_return_16;
output  [0:0] ap_return_17;
output  [0:0] ap_return_18;
output  [0:0] ap_return_19;
output  [0:0] ap_return_20;
output  [0:0] ap_return_21;
output  [0:0] ap_return_22;
output  [0:0] ap_return_23;
output  [0:0] ap_return_24;
output  [0:0] ap_return_25;
output  [0:0] ap_return_26;
output  [0:0] ap_return_27;
output  [0:0] ap_return_28;
output  [0:0] ap_return_29;
output  [0:0] ap_return_30;
output  [0:0] ap_return_31;
output  [0:0] ap_return_32;
output  [0:0] ap_return_33;
output  [0:0] ap_return_34;
output  [0:0] ap_return_35;
output  [0:0] ap_return_36;
output  [0:0] ap_return_37;
output  [0:0] ap_return_38;
output  [0:0] ap_return_39;
output  [0:0] ap_return_40;
output  [0:0] ap_return_41;
output  [0:0] ap_return_42;
output  [0:0] ap_return_43;
output  [0:0] ap_return_44;
output  [0:0] ap_return_45;
output  [0:0] ap_return_46;
output  [0:0] ap_return_47;
output  [0:0] ap_return_48;
output  [0:0] ap_return_49;
output  [0:0] ap_return_50;
output  [0:0] ap_return_51;
output  [0:0] ap_return_52;
output  [0:0] ap_return_53;
output  [0:0] ap_return_54;
output  [0:0] ap_return_55;
output  [0:0] ap_return_56;
output  [0:0] ap_return_57;
output  [0:0] ap_return_58;
output  [0:0] ap_return_59;
output  [0:0] ap_return_60;
output  [0:0] ap_return_61;
output  [0:0] ap_return_62;
output  [0:0] ap_return_63;
output  [0:0] ap_return_64;
output  [0:0] ap_return_65;
output  [0:0] ap_return_66;
output  [0:0] ap_return_67;
output  [0:0] ap_return_68;
output  [0:0] ap_return_69;
output  [0:0] ap_return_70;
output  [0:0] ap_return_71;
output  [0:0] ap_return_72;
output  [0:0] ap_return_73;
output  [1:0] ap_return_74;
output  [0:0] ap_return_75;
output  [0:0] ap_return_76;
output  [0:0] ap_return_77;

reg[6:0] my_simon_core_dp_bit_counter_constprop_o;
reg my_simon_core_dp_bit_counter_constprop_o_ap_vld;

wire   [6:0] select_ln228_fu_1438_p3;
wire   [1:0] this_data_rdy_V_read_1_read_fu_714_p2;
wire   [54:0] tmp_fu_756_p4;
wire   [55:0] tmp_2_fu_766_p3;
wire   [55:0] p_Val2_s_fu_774_p3;
wire   [54:0] tmp_s_fu_786_p4;
wire   [55:0] tmp_4_fu_796_p3;
wire   [55:0] p_Val2_1_fu_804_p3;
wire   [54:0] tmp_1_fu_816_p4;
wire   [55:0] tmp_7_fu_826_p3;
wire   [55:0] p_Val2_2_fu_834_p3;
wire   [62:0] tmp_3_fu_846_p4;
wire   [63:0] tmp_8_fu_856_p3;
wire   [62:0] tmp_5_fu_872_p4;
wire   [63:0] tmp_9_fu_882_p3;
wire   [62:0] tmp_6_fu_898_p4;
wire   [63:0] tmp_10_fu_908_p3;
wire   [0:0] select_ln54_6_fu_1036_p3;
wire   [0:0] select_ln44_fu_924_p3;
wire   [0:0] select_ln64_7_fu_1108_p3;
wire   [0:0] icmp_ln119_1_fu_1146_p2;
wire   [0:0] p_Result_s_fu_782_p1;
wire   [0:0] p_Result_1_fu_812_p1;
wire   [0:0] p_Result_2_fu_842_p1;
wire   [0:0] icmp_ln119_fu_1140_p2;
wire   [0:0] icmp_ln119_2_fu_1176_p2;
wire   [0:0] or_ln119_fu_1182_p2;
wire   [0:0] select_ln119_fu_1152_p3;
wire   [0:0] select_ln119_1_fu_1160_p3;
wire   [0:0] select_ln119_2_fu_1168_p3;
wire   [0:0] select_ln44_7_fu_980_p3;
wire   [0:0] select_ln54_7_fu_1044_p3;
wire   [0:0] select_ln64_fu_1052_p3;
wire   [0:0] select_ln44_6_fu_972_p3;
wire   [0:0] select_ln54_fu_988_p3;
wire   [0:0] select_ln64_1_fu_1060_p3;
wire   [3:0] tmp_11_fu_1318_p4;
wire   [0:0] icmp_ln1035_fu_1328_p2;
wire   [0:0] icmp_ln1019_fu_1334_p2;
wire   [3:0] tmp_12_fu_1346_p4;
wire   [0:0] icmp_ln1027_fu_1356_p2;
wire   [0:0] or_ln177_fu_1340_p2;
wire   [0:0] or_ln177_1_fu_1362_p2;
wire   [0:0] r_V_fu_1374_p2;
wire   [0:0] and_ln177_fu_1368_p2;
wire   [0:0] and_ln177_1_fu_1380_p2;
wire   [0:0] or_ln1019_fu_1400_p2;
wire   [1:0] select_ln1019_fu_1392_p3;
wire   [0:0] icmp_ln204_fu_1414_p2;
wire   [0:0] icmp_ln1019_1_fu_1426_p2;
wire   [6:0] add_ln186_fu_1432_p2;
wire   [63:0] p_Val2_4_fu_890_p3;
wire   [0:0] in_6_V_fu_1250_p3;
wire   [0:0] in_9_V_fu_1298_p3;
wire   [0:0] in_7_V_fu_1306_p3;
wire   [0:0] in_8_V_1_fu_1258_p3;
wire   [0:0] ret_V_1_fu_1468_p2;
wire   [0:0] in3_V_fu_1274_p3;
wire   [0:0] xor_ln1499_fu_1480_p2;
wire   [0:0] ret_V_fu_1462_p2;
wire   [0:0] trunc_ln1499_fu_1458_p1;
wire   [0:0] ret_V_2_fu_1474_p2;
wire   [0:0] xor_ln1499_2_fu_1492_p2;
wire   [0:0] xor_ln1499_3_fu_1498_p2;
wire   [0:0] xor_ln1499_1_fu_1486_p2;
wire   [63:0] p_Val2_5_fu_916_p3;
wire   [0:0] in_6_V_1_fu_1242_p3;
wire   [0:0] in_9_V_1_fu_1290_p3;
wire   [0:0] ret_V_5_fu_1520_p2;
wire   [0:0] in3_V_1_fu_1282_p3;
wire   [0:0] xor_ln1499_5_fu_1532_p2;
wire   [0:0] ret_V_4_fu_1514_p2;
wire   [0:0] trunc_ln1499_1_fu_1510_p1;
wire   [0:0] ret_V_6_fu_1526_p2;
wire   [0:0] xor_ln1499_7_fu_1544_p2;
wire   [0:0] xor_ln1499_8_fu_1550_p2;
wire   [0:0] xor_ln1499_6_fu_1538_p2;
wire   [63:0] p_Val2_3_fu_864_p3;
wire   [0:0] ret_V_9_fu_1572_p2;
wire   [0:0] in3_V_2_fu_1266_p3;
wire   [0:0] xor_ln1499_10_fu_1584_p2;
wire   [0:0] ret_V_8_fu_1566_p2;
wire   [0:0] trunc_ln1499_2_fu_1562_p1;
wire   [0:0] ret_V_10_fu_1578_p2;
wire   [0:0] xor_ln1499_12_fu_1596_p2;
wire   [0:0] xor_ln1499_13_fu_1602_p2;
wire   [0:0] xor_ln1499_11_fu_1590_p2;
wire   [0:0] icmp_ln1031_fu_1614_p2;
wire   [0:0] ret_V_3_fu_1504_p2;
wire   [0:0] ret_V_7_fu_1556_p2;
wire   [0:0] ret_V_11_fu_1608_p2;
wire   [0:0] or_ln119_1_fu_1188_p2;
wire   [0:0] select_ln119_3_fu_1194_p3;
wire   [0:0] select_ln119_4_fu_1202_p3;
wire   [0:0] select_ln119_5_fu_1210_p3;
wire   [0:0] select_ln44_5_fu_964_p3;
wire   [0:0] select_ln44_4_fu_956_p3;
wire   [0:0] select_ln44_3_fu_948_p3;
wire   [0:0] select_ln44_2_fu_940_p3;
wire   [0:0] select_ln44_1_fu_932_p3;
wire   [0:0] select_ln54_1_fu_996_p3;
wire   [0:0] select_ln54_2_fu_1004_p3;
wire   [0:0] select_ln54_3_fu_1012_p3;
wire   [0:0] select_ln54_4_fu_1020_p3;
wire   [0:0] select_ln54_5_fu_1028_p3;
wire   [0:0] select_ln64_2_fu_1068_p3;
wire   [0:0] select_ln64_3_fu_1076_p3;
wire   [0:0] select_ln64_4_fu_1084_p3;
wire   [0:0] select_ln64_5_fu_1092_p3;
wire   [0:0] select_ln64_6_fu_1100_p3;
wire   [0:0] this_shift_in1a_V_write_assign_fu_1124_p3;
wire   [0:0] this_shift_in1b_V_write_assign_fu_1116_p3;
wire   [0:0] this_shift_in1c_V_write_assign_fu_1132_p3;
wire   [0:0] or_ln204_fu_1420_p2;
wire   [0:0] this_lut_ff_inputa_V_write_assign_fu_1226_p3;
wire   [0:0] select_ln252_fu_1656_p3;
wire   [0:0] this_lut_ff_inputb_V_write_assign_fu_1218_p3;
wire   [0:0] select_ln252_1_fu_1664_p3;
wire   [0:0] this_lut_ff_inputc_V_write_assign_fu_1234_p3;
wire   [0:0] select_ln252_2_fu_1672_p3;
wire   [0:0] or_ln177_2_fu_1386_p2;
wire   [1:0] select_ln1019_1_fu_1406_p3;
wire    ap_ce_reg;

always @ (*) begin
    if ((this_data_rdy_V_read_1_read_fu_714_p2 == 2'd0)) begin
        my_simon_core_dp_bit_counter_constprop_o = 7'd0;
    end else if ((this_data_rdy_V_read_1_read_fu_714_p2 == 2'd3)) begin
        my_simon_core_dp_bit_counter_constprop_o = select_ln228_fu_1438_p3;
    end else begin
        my_simon_core_dp_bit_counter_constprop_o = my_simon_core_dp_bit_counter_constprop_i;
    end
end

always @ (*) begin
    if (((this_data_rdy_V_read_1_read_fu_714_p2 == 2'd0) | (this_data_rdy_V_read_1_read_fu_714_p2 == 2'd3))) begin
        my_simon_core_dp_bit_counter_constprop_o_ap_vld = 1'b1;
    end else begin
        my_simon_core_dp_bit_counter_constprop_o_ap_vld = 1'b0;
    end
end

assign add_ln186_fu_1432_p2 = (my_simon_core_dp_bit_counter_constprop_i + 7'd1);

assign and_ln177_1_fu_1380_p2 = (r_V_fu_1374_p2 & or_ln177_1_fu_1362_p2);

assign and_ln177_fu_1368_p2 = (this_round_counter_V_read & or_ln177_fu_1340_p2);

assign ap_ready = 1'b1;

assign icmp_ln1019_1_fu_1426_p2 = ((my_simon_core_dp_bit_counter_constprop_i == 7'd64) ? 1'b1 : 1'b0);

assign in3_V_1_fu_1282_p3 = ((this_s4_V_read[0:0] == 1'b1) ? this_lut_ff63c_V_read : select_ln64_1_fu_1060_p3);

assign in3_V_2_fu_1266_p3 = ((this_s4_V_read[0:0] == 1'b1) ? this_lut_ff63a_V_read : select_ln44_6_fu_972_p3);

assign in3_V_fu_1274_p3 = ((this_s4_V_read[0:0] == 1'b1) ? this_lut_ff63b_V_read : select_ln54_fu_988_p3);

assign in_6_V_1_fu_1242_p3 = ((this_s7_V_read[0:0] == 1'b1) ? this_lut_ff_inputa_V_read : select_ln44_7_fu_980_p3);

assign in_6_V_fu_1250_p3 = ((this_s7_V_read[0:0] == 1'b1) ? this_lut_ff_inputb_V_read : select_ln54_7_fu_1044_p3);

assign in_7_V_fu_1306_p3 = ((this_s6_V_read[0:0] == 1'b1) ? this_lut_ff57c_V_read : select_ln64_7_fu_1108_p3);

assign in_8_V_1_fu_1258_p3 = ((this_s7_V_read[0:0] == 1'b1) ? this_lut_ff_inputc_V_read : select_ln64_fu_1052_p3);

assign in_9_V_1_fu_1290_p3 = ((this_s6_V_read[0:0] == 1'b1) ? this_lut_ff57a_V_read : select_ln44_fu_924_p3);

assign in_9_V_fu_1298_p3 = ((this_s6_V_read[0:0] == 1'b1) ? this_lut_ff57b_V_read : select_ln54_6_fu_1036_p3);

assign or_ln1019_fu_1400_p2 = (this_round_counter_V_read | icmp_ln1019_fu_1334_p2);

assign or_ln119_1_fu_1188_p2 = (or_ln119_fu_1182_p2 | icmp_ln119_1_fu_1146_p2);

assign or_ln119_fu_1182_p2 = (icmp_ln119_fu_1140_p2 | icmp_ln119_2_fu_1176_p2);

assign or_ln177_1_fu_1362_p2 = (icmp_ln1027_fu_1356_p2 | icmp_ln1019_fu_1334_p2);

assign or_ln177_2_fu_1386_p2 = (and_ln177_fu_1368_p2 | and_ln177_1_fu_1380_p2);

assign or_ln177_fu_1340_p2 = (icmp_ln1035_fu_1328_p2 | icmp_ln1019_fu_1334_p2);

assign or_ln204_fu_1420_p2 = (icmp_ln204_fu_1414_p2 | icmp_ln1019_fu_1334_p2);

assign p_Result_1_fu_812_p1 = p_Val2_1_fu_804_p3[0:0];

assign p_Result_2_fu_842_p1 = p_Val2_2_fu_834_p3[0:0];

assign p_Result_s_fu_782_p1 = p_Val2_s_fu_774_p3[0:0];

assign p_Val2_1_fu_804_p3 = ((this_shifter_enable1b_V_read[0:0] == 1'b1) ? tmp_4_fu_796_p3 : this_shifter1b_V_read);

assign p_Val2_2_fu_834_p3 = ((this_shifter_enable1c_V_read[0:0] == 1'b1) ? tmp_7_fu_826_p3 : this_shifter1c_V_read);

assign p_Val2_3_fu_864_p3 = ((this_shifter_enable2a_V_read[0:0] == 1'b1) ? tmp_8_fu_856_p3 : this_shifter2a_V_read);

assign p_Val2_4_fu_890_p3 = ((this_shifter_enable2b_V_read[0:0] == 1'b1) ? tmp_9_fu_882_p3 : this_shifter2b_V_read);

assign p_Val2_5_fu_916_p3 = ((this_shifter_enable2c_V_read[0:0] == 1'b1) ? tmp_10_fu_908_p3 : this_shifter2c_V_read);

assign p_Val2_s_fu_774_p3 = ((this_shifter_enable1a_V_read[0:0] == 1'b1) ? tmp_2_fu_766_p3 : this_shifter1a_V_read);

assign r_V_fu_1374_p2 = (this_round_counter_V_read ^ 1'd1);

assign ret_V_10_fu_1578_p2 = (in_9_V_1_fu_1290_p3 & in_6_V_fu_1250_p3);

assign ret_V_11_fu_1608_p2 = (xor_ln1499_13_fu_1602_p2 ^ xor_ln1499_11_fu_1590_p2);

assign ret_V_1_fu_1468_p2 = (in_7_V_fu_1306_p3 & in_6_V_fu_1250_p3);

assign ret_V_2_fu_1474_p2 = (in_9_V_fu_1298_p3 & in_8_V_1_fu_1258_p3);

assign ret_V_3_fu_1504_p2 = (xor_ln1499_3_fu_1498_p2 ^ xor_ln1499_1_fu_1486_p2);

assign ret_V_4_fu_1514_p2 = (in_8_V_1_fu_1258_p3 & in_7_V_fu_1306_p3);

assign ret_V_5_fu_1520_p2 = (in_7_V_fu_1306_p3 & in_6_V_1_fu_1242_p3);

assign ret_V_6_fu_1526_p2 = (in_9_V_1_fu_1290_p3 & in_8_V_1_fu_1258_p3);

assign ret_V_7_fu_1556_p2 = (xor_ln1499_8_fu_1550_p2 ^ xor_ln1499_6_fu_1538_p2);

assign ret_V_8_fu_1566_p2 = (in_9_V_1_fu_1290_p3 & in_6_V_1_fu_1242_p3);

assign ret_V_9_fu_1572_p2 = (in_9_V_fu_1298_p3 & in_6_V_1_fu_1242_p3);

assign ret_V_fu_1462_p2 = (in_9_V_fu_1298_p3 & in_6_V_fu_1250_p3);

assign select_ln1019_1_fu_1406_p3 = ((or_ln1019_fu_1400_p2[0:0] == 1'b1) ? select_ln1019_fu_1392_p3 : 2'd1);

assign select_ln1019_fu_1392_p3 = ((icmp_ln1019_fu_1334_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign select_ln119_1_fu_1160_p3 = ((icmp_ln119_1_fu_1146_p2[0:0] == 1'b1) ? p_Result_1_fu_812_p1 : this_lut_outb_V_read);

assign select_ln119_2_fu_1168_p3 = ((icmp_ln119_1_fu_1146_p2[0:0] == 1'b1) ? p_Result_2_fu_842_p1 : this_lut_outc_V_read);

assign select_ln119_3_fu_1194_p3 = ((icmp_ln119_2_fu_1176_p2[0:0] == 1'b1) ? this_data_ina_V_read : select_ln119_fu_1152_p3);

assign select_ln119_4_fu_1202_p3 = ((icmp_ln119_2_fu_1176_p2[0:0] == 1'b1) ? this_data_inb_V_read : select_ln119_1_fu_1160_p3);

assign select_ln119_5_fu_1210_p3 = ((icmp_ln119_2_fu_1176_p2[0:0] == 1'b1) ? this_data_inc_V_read : select_ln119_2_fu_1168_p3);

assign select_ln119_fu_1152_p3 = ((icmp_ln119_1_fu_1146_p2[0:0] == 1'b1) ? p_Result_s_fu_782_p1 : this_lut_outa_V_read);

assign select_ln228_fu_1438_p3 = ((icmp_ln1019_1_fu_1426_p2[0:0] == 1'b1) ? 7'd0 : add_ln186_fu_1432_p2);

assign select_ln252_1_fu_1664_p3 = ((or_ln119_1_fu_1188_p2[0:0] == 1'b1) ? select_ln119_4_fu_1202_p3 : this_fifo_ff_inputb_V_read);

assign select_ln252_2_fu_1672_p3 = ((or_ln119_1_fu_1188_p2[0:0] == 1'b1) ? select_ln119_5_fu_1210_p3 : this_fifo_ff_inputc_V_read);

assign select_ln252_fu_1656_p3 = ((or_ln119_1_fu_1188_p2[0:0] == 1'b1) ? select_ln119_3_fu_1194_p3 : this_fifo_ff_inputa_V_read);

assign select_ln44_1_fu_932_p3 = ((this_shifter_enable1a_V_read[0:0] == 1'b1) ? this_fifo_ff58a_V_read : this_fifo_ff57a_V_read);

assign select_ln44_2_fu_940_p3 = ((this_shifter_enable1a_V_read[0:0] == 1'b1) ? this_fifo_ff59a_V_read : this_fifo_ff58a_V_read);

assign select_ln44_3_fu_948_p3 = ((this_shifter_enable1a_V_read[0:0] == 1'b1) ? this_fifo_ff60a_V_read : this_fifo_ff59a_V_read);

assign select_ln44_4_fu_956_p3 = ((this_shifter_enable1a_V_read[0:0] == 1'b1) ? this_fifo_ff61a_V_read : this_fifo_ff60a_V_read);

assign select_ln44_5_fu_964_p3 = ((this_shifter_enable1a_V_read[0:0] == 1'b1) ? this_fifo_ff62a_V_read : this_fifo_ff61a_V_read);

assign select_ln44_6_fu_972_p3 = ((this_shifter_enable1a_V_read[0:0] == 1'b1) ? this_fifo_ff63a_V_read : this_fifo_ff62a_V_read);

assign select_ln44_7_fu_980_p3 = ((this_shifter_enable1a_V_read[0:0] == 1'b1) ? this_fifo_ff_inputa_V_read : this_fifo_ff63a_V_read);

assign select_ln44_fu_924_p3 = ((this_shifter_enable1a_V_read[0:0] == 1'b1) ? this_fifo_ff57a_V_read : this_fifo_ff56a_V_read);

assign select_ln54_1_fu_996_p3 = ((this_shifter_enable1b_V_read[0:0] == 1'b1) ? this_fifo_ff62b_V_read : this_fifo_ff61b_V_read);

assign select_ln54_2_fu_1004_p3 = ((this_shifter_enable1b_V_read[0:0] == 1'b1) ? this_fifo_ff61b_V_read : this_fifo_ff60b_V_read);

assign select_ln54_3_fu_1012_p3 = ((this_shifter_enable1b_V_read[0:0] == 1'b1) ? this_fifo_ff60b_V_read : this_fifo_ff59b_V_read);

assign select_ln54_4_fu_1020_p3 = ((this_shifter_enable1b_V_read[0:0] == 1'b1) ? this_fifo_ff59b_V_read : this_fifo_ff58b_V_read);

assign select_ln54_5_fu_1028_p3 = ((this_shifter_enable1b_V_read[0:0] == 1'b1) ? this_fifo_ff58b_V_read : this_fifo_ff57b_V_read);

assign select_ln54_6_fu_1036_p3 = ((this_shifter_enable1b_V_read[0:0] == 1'b1) ? this_fifo_ff57b_V_read : this_fifo_ff56b_V_read);

assign select_ln54_7_fu_1044_p3 = ((this_shifter_enable1b_V_read[0:0] == 1'b1) ? this_fifo_ff_inputb_V_read : this_fifo_ff63b_V_read);

assign select_ln54_fu_988_p3 = ((this_shifter_enable1b_V_read[0:0] == 1'b1) ? this_fifo_ff63b_V_read : this_fifo_ff62b_V_read);

assign select_ln64_1_fu_1060_p3 = ((this_shifter_enable1c_V_read[0:0] == 1'b1) ? this_fifo_ff63c_V_read : this_fifo_ff62c_V_read);

assign select_ln64_2_fu_1068_p3 = ((this_shifter_enable1c_V_read[0:0] == 1'b1) ? this_fifo_ff62c_V_read : this_fifo_ff61c_V_read);

assign select_ln64_3_fu_1076_p3 = ((this_shifter_enable1c_V_read[0:0] == 1'b1) ? this_fifo_ff61c_V_read : this_fifo_ff60c_V_read);

assign select_ln64_4_fu_1084_p3 = ((this_shifter_enable1c_V_read[0:0] == 1'b1) ? this_fifo_ff60c_V_read : this_fifo_ff59c_V_read);

assign select_ln64_5_fu_1092_p3 = ((this_shifter_enable1c_V_read[0:0] == 1'b1) ? this_fifo_ff59c_V_read : this_fifo_ff58c_V_read);

assign select_ln64_6_fu_1100_p3 = ((this_shifter_enable1c_V_read[0:0] == 1'b1) ? this_fifo_ff58c_V_read : this_fifo_ff57c_V_read);

assign select_ln64_7_fu_1108_p3 = ((this_shifter_enable1c_V_read[0:0] == 1'b1) ? this_fifo_ff57c_V_read : this_fifo_ff56c_V_read);

assign select_ln64_fu_1052_p3 = ((this_shifter_enable1c_V_read[0:0] == 1'b1) ? this_fifo_ff_inputc_V_read : this_fifo_ff63c_V_read);

assign this_lut_ff_inputa_V_write_assign_fu_1226_p3 = ((this_s5_V_read[0:0] == 1'b1) ? this_lut_outa_V_read : p_Result_s_fu_782_p1);

assign this_lut_ff_inputb_V_write_assign_fu_1218_p3 = ((this_s5_V_read[0:0] == 1'b1) ? this_lut_outb_V_read : p_Result_1_fu_812_p1);

assign this_lut_ff_inputc_V_write_assign_fu_1234_p3 = ((this_s5_V_read[0:0] == 1'b1) ? this_lut_outc_V_read : p_Result_2_fu_842_p1);

assign this_shift_in1a_V_write_assign_fu_1124_p3 = ((this_s1_V_read[0:0] == 1'b1) ? select_ln44_fu_924_p3 : this_lut_ff57a_V_read);

assign this_shift_in1b_V_write_assign_fu_1116_p3 = ((this_s1_V_read[0:0] == 1'b1) ? select_ln54_6_fu_1036_p3 : this_lut_ff57b_V_read);

assign this_shift_in1c_V_write_assign_fu_1132_p3 = ((this_s1_V_read[0:0] == 1'b1) ? select_ln64_7_fu_1108_p3 : this_lut_ff57c_V_read);

assign tmp_10_fu_908_p3 = {{this_shift_in2c_V_read}, {tmp_6_fu_898_p4}};

assign tmp_11_fu_1318_p4 = {{my_simon_core_dp_bit_counter_constprop_i[6:3]}};

assign tmp_12_fu_1346_p4 = {{my_simon_core_dp_bit_counter_constprop_i[6:3]}};

assign tmp_1_fu_816_p4 = {{this_shifter1c_V_read[55:1]}};

assign tmp_2_fu_766_p3 = {{this_shift_in1a_V_read}, {tmp_fu_756_p4}};

assign tmp_3_fu_846_p4 = {{this_shifter2a_V_read[63:1]}};

assign tmp_4_fu_796_p3 = {{this_shift_in1b_V_read}, {tmp_s_fu_786_p4}};

assign tmp_5_fu_872_p4 = {{this_shifter2b_V_read[63:1]}};

assign tmp_6_fu_898_p4 = {{this_shifter2c_V_read[63:1]}};

assign tmp_7_fu_826_p3 = {{this_shift_in1c_V_read}, {tmp_1_fu_816_p4}};

assign tmp_8_fu_856_p3 = {{this_shift_in2a_V_read}, {tmp_3_fu_846_p4}};

assign tmp_9_fu_882_p3 = {{this_shift_in2b_V_read}, {tmp_5_fu_872_p4}};

assign tmp_fu_756_p4 = {{this_shifter1a_V_read[55:1]}};

assign tmp_s_fu_786_p4 = {{this_shifter1b_V_read[55:1]}};

assign trunc_ln1499_1_fu_1510_p1 = p_Val2_5_fu_916_p3[0:0];

assign trunc_ln1499_2_fu_1562_p1 = p_Val2_3_fu_864_p3[0:0];

assign trunc_ln1499_fu_1458_p1 = p_Val2_4_fu_890_p3[0:0];

assign xor_ln1499_10_fu_1584_p2 = (ret_V_9_fu_1572_p2 ^ in3_V_2_fu_1266_p3);

assign xor_ln1499_11_fu_1590_p2 = (xor_ln1499_10_fu_1584_p2 ^ ret_V_8_fu_1566_p2);

assign xor_ln1499_12_fu_1596_p2 = (trunc_ln1499_2_fu_1562_p1 ^ ret_V_10_fu_1578_p2);

assign xor_ln1499_13_fu_1602_p2 = (xor_ln1499_12_fu_1596_p2 ^ this_key_ina_V_read);

assign xor_ln1499_1_fu_1486_p2 = (xor_ln1499_fu_1480_p2 ^ ret_V_fu_1462_p2);

assign xor_ln1499_2_fu_1492_p2 = (trunc_ln1499_fu_1458_p1 ^ ret_V_2_fu_1474_p2);

assign xor_ln1499_3_fu_1498_p2 = (xor_ln1499_2_fu_1492_p2 ^ this_key_inb_V_read);

assign xor_ln1499_5_fu_1532_p2 = (ret_V_5_fu_1520_p2 ^ in3_V_1_fu_1282_p3);

assign xor_ln1499_6_fu_1538_p2 = (xor_ln1499_5_fu_1532_p2 ^ ret_V_4_fu_1514_p2);

assign xor_ln1499_7_fu_1544_p2 = (trunc_ln1499_1_fu_1510_p1 ^ ret_V_6_fu_1526_p2);

assign xor_ln1499_8_fu_1550_p2 = (xor_ln1499_7_fu_1544_p2 ^ this_key_inc_V_read);

assign xor_ln1499_fu_1480_p2 = (ret_V_1_fu_1468_p2 ^ in3_V_fu_1274_p3);

assign ap_return_0 = p_Val2_s_fu_774_p3;

assign ap_return_1 = p_Val2_1_fu_804_p3;

assign ap_return_10 = select_ln44_3_fu_948_p3;

assign ap_return_11 = select_ln44_2_fu_940_p3;

assign ap_return_12 = select_ln44_1_fu_932_p3;

assign ap_return_13 = select_ln44_fu_924_p3;

assign ap_return_14 = this_lut_ff_inputa_V_read;

assign ap_return_15 = this_lut_ff63a_V_read;

assign ap_return_16 = this_lut_ff62a_V_read;

assign ap_return_17 = this_lut_ff61a_V_read;

assign ap_return_18 = this_lut_ff60a_V_read;

assign ap_return_19 = this_lut_ff59a_V_read;

assign ap_return_2 = p_Val2_2_fu_834_p3;

assign ap_return_20 = this_lut_ff58a_V_read;

assign ap_return_21 = select_ln54_7_fu_1044_p3;

assign ap_return_22 = select_ln54_fu_988_p3;

assign ap_return_23 = select_ln54_1_fu_996_p3;

assign ap_return_24 = select_ln54_2_fu_1004_p3;

assign ap_return_25 = select_ln54_3_fu_1012_p3;

assign ap_return_26 = select_ln54_4_fu_1020_p3;

assign ap_return_27 = select_ln54_5_fu_1028_p3;

assign ap_return_28 = select_ln54_6_fu_1036_p3;

assign ap_return_29 = this_lut_ff_inputb_V_read;

assign ap_return_3 = p_Val2_3_fu_864_p3;

assign ap_return_30 = this_lut_ff63b_V_read;

assign ap_return_31 = this_lut_ff62b_V_read;

assign ap_return_32 = this_lut_ff61b_V_read;

assign ap_return_33 = this_lut_ff60b_V_read;

assign ap_return_34 = this_lut_ff59b_V_read;

assign ap_return_35 = this_lut_ff58b_V_read;

assign ap_return_36 = select_ln64_fu_1052_p3;

assign ap_return_37 = select_ln64_1_fu_1060_p3;

assign ap_return_38 = select_ln64_2_fu_1068_p3;

assign ap_return_39 = select_ln64_3_fu_1076_p3;

assign ap_return_4 = p_Val2_4_fu_890_p3;

assign ap_return_40 = select_ln64_4_fu_1084_p3;

assign ap_return_41 = select_ln64_5_fu_1092_p3;

assign ap_return_42 = select_ln64_6_fu_1100_p3;

assign ap_return_43 = select_ln64_7_fu_1108_p3;

assign ap_return_44 = this_lut_ff_inputc_V_read;

assign ap_return_45 = this_lut_ff63c_V_read;

assign ap_return_46 = this_lut_ff62c_V_read;

assign ap_return_47 = this_lut_ff61c_V_read;

assign ap_return_48 = this_lut_ff60c_V_read;

assign ap_return_49 = this_lut_ff59c_V_read;

assign ap_return_5 = p_Val2_5_fu_916_p3;

assign ap_return_50 = this_lut_ff58c_V_read;

assign ap_return_51 = this_shift_in1a_V_write_assign_fu_1124_p3;

assign ap_return_52 = this_shift_in1b_V_write_assign_fu_1116_p3;

assign ap_return_53 = this_shift_in1c_V_write_assign_fu_1132_p3;

assign ap_return_54 = p_Result_s_fu_782_p1;

assign ap_return_55 = p_Result_1_fu_812_p1;

assign ap_return_56 = p_Result_2_fu_842_p1;

assign ap_return_57 = or_ln204_fu_1420_p2;

assign ap_return_58 = or_ln204_fu_1420_p2;

assign ap_return_59 = or_ln204_fu_1420_p2;

assign ap_return_6 = select_ln44_7_fu_980_p3;

assign ap_return_60 = or_ln204_fu_1420_p2;

assign ap_return_61 = or_ln204_fu_1420_p2;

assign ap_return_62 = or_ln204_fu_1420_p2;

assign ap_return_63 = this_lut_ff_inputa_V_write_assign_fu_1226_p3;

assign ap_return_64 = select_ln252_fu_1656_p3;

assign ap_return_65 = this_lut_ff_inputb_V_write_assign_fu_1218_p3;

assign ap_return_66 = select_ln252_1_fu_1664_p3;

assign ap_return_67 = this_lut_ff_inputc_V_write_assign_fu_1234_p3;

assign ap_return_68 = select_ln252_2_fu_1672_p3;

assign ap_return_69 = or_ln177_2_fu_1386_p2;

assign ap_return_7 = select_ln44_6_fu_972_p3;

assign ap_return_70 = this_round_counter_V_read;

assign ap_return_71 = r_V_fu_1374_p2;

assign ap_return_72 = this_round_counter_V_read;

assign ap_return_73 = this_round_counter_V_read;

assign ap_return_74 = select_ln1019_1_fu_1406_p3;

assign ap_return_75 = ret_V_3_fu_1504_p2;

assign ap_return_76 = ret_V_7_fu_1556_p2;

assign ap_return_77 = ret_V_11_fu_1608_p2;

assign ap_return_8 = select_ln44_5_fu_964_p3;

assign ap_return_9 = select_ln44_4_fu_956_p3;

assign icmp_ln1019_fu_1334_p2 = ((this_data_rdy_V_read == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_1356_p2 = ((tmp_12_fu_1346_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln1031_fu_1614_p2 = ((this_round_num_V_read > 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_1328_p2 = ((tmp_11_fu_1318_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln119_1_fu_1146_p2 = ((this_s3_V_read == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln119_2_fu_1176_p2 = ((this_s3_V_read == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_1140_p2 = ((this_s3_V_read == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_1414_p2 = ((this_data_rdy_V_read == 2'd3) ? 1'b1 : 1'b0);

assign my_simon_core_dp_couta_constprop = (ret_V_3_fu_1504_p2 & icmp_ln1031_fu_1614_p2);

assign my_simon_core_dp_couta_constprop_ap_vld = 1'b1;

assign my_simon_core_dp_coutb_constprop = (ret_V_7_fu_1556_p2 & icmp_ln1031_fu_1614_p2);

assign my_simon_core_dp_coutb_constprop_ap_vld = 1'b1;

assign my_simon_core_dp_coutc_constprop = (ret_V_11_fu_1608_p2 & icmp_ln1031_fu_1614_p2);

assign my_simon_core_dp_coutc_constprop_ap_vld = 1'b1;

assign this_data_rdy_V_read_1_read_fu_714_p2 = this_data_rdy_V_read;

endmodule //TI_Simon_TopModule_tick_dp
