Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneii
Quartus root          :  c:/altera/13.0sp1/quartus/bin64/
Quartus sim root      :  c:/altera/13.0sp1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  counter8bit.vo
Sim SDF file          :  counter8bit__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File counter8bit_run_msim_gate_verilog.do already exists - backing up current file as counter8bit_run_msim_gate_verilog.do.bak3
Probing transcript
ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
ModelSim-Altera Info: # do counter8bit_run_msim_gate_verilog.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {counter8bit.vo}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Compiling module counter8bit
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	counter8bit
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/Projects/HDL/counter8bit {D:/Projects/HDL/counter8bit/counter8bit_tb.v}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Compiling module counter8bit_tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	counter8bit_tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  counter8bit_tb
ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps counter8bit_tb 
ModelSim-Altera Info: # Loading work.counter8bit_tb
ModelSim-Altera Info: # Loading work.counter8bit
ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_io
ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_mux21
ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_dffe
ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_asynch_io
ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_clkctrl
ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_mux41
ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_ena_reg
ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_lcell_comb
ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_lcell_ff
ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Loading instances from counter8bit_v.sdo
ModelSim-Altera Info: # Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
ModelSim-Altera Info: # Loading timing data from counter8bit_v.sdo
ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /counter8bit_tb File: D:/Projects/HDL/counter8bit/counter8bit_tb.v
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # ** Note: $finish    : D:/Projects/HDL/counter8bit/counter8bit_tb.v(29)
ModelSim-Altera Info: #    Time: 945 ns  Iteration: 0  Instance: /counter8bit_tb
ModelSim-Altera Info: # 1
ModelSim-Altera Info: # Break in Module counter8bit_tb at D:/Projects/HDL/counter8bit/counter8bit_tb.v line 29
ModelSim-Altera Info: # Simulation Breakpoint: 1
ModelSim-Altera Info: # Break in Module counter8bit_tb at D:/Projects/HDL/counter8bit/counter8bit_tb.v line 29
ModelSim-Altera Info: # MACRO ./counter8bit_run_msim_gate_verilog.do PAUSED at line 17
Info: NativeLink simulation flow was successful
