
Tuto_Uart-w-TIM-RTC_001_G071RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054dc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08005598  08005598  00015598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005674  08005674  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08005674  08005674  00015674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800567c  0800567c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800567c  0800567c  0001567c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005680  08005680  00015680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005684  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  20000078  080056fc  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000378  080056fc  00020378  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000147cf  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029e2  00000000  00000000  0003486f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  00037258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001088  00000000  00000000  000383e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f43  00000000  00000000  00039470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001485c  00000000  00000000  000533b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7b9b  00000000  00000000  00067c0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010f7aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000439c  00000000  00000000  0010f7fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000078 	.word	0x20000078
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005580 	.word	0x08005580

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000007c 	.word	0x2000007c
 8000100:	08005580 	.word	0x08005580

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	469b      	mov	fp, r3
 800048a:	d433      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048c:	465a      	mov	r2, fp
 800048e:	4653      	mov	r3, sl
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83a      	bhi.n	8000516 <__udivmoddi4+0xc2>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e078      	b.n	8000598 <__udivmoddi4+0x144>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e075      	b.n	800059e <__udivmoddi4+0x14a>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e028      	b.n	800051e <__udivmoddi4+0xca>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	2320      	movs	r3, #32
 80004f8:	1a9b      	subs	r3, r3, r2
 80004fa:	4652      	mov	r2, sl
 80004fc:	40da      	lsrs	r2, r3
 80004fe:	4641      	mov	r1, r8
 8000500:	0013      	movs	r3, r2
 8000502:	464a      	mov	r2, r9
 8000504:	408a      	lsls	r2, r1
 8000506:	0017      	movs	r7, r2
 8000508:	4642      	mov	r2, r8
 800050a:	431f      	orrs	r7, r3
 800050c:	4653      	mov	r3, sl
 800050e:	4093      	lsls	r3, r2
 8000510:	001e      	movs	r6, r3
 8000512:	42af      	cmp	r7, r5
 8000514:	d9c4      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	4643      	mov	r3, r8
 8000520:	2b00      	cmp	r3, #0
 8000522:	d0d9      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000524:	07fb      	lsls	r3, r7, #31
 8000526:	0872      	lsrs	r2, r6, #1
 8000528:	431a      	orrs	r2, r3
 800052a:	4646      	mov	r6, r8
 800052c:	087b      	lsrs	r3, r7, #1
 800052e:	e00e      	b.n	800054e <__udivmoddi4+0xfa>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d101      	bne.n	8000538 <__udivmoddi4+0xe4>
 8000534:	42a2      	cmp	r2, r4
 8000536:	d80c      	bhi.n	8000552 <__udivmoddi4+0xfe>
 8000538:	1aa4      	subs	r4, r4, r2
 800053a:	419d      	sbcs	r5, r3
 800053c:	2001      	movs	r0, #1
 800053e:	1924      	adds	r4, r4, r4
 8000540:	416d      	adcs	r5, r5
 8000542:	2100      	movs	r1, #0
 8000544:	3e01      	subs	r6, #1
 8000546:	1824      	adds	r4, r4, r0
 8000548:	414d      	adcs	r5, r1
 800054a:	2e00      	cmp	r6, #0
 800054c:	d006      	beq.n	800055c <__udivmoddi4+0x108>
 800054e:	42ab      	cmp	r3, r5
 8000550:	d9ee      	bls.n	8000530 <__udivmoddi4+0xdc>
 8000552:	3e01      	subs	r6, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2e00      	cmp	r6, #0
 800055a:	d1f8      	bne.n	800054e <__udivmoddi4+0xfa>
 800055c:	9800      	ldr	r0, [sp, #0]
 800055e:	9901      	ldr	r1, [sp, #4]
 8000560:	465b      	mov	r3, fp
 8000562:	1900      	adds	r0, r0, r4
 8000564:	4169      	adcs	r1, r5
 8000566:	2b00      	cmp	r3, #0
 8000568:	db24      	blt.n	80005b4 <__udivmoddi4+0x160>
 800056a:	002b      	movs	r3, r5
 800056c:	465a      	mov	r2, fp
 800056e:	4644      	mov	r4, r8
 8000570:	40d3      	lsrs	r3, r2
 8000572:	002a      	movs	r2, r5
 8000574:	40e2      	lsrs	r2, r4
 8000576:	001c      	movs	r4, r3
 8000578:	465b      	mov	r3, fp
 800057a:	0015      	movs	r5, r2
 800057c:	2b00      	cmp	r3, #0
 800057e:	db2a      	blt.n	80005d6 <__udivmoddi4+0x182>
 8000580:	0026      	movs	r6, r4
 8000582:	409e      	lsls	r6, r3
 8000584:	0033      	movs	r3, r6
 8000586:	0026      	movs	r6, r4
 8000588:	4647      	mov	r7, r8
 800058a:	40be      	lsls	r6, r7
 800058c:	0032      	movs	r2, r6
 800058e:	1a80      	subs	r0, r0, r2
 8000590:	4199      	sbcs	r1, r3
 8000592:	9000      	str	r0, [sp, #0]
 8000594:	9101      	str	r1, [sp, #4]
 8000596:	e79f      	b.n	80004d8 <__udivmoddi4+0x84>
 8000598:	42a3      	cmp	r3, r4
 800059a:	d8bc      	bhi.n	8000516 <__udivmoddi4+0xc2>
 800059c:	e783      	b.n	80004a6 <__udivmoddi4+0x52>
 800059e:	4642      	mov	r2, r8
 80005a0:	2320      	movs	r3, #32
 80005a2:	2100      	movs	r1, #0
 80005a4:	1a9b      	subs	r3, r3, r2
 80005a6:	2200      	movs	r2, #0
 80005a8:	9100      	str	r1, [sp, #0]
 80005aa:	9201      	str	r2, [sp, #4]
 80005ac:	2201      	movs	r2, #1
 80005ae:	40da      	lsrs	r2, r3
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	e786      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	1a9b      	subs	r3, r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	4646      	mov	r6, r8
 80005be:	409a      	lsls	r2, r3
 80005c0:	0023      	movs	r3, r4
 80005c2:	40f3      	lsrs	r3, r6
 80005c4:	4644      	mov	r4, r8
 80005c6:	4313      	orrs	r3, r2
 80005c8:	002a      	movs	r2, r5
 80005ca:	40e2      	lsrs	r2, r4
 80005cc:	001c      	movs	r4, r3
 80005ce:	465b      	mov	r3, fp
 80005d0:	0015      	movs	r5, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	dad4      	bge.n	8000580 <__udivmoddi4+0x12c>
 80005d6:	4642      	mov	r2, r8
 80005d8:	002f      	movs	r7, r5
 80005da:	2320      	movs	r3, #32
 80005dc:	0026      	movs	r6, r4
 80005de:	4097      	lsls	r7, r2
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	40de      	lsrs	r6, r3
 80005e4:	003b      	movs	r3, r7
 80005e6:	4333      	orrs	r3, r6
 80005e8:	e7cd      	b.n	8000586 <__udivmoddi4+0x132>
 80005ea:	46c0      	nop			; (mov r8, r8)

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000644:	f000 fc38 	bl	8000eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000648:	f000 f82e 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064c:	f000 f94e 	bl	80008ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000650:	f000 f92e 	bl	80008b0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000654:	f000 f8de 	bl	8000814 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000658:	f000 f87c 	bl	8000754 <MX_RTC_Init>
  MX_TIM14_Init();
 800065c:	f000 f8b2 	bl	80007c4 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  __HAL_TIM_CLEAR_IT ( &htim14 , TIM_IT_UPDATE ) ; // żeby nie generować przerwania TIM6 od razu: https://stackoverflow.com/questions/71099885/why-hal-tim-periodelapsedcallback-gets-called-immediately-after-hal-tim-base-sta
 8000660:	4b0d      	ldr	r3, [pc, #52]	; (8000698 <main+0x58>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2202      	movs	r2, #2
 8000666:	4252      	negs	r2, r2
 8000668:	611a      	str	r2, [r3, #16]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while ( 1 )
  {
	  uart_comm ( request , expected_answer , i ) ;
 800066a:	4b0c      	ldr	r3, [pc, #48]	; (800069c <main+0x5c>)
 800066c:	6818      	ldr	r0, [r3, #0]
 800066e:	4b0c      	ldr	r3, [pc, #48]	; (80006a0 <main+0x60>)
 8000670:	6819      	ldr	r1, [r3, #0]
 8000672:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <main+0x64>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	b29b      	uxth	r3, r3
 8000678:	001a      	movs	r2, r3
 800067a:	f000 f965 	bl	8000948 <uart_comm>
	  i++ ;
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <main+0x64>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	3301      	adds	r3, #1
 8000684:	b2da      	uxtb	r2, r3
 8000686:	4b07      	ldr	r3, [pc, #28]	; (80006a4 <main+0x64>)
 8000688:	701a      	strb	r2, [r3, #0]
	  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFI ) ;
 800068a:	2380      	movs	r3, #128	; 0x80
 800068c:	01db      	lsls	r3, r3, #7
 800068e:	2101      	movs	r1, #1
 8000690:	0018      	movs	r0, r3
 8000692:	f001 fa05 	bl	8001aa0 <HAL_PWR_EnterSTOPMode>
	  uart_comm ( request , expected_answer , i ) ;
 8000696:	e7e8      	b.n	800066a <main+0x2a>
 8000698:	200000c0 	.word	0x200000c0
 800069c:	20000000 	.word	0x20000000
 80006a0:	20000004 	.word	0x20000004
 80006a4:	2000035c 	.word	0x2000035c

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b590      	push	{r4, r7, lr}
 80006aa:	b093      	sub	sp, #76	; 0x4c
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	2410      	movs	r4, #16
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	0018      	movs	r0, r3
 80006b4:	2338      	movs	r3, #56	; 0x38
 80006b6:	001a      	movs	r2, r3
 80006b8:	2100      	movs	r1, #0
 80006ba:	f004 fadd 	bl	8004c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006be:	003b      	movs	r3, r7
 80006c0:	0018      	movs	r0, r3
 80006c2:	2310      	movs	r3, #16
 80006c4:	001a      	movs	r2, r3
 80006c6:	2100      	movs	r1, #0
 80006c8:	f004 fad6 	bl	8004c78 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	0018      	movs	r0, r3
 80006d2:	f001 fa1d 	bl	8001b10 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006d6:	f001 f9d5 	bl	8001a84 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006da:	4b1d      	ldr	r3, [pc, #116]	; (8000750 <SystemClock_Config+0xa8>)
 80006dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80006de:	4b1c      	ldr	r3, [pc, #112]	; (8000750 <SystemClock_Config+0xa8>)
 80006e0:	2118      	movs	r1, #24
 80006e2:	438a      	bics	r2, r1
 80006e4:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80006e6:	193b      	adds	r3, r7, r4
 80006e8:	2206      	movs	r2, #6
 80006ea:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	2201      	movs	r2, #1
 80006f0:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	2280      	movs	r2, #128	; 0x80
 80006f6:	0052      	lsls	r2, r2, #1
 80006f8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000700:	193b      	adds	r3, r7, r4
 8000702:	2240      	movs	r2, #64	; 0x40
 8000704:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000706:	193b      	adds	r3, r7, r4
 8000708:	2200      	movs	r2, #0
 800070a:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070c:	193b      	adds	r3, r7, r4
 800070e:	0018      	movs	r0, r3
 8000710:	f001 fa4a 	bl	8001ba8 <HAL_RCC_OscConfig>
 8000714:	1e03      	subs	r3, r0, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000718:	f000 f9f2 	bl	8000b00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071c:	003b      	movs	r3, r7
 800071e:	2207      	movs	r2, #7
 8000720:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000722:	003b      	movs	r3, r7
 8000724:	2200      	movs	r2, #0
 8000726:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000728:	003b      	movs	r3, r7
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800072e:	003b      	movs	r3, r7
 8000730:	2200      	movs	r2, #0
 8000732:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000734:	003b      	movs	r3, r7
 8000736:	2100      	movs	r1, #0
 8000738:	0018      	movs	r0, r3
 800073a:	f001 fd4f 	bl	80021dc <HAL_RCC_ClockConfig>
 800073e:	1e03      	subs	r3, r0, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000742:	f000 f9dd 	bl	8000b00 <Error_Handler>
  }
}
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	46bd      	mov	sp, r7
 800074a:	b013      	add	sp, #76	; 0x4c
 800074c:	bd90      	pop	{r4, r7, pc}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	40021000 	.word	0x40021000

08000754 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000758:	4b18      	ldr	r3, [pc, #96]	; (80007bc <MX_RTC_Init+0x68>)
 800075a:	4a19      	ldr	r2, [pc, #100]	; (80007c0 <MX_RTC_Init+0x6c>)
 800075c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800075e:	4b17      	ldr	r3, [pc, #92]	; (80007bc <MX_RTC_Init+0x68>)
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000764:	4b15      	ldr	r3, [pc, #84]	; (80007bc <MX_RTC_Init+0x68>)
 8000766:	227f      	movs	r2, #127	; 0x7f
 8000768:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800076a:	4b14      	ldr	r3, [pc, #80]	; (80007bc <MX_RTC_Init+0x68>)
 800076c:	22ff      	movs	r2, #255	; 0xff
 800076e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000770:	4b12      	ldr	r3, [pc, #72]	; (80007bc <MX_RTC_Init+0x68>)
 8000772:	2200      	movs	r2, #0
 8000774:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000776:	4b11      	ldr	r3, [pc, #68]	; (80007bc <MX_RTC_Init+0x68>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800077c:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <MX_RTC_Init+0x68>)
 800077e:	2200      	movs	r2, #0
 8000780:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000782:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <MX_RTC_Init+0x68>)
 8000784:	2280      	movs	r2, #128	; 0x80
 8000786:	05d2      	lsls	r2, r2, #23
 8000788:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800078a:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <MX_RTC_Init+0x68>)
 800078c:	2200      	movs	r2, #0
 800078e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000790:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <MX_RTC_Init+0x68>)
 8000792:	0018      	movs	r0, r3
 8000794:	f002 f884 	bl	80028a0 <HAL_RTC_Init>
 8000798:	1e03      	subs	r3, r0, #0
 800079a:	d001      	beq.n	80007a0 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 800079c:	f000 f9b0 	bl	8000b00 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 10, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <MX_RTC_Init+0x68>)
 80007a2:	2204      	movs	r2, #4
 80007a4:	210a      	movs	r1, #10
 80007a6:	0018      	movs	r0, r3
 80007a8:	f002 f9ca 	bl	8002b40 <HAL_RTCEx_SetWakeUpTimer_IT>
 80007ac:	1e03      	subs	r3, r0, #0
 80007ae:	d001      	beq.n	80007b4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80007b0:	f000 f9a6 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007b4:	46c0      	nop			; (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	20000094 	.word	0x20000094
 80007c0:	40002800 	.word	0x40002800

080007c4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80007c8:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <MX_TIM14_Init+0x40>)
 80007ca:	4a0f      	ldr	r2, [pc, #60]	; (8000808 <MX_TIM14_Init+0x44>)
 80007cc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 16000-1;
 80007ce:	4b0d      	ldr	r3, [pc, #52]	; (8000804 <MX_TIM14_Init+0x40>)
 80007d0:	4a0e      	ldr	r2, [pc, #56]	; (800080c <MX_TIM14_Init+0x48>)
 80007d2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d4:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <MX_TIM14_Init+0x40>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 5000-1;
 80007da:	4b0a      	ldr	r3, [pc, #40]	; (8000804 <MX_TIM14_Init+0x40>)
 80007dc:	4a0c      	ldr	r2, [pc, #48]	; (8000810 <MX_TIM14_Init+0x4c>)
 80007de:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e0:	4b08      	ldr	r3, [pc, #32]	; (8000804 <MX_TIM14_Init+0x40>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007e6:	4b07      	ldr	r3, [pc, #28]	; (8000804 <MX_TIM14_Init+0x40>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80007ec:	4b05      	ldr	r3, [pc, #20]	; (8000804 <MX_TIM14_Init+0x40>)
 80007ee:	0018      	movs	r0, r3
 80007f0:	f002 fa66 	bl	8002cc0 <HAL_TIM_Base_Init>
 80007f4:	1e03      	subs	r3, r0, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 80007f8:	f000 f982 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80007fc:	46c0      	nop			; (mov r8, r8)
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	200000c0 	.word	0x200000c0
 8000808:	40002000 	.word	0x40002000
 800080c:	00003e7f 	.word	0x00003e7f
 8000810:	00001387 	.word	0x00001387

08000814 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000818:	4b23      	ldr	r3, [pc, #140]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800081a:	4a24      	ldr	r2, [pc, #144]	; (80008ac <MX_USART2_UART_Init+0x98>)
 800081c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800081e:	4b22      	ldr	r3, [pc, #136]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000820:	22e1      	movs	r2, #225	; 0xe1
 8000822:	0252      	lsls	r2, r2, #9
 8000824:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000826:	4b20      	ldr	r3, [pc, #128]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800082c:	4b1e      	ldr	r3, [pc, #120]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000832:	4b1d      	ldr	r3, [pc, #116]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000838:	4b1b      	ldr	r3, [pc, #108]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800083a:	220c      	movs	r2, #12
 800083c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083e:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000844:	4b18      	ldr	r3, [pc, #96]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800084a:	4b17      	ldr	r3, [pc, #92]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000850:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000856:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000858:	2200      	movs	r2, #0
 800085a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800085c:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800085e:	0018      	movs	r0, r3
 8000860:	f002 fcfa 	bl	8003258 <HAL_UART_Init>
 8000864:	1e03      	subs	r3, r0, #0
 8000866:	d001      	beq.n	800086c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000868:	f000 f94a 	bl	8000b00 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800086c:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800086e:	2100      	movs	r1, #0
 8000870:	0018      	movs	r0, r3
 8000872:	f004 f88f 	bl	8004994 <HAL_UARTEx_SetTxFifoThreshold>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800087a:	f000 f941 	bl	8000b00 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800087e:	4b0a      	ldr	r3, [pc, #40]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000880:	2100      	movs	r1, #0
 8000882:	0018      	movs	r0, r3
 8000884:	f004 f8c6 	bl	8004a14 <HAL_UARTEx_SetRxFifoThreshold>
 8000888:	1e03      	subs	r3, r0, #0
 800088a:	d001      	beq.n	8000890 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800088c:	f000 f938 	bl	8000b00 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000890:	4b05      	ldr	r3, [pc, #20]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000892:	0018      	movs	r0, r3
 8000894:	f004 f844 	bl	8004920 <HAL_UARTEx_DisableFifoMode>
 8000898:	1e03      	subs	r3, r0, #0
 800089a:	d001      	beq.n	80008a0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800089c:	f000 f930 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008a0:	46c0      	nop			; (mov r8, r8)
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	2000010c 	.word	0x2000010c
 80008ac:	40004400 	.word	0x40004400

080008b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008b6:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <MX_DMA_Init+0x38>)
 80008b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008ba:	4b0b      	ldr	r3, [pc, #44]	; (80008e8 <MX_DMA_Init+0x38>)
 80008bc:	2101      	movs	r1, #1
 80008be:	430a      	orrs	r2, r1
 80008c0:	639a      	str	r2, [r3, #56]	; 0x38
 80008c2:	4b09      	ldr	r3, [pc, #36]	; (80008e8 <MX_DMA_Init+0x38>)
 80008c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008c6:	2201      	movs	r2, #1
 80008c8:	4013      	ands	r3, r2
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2100      	movs	r1, #0
 80008d2:	2009      	movs	r0, #9
 80008d4:	f000 fc22 	bl	800111c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008d8:	2009      	movs	r0, #9
 80008da:	f000 fc34 	bl	8001146 <HAL_NVIC_EnableIRQ>

}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	46bd      	mov	sp, r7
 80008e2:	b002      	add	sp, #8
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	40021000 	.word	0x40021000

080008ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f2:	4b14      	ldr	r3, [pc, #80]	; (8000944 <MX_GPIO_Init+0x58>)
 80008f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008f6:	4b13      	ldr	r3, [pc, #76]	; (8000944 <MX_GPIO_Init+0x58>)
 80008f8:	2104      	movs	r1, #4
 80008fa:	430a      	orrs	r2, r1
 80008fc:	635a      	str	r2, [r3, #52]	; 0x34
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <MX_GPIO_Init+0x58>)
 8000900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000902:	2204      	movs	r2, #4
 8000904:	4013      	ands	r3, r2
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <MX_GPIO_Init+0x58>)
 800090c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800090e:	4b0d      	ldr	r3, [pc, #52]	; (8000944 <MX_GPIO_Init+0x58>)
 8000910:	2120      	movs	r1, #32
 8000912:	430a      	orrs	r2, r1
 8000914:	635a      	str	r2, [r3, #52]	; 0x34
 8000916:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <MX_GPIO_Init+0x58>)
 8000918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800091a:	2220      	movs	r2, #32
 800091c:	4013      	ands	r3, r2
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b08      	ldr	r3, [pc, #32]	; (8000944 <MX_GPIO_Init+0x58>)
 8000924:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000926:	4b07      	ldr	r3, [pc, #28]	; (8000944 <MX_GPIO_Init+0x58>)
 8000928:	2101      	movs	r1, #1
 800092a:	430a      	orrs	r2, r1
 800092c:	635a      	str	r2, [r3, #52]	; 0x34
 800092e:	4b05      	ldr	r3, [pc, #20]	; (8000944 <MX_GPIO_Init+0x58>)
 8000930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000932:	2201      	movs	r2, #1
 8000934:	4013      	ands	r3, r2
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]

}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	46bd      	mov	sp, r7
 800093e:	b004      	add	sp, #16
 8000940:	bd80      	pop	{r7, pc}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	40021000 	.word	0x40021000

08000948 <uart_comm>:

/* USER CODE BEGIN 4 */
void uart_comm ( const char* r , const char* a , uint16_t n )
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b086      	sub	sp, #24
 800094c:	af00      	add	r7, sp, #0
 800094e:	60f8      	str	r0, [r7, #12]
 8000950:	60b9      	str	r1, [r7, #8]
 8000952:	1dbb      	adds	r3, r7, #6
 8000954:	801a      	strh	r2, [r3, #0]
	uint8_t t ;
	uint8_t expected_answer_come = 0 ;
 8000956:	2316      	movs	r3, #22
 8000958:	18fb      	adds	r3, r7, r3
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]
	sprintf ( uart_tx_buff , "%s%d" , r , n ) ;
 800095e:	1dbb      	adds	r3, r7, #6
 8000960:	881b      	ldrh	r3, [r3, #0]
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	492b      	ldr	r1, [pc, #172]	; (8000a14 <uart_comm+0xcc>)
 8000966:	482c      	ldr	r0, [pc, #176]	; (8000a18 <uart_comm+0xd0>)
 8000968:	f004 f98e 	bl	8004c88 <siprintf>

	receive_dma_uart () ;
 800096c:	f000 f876 	bl	8000a5c <receive_dma_uart>
	for ( t = 0 ; t < 5 ; t++ )
 8000970:	2317      	movs	r3, #23
 8000972:	18fb      	adds	r3, r7, r3
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
 8000978:	e040      	b.n	80009fc <uart_comm+0xb4>
	{
		tim14_on = 1 ;
 800097a:	4b28      	ldr	r3, [pc, #160]	; (8000a1c <uart_comm+0xd4>)
 800097c:	2201      	movs	r2, #1
 800097e:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT ( &htim14 ) ;
 8000980:	4b27      	ldr	r3, [pc, #156]	; (8000a20 <uart_comm+0xd8>)
 8000982:	0018      	movs	r0, r3
 8000984:	f002 f9f4 	bl	8002d70 <HAL_TIM_Base_Start_IT>
		answer_come = 0 ;
 8000988:	4b26      	ldr	r3, [pc, #152]	; (8000a24 <uart_comm+0xdc>)
 800098a:	2200      	movs	r2, #0
 800098c:	701a      	strb	r2, [r3, #0]

		send_string_2_uart ( uart_tx_buff ) ;
 800098e:	4b22      	ldr	r3, [pc, #136]	; (8000a18 <uart_comm+0xd0>)
 8000990:	0018      	movs	r0, r3
 8000992:	f000 f84d 	bl	8000a30 <send_string_2_uart>
		while ( tim14_on )
 8000996:	e022      	b.n	80009de <uart_comm+0x96>
		{
			if ( answer_come == 1 )
 8000998:	4b22      	ldr	r3, [pc, #136]	; (8000a24 <uart_comm+0xdc>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	2b01      	cmp	r3, #1
 800099e:	d11e      	bne.n	80009de <uart_comm+0x96>
			{
				if ( strncmp ( uart_rx_buff , a , strlen ( a ) ) == 0 )
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	0018      	movs	r0, r3
 80009a4:	f7ff fbae 	bl	8000104 <strlen>
 80009a8:	0002      	movs	r2, r0
 80009aa:	68b9      	ldr	r1, [r7, #8]
 80009ac:	4b1e      	ldr	r3, [pc, #120]	; (8000a28 <uart_comm+0xe0>)
 80009ae:	0018      	movs	r0, r3
 80009b0:	f004 f98a 	bl	8004cc8 <strncmp>
 80009b4:	1e03      	subs	r3, r0, #0
 80009b6:	d10f      	bne.n	80009d8 <uart_comm+0x90>
				{
					expected_answer_come = 1 ;
 80009b8:	2316      	movs	r3, #22
 80009ba:	18fb      	adds	r3, r7, r3
 80009bc:	2201      	movs	r2, #1
 80009be:	701a      	strb	r2, [r3, #0]
					// I want to show how many tries was done to get expected answer
					// I can use uart_tx_buff because function is closing.
					sprintf ( uart_tx_buff , "%s.%d" , uart_rx_buff , t ) ;
 80009c0:	2317      	movs	r3, #23
 80009c2:	18fb      	adds	r3, r7, r3
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	4a18      	ldr	r2, [pc, #96]	; (8000a28 <uart_comm+0xe0>)
 80009c8:	4918      	ldr	r1, [pc, #96]	; (8000a2c <uart_comm+0xe4>)
 80009ca:	4813      	ldr	r0, [pc, #76]	; (8000a18 <uart_comm+0xd0>)
 80009cc:	f004 f95c 	bl	8004c88 <siprintf>
					send_string_2_uart ( uart_tx_buff ) ;
 80009d0:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <uart_comm+0xd0>)
 80009d2:	0018      	movs	r0, r3
 80009d4:	f000 f82c 	bl	8000a30 <send_string_2_uart>
				}
				receive_dma_uart () ;
 80009d8:	f000 f840 	bl	8000a5c <receive_dma_uart>
				break ;
 80009dc:	e003      	b.n	80009e6 <uart_comm+0x9e>
		while ( tim14_on )
 80009de:	4b0f      	ldr	r3, [pc, #60]	; (8000a1c <uart_comm+0xd4>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d1d8      	bne.n	8000998 <uart_comm+0x50>
			}
		}
		if ( expected_answer_come == 1 )
 80009e6:	2316      	movs	r3, #22
 80009e8:	18fb      	adds	r3, r7, r3
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d00b      	beq.n	8000a08 <uart_comm+0xc0>
	for ( t = 0 ; t < 5 ; t++ )
 80009f0:	2117      	movs	r1, #23
 80009f2:	187b      	adds	r3, r7, r1
 80009f4:	781a      	ldrb	r2, [r3, #0]
 80009f6:	187b      	adds	r3, r7, r1
 80009f8:	3201      	adds	r2, #1
 80009fa:	701a      	strb	r2, [r3, #0]
 80009fc:	2317      	movs	r3, #23
 80009fe:	18fb      	adds	r3, r7, r3
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	d9b9      	bls.n	800097a <uart_comm+0x32>
			break ;
	}
	//clean_array ( swarm_answer_buff , SWARM_ANSWER_MAX_BUFF_SIZE ) ;
}
 8000a06:	e000      	b.n	8000a0a <uart_comm+0xc2>
			break ;
 8000a08:	46c0      	nop			; (mov r8, r8)
}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	b006      	add	sp, #24
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	080055a8 	.word	0x080055a8
 8000a18:	20000260 	.word	0x20000260
 8000a1c:	2000035b 	.word	0x2000035b
 8000a20:	200000c0 	.word	0x200000c0
 8000a24:	2000035a 	.word	0x2000035a
 8000a28:	200001fc 	.word	0x200001fc
 8000a2c:	080055b0 	.word	0x080055b0

08000a30 <send_string_2_uart>:

HAL_StatusTypeDef send_string_2_uart ( char* s )
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
	return HAL_UART_Transmit ( UART_HANDLER , (uint8_t *) s , strlen ( s ) , UART_TX_TIMEOUT ) ;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f7ff fb62 	bl	8000104 <strlen>
 8000a40:	0003      	movs	r3, r0
 8000a42:	b29a      	uxth	r2, r3
 8000a44:	6879      	ldr	r1, [r7, #4]
 8000a46:	4804      	ldr	r0, [pc, #16]	; (8000a58 <send_string_2_uart+0x28>)
 8000a48:	2364      	movs	r3, #100	; 0x64
 8000a4a:	f002 fc5b 	bl	8003304 <HAL_UART_Transmit>
 8000a4e:	0003      	movs	r3, r0
}
 8000a50:	0018      	movs	r0, r3
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b002      	add	sp, #8
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	2000010c 	.word	0x2000010c

08000a5c <receive_dma_uart>:

void receive_dma_uart ()
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA ( UART_HANDLER , (uint8_t*) uart_rx_buff , UART_RX_MAX_BUFF_SIZE ) ;
 8000a60:	4908      	ldr	r1, [pc, #32]	; (8000a84 <receive_dma_uart+0x28>)
 8000a62:	4b09      	ldr	r3, [pc, #36]	; (8000a88 <receive_dma_uart+0x2c>)
 8000a64:	2264      	movs	r2, #100	; 0x64
 8000a66:	0018      	movs	r0, r3
 8000a68:	f004 f816 	bl	8004a98 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT ( &hdma_usart2_rx, DMA_IT_HT ) ; //Disable Half Transfer interrupt.
 8000a6c:	4b07      	ldr	r3, [pc, #28]	; (8000a8c <receive_dma_uart+0x30>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <receive_dma_uart+0x30>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2104      	movs	r1, #4
 8000a78:	438a      	bics	r2, r1
 8000a7a:	601a      	str	r2, [r3, #0]
}
 8000a7c:	46c0      	nop			; (mov r8, r8)
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	46c0      	nop			; (mov r8, r8)
 8000a84:	200001fc 	.word	0x200001fc
 8000a88:	2000010c 	.word	0x2000010c
 8000a8c:	200001a0 	.word	0x200001a0

08000a90 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback ( UART_HandleTypeDef *huart , uint16_t Size )
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	000a      	movs	r2, r1
 8000a9a:	1cbb      	adds	r3, r7, #2
 8000a9c:	801a      	strh	r2, [r3, #0]
    if ( huart->Instance == USART2 )
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a07      	ldr	r2, [pc, #28]	; (8000ac0 <HAL_UARTEx_RxEventCallback+0x30>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d107      	bne.n	8000ab8 <HAL_UARTEx_RxEventCallback+0x28>
    {
		uart_rx_buff[Size] = '\0' ;
 8000aa8:	1cbb      	adds	r3, r7, #2
 8000aaa:	881b      	ldrh	r3, [r3, #0]
 8000aac:	4a05      	ldr	r2, [pc, #20]	; (8000ac4 <HAL_UARTEx_RxEventCallback+0x34>)
 8000aae:	2100      	movs	r1, #0
 8000ab0:	54d1      	strb	r1, [r2, r3]
		answer_come = 1 ;
 8000ab2:	4b05      	ldr	r3, [pc, #20]	; (8000ac8 <HAL_UARTEx_RxEventCallback+0x38>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	701a      	strb	r2, [r3, #0]
    }
}
 8000ab8:	46c0      	nop			; (mov r8, r8)
 8000aba:	46bd      	mov	sp, r7
 8000abc:	b002      	add	sp, #8
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40004400 	.word	0x40004400
 8000ac4:	200001fc 	.word	0x200001fc
 8000ac8:	2000035a 	.word	0x2000035a

08000acc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM14 )
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a06      	ldr	r2, [pc, #24]	; (8000af4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d106      	bne.n	8000aec <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		tim14_on = 0 ;
 8000ade:	4b06      	ldr	r3, [pc, #24]	; (8000af8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT ( &htim14 ) ;
 8000ae4:	4b05      	ldr	r3, [pc, #20]	; (8000afc <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f002 f99e 	bl	8002e28 <HAL_TIM_Base_Stop_IT>
	}
}
 8000aec:	46c0      	nop			; (mov r8, r8)
 8000aee:	46bd      	mov	sp, r7
 8000af0:	b002      	add	sp, #8
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40002000 	.word	0x40002000
 8000af8:	2000035b 	.word	0x2000035b
 8000afc:	200000c0 	.word	0x200000c0

08000b00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b04:	b672      	cpsid	i
}
 8000b06:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b08:	e7fe      	b.n	8000b08 <Error_Handler+0x8>
	...

08000b0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b12:	4b0f      	ldr	r3, [pc, #60]	; (8000b50 <HAL_MspInit+0x44>)
 8000b14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <HAL_MspInit+0x44>)
 8000b18:	2101      	movs	r1, #1
 8000b1a:	430a      	orrs	r2, r1
 8000b1c:	641a      	str	r2, [r3, #64]	; 0x40
 8000b1e:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <HAL_MspInit+0x44>)
 8000b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b22:	2201      	movs	r2, #1
 8000b24:	4013      	ands	r3, r2
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b2a:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <HAL_MspInit+0x44>)
 8000b2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b2e:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <HAL_MspInit+0x44>)
 8000b30:	2180      	movs	r1, #128	; 0x80
 8000b32:	0549      	lsls	r1, r1, #21
 8000b34:	430a      	orrs	r2, r1
 8000b36:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b38:	4b05      	ldr	r3, [pc, #20]	; (8000b50 <HAL_MspInit+0x44>)
 8000b3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b3c:	2380      	movs	r3, #128	; 0x80
 8000b3e:	055b      	lsls	r3, r3, #21
 8000b40:	4013      	ands	r3, r2
 8000b42:	603b      	str	r3, [r7, #0]
 8000b44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	b002      	add	sp, #8
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	40021000 	.word	0x40021000

08000b54 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b54:	b590      	push	{r4, r7, lr}
 8000b56:	b091      	sub	sp, #68	; 0x44
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b5c:	240c      	movs	r4, #12
 8000b5e:	193b      	adds	r3, r7, r4
 8000b60:	0018      	movs	r0, r3
 8000b62:	2334      	movs	r3, #52	; 0x34
 8000b64:	001a      	movs	r2, r3
 8000b66:	2100      	movs	r1, #0
 8000b68:	f004 f886 	bl	8004c78 <memset>
  if(hrtc->Instance==RTC)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a19      	ldr	r2, [pc, #100]	; (8000bd8 <HAL_RTC_MspInit+0x84>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d12c      	bne.n	8000bd0 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b76:	193b      	adds	r3, r7, r4
 8000b78:	2280      	movs	r2, #128	; 0x80
 8000b7a:	0292      	lsls	r2, r2, #10
 8000b7c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000b7e:	193b      	adds	r3, r7, r4
 8000b80:	2280      	movs	r2, #128	; 0x80
 8000b82:	0052      	lsls	r2, r2, #1
 8000b84:	631a      	str	r2, [r3, #48]	; 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f001 fcd1 	bl	8002530 <HAL_RCCEx_PeriphCLKConfig>
 8000b8e:	1e03      	subs	r3, r0, #0
 8000b90:	d001      	beq.n	8000b96 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000b92:	f7ff ffb5 	bl	8000b00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b96:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <HAL_RTC_MspInit+0x88>)
 8000b98:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000b9a:	4b10      	ldr	r3, [pc, #64]	; (8000bdc <HAL_RTC_MspInit+0x88>)
 8000b9c:	2180      	movs	r1, #128	; 0x80
 8000b9e:	0209      	lsls	r1, r1, #8
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000ba4:	4b0d      	ldr	r3, [pc, #52]	; (8000bdc <HAL_RTC_MspInit+0x88>)
 8000ba6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <HAL_RTC_MspInit+0x88>)
 8000baa:	2180      	movs	r1, #128	; 0x80
 8000bac:	00c9      	lsls	r1, r1, #3
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	63da      	str	r2, [r3, #60]	; 0x3c
 8000bb2:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <HAL_RTC_MspInit+0x88>)
 8000bb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000bb6:	2380      	movs	r3, #128	; 0x80
 8000bb8:	00db      	lsls	r3, r3, #3
 8000bba:	4013      	ands	r3, r2
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2002      	movs	r0, #2
 8000bc6:	f000 faa9 	bl	800111c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8000bca:	2002      	movs	r0, #2
 8000bcc:	f000 fabb 	bl	8001146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000bd0:	46c0      	nop			; (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b011      	add	sp, #68	; 0x44
 8000bd6:	bd90      	pop	{r4, r7, pc}
 8000bd8:	40002800 	.word	0x40002800
 8000bdc:	40021000 	.word	0x40021000

08000be0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a0e      	ldr	r2, [pc, #56]	; (8000c28 <HAL_TIM_Base_MspInit+0x48>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d115      	bne.n	8000c1e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <HAL_TIM_Base_MspInit+0x4c>)
 8000bf4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bf6:	4b0d      	ldr	r3, [pc, #52]	; (8000c2c <HAL_TIM_Base_MspInit+0x4c>)
 8000bf8:	2180      	movs	r1, #128	; 0x80
 8000bfa:	0209      	lsls	r1, r1, #8
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	641a      	str	r2, [r3, #64]	; 0x40
 8000c00:	4b0a      	ldr	r3, [pc, #40]	; (8000c2c <HAL_TIM_Base_MspInit+0x4c>)
 8000c02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c04:	2380      	movs	r3, #128	; 0x80
 8000c06:	021b      	lsls	r3, r3, #8
 8000c08:	4013      	ands	r3, r2
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2100      	movs	r1, #0
 8000c12:	2013      	movs	r0, #19
 8000c14:	f000 fa82 	bl	800111c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000c18:	2013      	movs	r0, #19
 8000c1a:	f000 fa94 	bl	8001146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	46bd      	mov	sp, r7
 8000c22:	b004      	add	sp, #16
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	40002000 	.word	0x40002000
 8000c2c:	40021000 	.word	0x40021000

08000c30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c30:	b590      	push	{r4, r7, lr}
 8000c32:	b097      	sub	sp, #92	; 0x5c
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	2344      	movs	r3, #68	; 0x44
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	2314      	movs	r3, #20
 8000c40:	001a      	movs	r2, r3
 8000c42:	2100      	movs	r1, #0
 8000c44:	f004 f818 	bl	8004c78 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c48:	2410      	movs	r4, #16
 8000c4a:	193b      	adds	r3, r7, r4
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	2334      	movs	r3, #52	; 0x34
 8000c50:	001a      	movs	r2, r3
 8000c52:	2100      	movs	r1, #0
 8000c54:	f004 f810 	bl	8004c78 <memset>
  if(huart->Instance==USART2)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a3b      	ldr	r2, [pc, #236]	; (8000d4c <HAL_UART_MspInit+0x11c>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d170      	bne.n	8000d44 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c62:	193b      	adds	r3, r7, r4
 8000c64:	2202      	movs	r2, #2
 8000c66:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c68:	193b      	adds	r3, r7, r4
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c6e:	193b      	adds	r3, r7, r4
 8000c70:	0018      	movs	r0, r3
 8000c72:	f001 fc5d 	bl	8002530 <HAL_RCCEx_PeriphCLKConfig>
 8000c76:	1e03      	subs	r3, r0, #0
 8000c78:	d001      	beq.n	8000c7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c7a:	f7ff ff41 	bl	8000b00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c7e:	4b34      	ldr	r3, [pc, #208]	; (8000d50 <HAL_UART_MspInit+0x120>)
 8000c80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c82:	4b33      	ldr	r3, [pc, #204]	; (8000d50 <HAL_UART_MspInit+0x120>)
 8000c84:	2180      	movs	r1, #128	; 0x80
 8000c86:	0289      	lsls	r1, r1, #10
 8000c88:	430a      	orrs	r2, r1
 8000c8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c8c:	4b30      	ldr	r3, [pc, #192]	; (8000d50 <HAL_UART_MspInit+0x120>)
 8000c8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c90:	2380      	movs	r3, #128	; 0x80
 8000c92:	029b      	lsls	r3, r3, #10
 8000c94:	4013      	ands	r3, r2
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	4b2d      	ldr	r3, [pc, #180]	; (8000d50 <HAL_UART_MspInit+0x120>)
 8000c9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c9e:	4b2c      	ldr	r3, [pc, #176]	; (8000d50 <HAL_UART_MspInit+0x120>)
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	430a      	orrs	r2, r1
 8000ca4:	635a      	str	r2, [r3, #52]	; 0x34
 8000ca6:	4b2a      	ldr	r3, [pc, #168]	; (8000d50 <HAL_UART_MspInit+0x120>)
 8000ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000caa:	2201      	movs	r2, #1
 8000cac:	4013      	ands	r3, r2
 8000cae:	60bb      	str	r3, [r7, #8]
 8000cb0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_STLK_TX_Pin|USART2_STLK_RX_Pin;
 8000cb2:	2144      	movs	r1, #68	; 0x44
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	2202      	movs	r2, #2
 8000cbe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	2200      	movs	r2, #0
 8000cca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	2201      	movs	r2, #1
 8000cd0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd2:	187a      	adds	r2, r7, r1
 8000cd4:	23a0      	movs	r3, #160	; 0xa0
 8000cd6:	05db      	lsls	r3, r3, #23
 8000cd8:	0011      	movs	r1, r2
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f000 fd6e 	bl	80017bc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000ce0:	4b1c      	ldr	r3, [pc, #112]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000ce2:	4a1d      	ldr	r2, [pc, #116]	; (8000d58 <HAL_UART_MspInit+0x128>)
 8000ce4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000ce6:	4b1b      	ldr	r3, [pc, #108]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000ce8:	2234      	movs	r2, #52	; 0x34
 8000cea:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cec:	4b19      	ldr	r3, [pc, #100]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cf2:	4b18      	ldr	r3, [pc, #96]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000cf8:	4b16      	ldr	r3, [pc, #88]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000cfa:	2280      	movs	r2, #128	; 0x80
 8000cfc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cfe:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d04:	4b13      	ldr	r3, [pc, #76]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000d0a:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d10:	4b10      	ldr	r3, [pc, #64]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000d16:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000d18:	0018      	movs	r0, r3
 8000d1a:	f000 fa31 	bl	8001180 <HAL_DMA_Init>
 8000d1e:	1e03      	subs	r3, r0, #0
 8000d20:	d001      	beq.n	8000d26 <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 8000d22:	f7ff feed 	bl	8000b00 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2180      	movs	r1, #128	; 0x80
 8000d2a:	4a0a      	ldr	r2, [pc, #40]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000d2c:	505a      	str	r2, [r3, r1]
 8000d2e:	4b09      	ldr	r3, [pc, #36]	; (8000d54 <HAL_UART_MspInit+0x124>)
 8000d30:	687a      	ldr	r2, [r7, #4]
 8000d32:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000d34:	2200      	movs	r2, #0
 8000d36:	2100      	movs	r1, #0
 8000d38:	201c      	movs	r0, #28
 8000d3a:	f000 f9ef 	bl	800111c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d3e:	201c      	movs	r0, #28
 8000d40:	f000 fa01 	bl	8001146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	b017      	add	sp, #92	; 0x5c
 8000d4a:	bd90      	pop	{r4, r7, pc}
 8000d4c:	40004400 	.word	0x40004400
 8000d50:	40021000 	.word	0x40021000
 8000d54:	200001a0 	.word	0x200001a0
 8000d58:	40020008 	.word	0x40020008

08000d5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d60:	e7fe      	b.n	8000d60 <NMI_Handler+0x4>

08000d62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d66:	e7fe      	b.n	8000d66 <HardFault_Handler+0x4>

08000d68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d6c:	46c0      	nop			; (mov r8, r8)
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d76:	46c0      	nop			; (mov r8, r8)
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d80:	f000 f904 	bl	8000f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d84:	46c0      	nop			; (mov r8, r8)
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000d90:	4b03      	ldr	r3, [pc, #12]	; (8000da0 <RTC_TAMP_IRQHandler+0x14>)
 8000d92:	0018      	movs	r0, r3
 8000d94:	f001 ff6e 	bl	8002c74 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8000d98:	46c0      	nop			; (mov r8, r8)
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	20000094 	.word	0x20000094

08000da4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000da8:	4b03      	ldr	r3, [pc, #12]	; (8000db8 <DMA1_Channel1_IRQHandler+0x14>)
 8000daa:	0018      	movs	r0, r3
 8000dac:	f000 fbc4 	bl	8001538 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000db0:	46c0      	nop			; (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	200001a0 	.word	0x200001a0

08000dbc <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000dc0:	4b03      	ldr	r3, [pc, #12]	; (8000dd0 <TIM14_IRQHandler+0x14>)
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	f002 f85e 	bl	8002e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8000dc8:	46c0      	nop			; (mov r8, r8)
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	46c0      	nop			; (mov r8, r8)
 8000dd0:	200000c0 	.word	0x200000c0

08000dd4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000dd8:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <USART2_IRQHandler+0x14>)
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f002 fb2e 	bl	800343c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000de0:	46c0      	nop			; (mov r8, r8)
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	46c0      	nop			; (mov r8, r8)
 8000de8:	2000010c 	.word	0x2000010c

08000dec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000df4:	4a14      	ldr	r2, [pc, #80]	; (8000e48 <_sbrk+0x5c>)
 8000df6:	4b15      	ldr	r3, [pc, #84]	; (8000e4c <_sbrk+0x60>)
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e00:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <_sbrk+0x64>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d102      	bne.n	8000e0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e08:	4b11      	ldr	r3, [pc, #68]	; (8000e50 <_sbrk+0x64>)
 8000e0a:	4a12      	ldr	r2, [pc, #72]	; (8000e54 <_sbrk+0x68>)
 8000e0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e0e:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <_sbrk+0x64>)
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	18d3      	adds	r3, r2, r3
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d207      	bcs.n	8000e2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e1c:	f003 ff02 	bl	8004c24 <__errno>
 8000e20:	0003      	movs	r3, r0
 8000e22:	220c      	movs	r2, #12
 8000e24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e26:	2301      	movs	r3, #1
 8000e28:	425b      	negs	r3, r3
 8000e2a:	e009      	b.n	8000e40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e2c:	4b08      	ldr	r3, [pc, #32]	; (8000e50 <_sbrk+0x64>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e32:	4b07      	ldr	r3, [pc, #28]	; (8000e50 <_sbrk+0x64>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	18d2      	adds	r2, r2, r3
 8000e3a:	4b05      	ldr	r3, [pc, #20]	; (8000e50 <_sbrk+0x64>)
 8000e3c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
}
 8000e40:	0018      	movs	r0, r3
 8000e42:	46bd      	mov	sp, r7
 8000e44:	b006      	add	sp, #24
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	20009000 	.word	0x20009000
 8000e4c:	00000400 	.word	0x00000400
 8000e50:	20000360 	.word	0x20000360
 8000e54:	20000378 	.word	0x20000378

08000e58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e5c:	46c0      	nop			; (mov r8, r8)
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
	...

08000e64 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e64:	480d      	ldr	r0, [pc, #52]	; (8000e9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e66:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e68:	f7ff fff6 	bl	8000e58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e6c:	480c      	ldr	r0, [pc, #48]	; (8000ea0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e6e:	490d      	ldr	r1, [pc, #52]	; (8000ea4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e70:	4a0d      	ldr	r2, [pc, #52]	; (8000ea8 <LoopForever+0xe>)
  movs r3, #0
 8000e72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e74:	e002      	b.n	8000e7c <LoopCopyDataInit>

08000e76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e7a:	3304      	adds	r3, #4

08000e7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e80:	d3f9      	bcc.n	8000e76 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e82:	4a0a      	ldr	r2, [pc, #40]	; (8000eac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e84:	4c0a      	ldr	r4, [pc, #40]	; (8000eb0 <LoopForever+0x16>)
  movs r3, #0
 8000e86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e88:	e001      	b.n	8000e8e <LoopFillZerobss>

08000e8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e8c:	3204      	adds	r2, #4

08000e8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e90:	d3fb      	bcc.n	8000e8a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e92:	f003 fecd 	bl	8004c30 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e96:	f7ff fbd3 	bl	8000640 <main>

08000e9a <LoopForever>:

LoopForever:
  b LoopForever
 8000e9a:	e7fe      	b.n	8000e9a <LoopForever>
  ldr   r0, =_estack
 8000e9c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000ea0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ea4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000ea8:	08005684 	.word	0x08005684
  ldr r2, =_sbss
 8000eac:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000eb0:	20000378 	.word	0x20000378

08000eb4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000eb4:	e7fe      	b.n	8000eb4 <ADC1_COMP_IRQHandler>
	...

08000eb8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ebe:	1dfb      	adds	r3, r7, #7
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ec4:	4b0b      	ldr	r3, [pc, #44]	; (8000ef4 <HAL_Init+0x3c>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4b0a      	ldr	r3, [pc, #40]	; (8000ef4 <HAL_Init+0x3c>)
 8000eca:	2180      	movs	r1, #128	; 0x80
 8000ecc:	0049      	lsls	r1, r1, #1
 8000ece:	430a      	orrs	r2, r1
 8000ed0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ed2:	2000      	movs	r0, #0
 8000ed4:	f000 f810 	bl	8000ef8 <HAL_InitTick>
 8000ed8:	1e03      	subs	r3, r0, #0
 8000eda:	d003      	beq.n	8000ee4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000edc:	1dfb      	adds	r3, r7, #7
 8000ede:	2201      	movs	r2, #1
 8000ee0:	701a      	strb	r2, [r3, #0]
 8000ee2:	e001      	b.n	8000ee8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000ee4:	f7ff fe12 	bl	8000b0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ee8:	1dfb      	adds	r3, r7, #7
 8000eea:	781b      	ldrb	r3, [r3, #0]
}
 8000eec:	0018      	movs	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b002      	add	sp, #8
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40022000 	.word	0x40022000

08000ef8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f00:	230f      	movs	r3, #15
 8000f02:	18fb      	adds	r3, r7, r3
 8000f04:	2200      	movs	r2, #0
 8000f06:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000f08:	4b1d      	ldr	r3, [pc, #116]	; (8000f80 <HAL_InitTick+0x88>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d02b      	beq.n	8000f68 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000f10:	4b1c      	ldr	r3, [pc, #112]	; (8000f84 <HAL_InitTick+0x8c>)
 8000f12:	681c      	ldr	r4, [r3, #0]
 8000f14:	4b1a      	ldr	r3, [pc, #104]	; (8000f80 <HAL_InitTick+0x88>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	0019      	movs	r1, r3
 8000f1a:	23fa      	movs	r3, #250	; 0xfa
 8000f1c:	0098      	lsls	r0, r3, #2
 8000f1e:	f7ff f903 	bl	8000128 <__udivsi3>
 8000f22:	0003      	movs	r3, r0
 8000f24:	0019      	movs	r1, r3
 8000f26:	0020      	movs	r0, r4
 8000f28:	f7ff f8fe 	bl	8000128 <__udivsi3>
 8000f2c:	0003      	movs	r3, r0
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f000 f919 	bl	8001166 <HAL_SYSTICK_Config>
 8000f34:	1e03      	subs	r3, r0, #0
 8000f36:	d112      	bne.n	8000f5e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2b03      	cmp	r3, #3
 8000f3c:	d80a      	bhi.n	8000f54 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f3e:	6879      	ldr	r1, [r7, #4]
 8000f40:	2301      	movs	r3, #1
 8000f42:	425b      	negs	r3, r3
 8000f44:	2200      	movs	r2, #0
 8000f46:	0018      	movs	r0, r3
 8000f48:	f000 f8e8 	bl	800111c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_InitTick+0x90>)
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	e00d      	b.n	8000f70 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f54:	230f      	movs	r3, #15
 8000f56:	18fb      	adds	r3, r7, r3
 8000f58:	2201      	movs	r2, #1
 8000f5a:	701a      	strb	r2, [r3, #0]
 8000f5c:	e008      	b.n	8000f70 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f5e:	230f      	movs	r3, #15
 8000f60:	18fb      	adds	r3, r7, r3
 8000f62:	2201      	movs	r2, #1
 8000f64:	701a      	strb	r2, [r3, #0]
 8000f66:	e003      	b.n	8000f70 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f68:	230f      	movs	r3, #15
 8000f6a:	18fb      	adds	r3, r7, r3
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f70:	230f      	movs	r3, #15
 8000f72:	18fb      	adds	r3, r7, r3
 8000f74:	781b      	ldrb	r3, [r3, #0]
}
 8000f76:	0018      	movs	r0, r3
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	b005      	add	sp, #20
 8000f7c:	bd90      	pop	{r4, r7, pc}
 8000f7e:	46c0      	nop			; (mov r8, r8)
 8000f80:	20000010 	.word	0x20000010
 8000f84:	20000008 	.word	0x20000008
 8000f88:	2000000c 	.word	0x2000000c

08000f8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f90:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <HAL_IncTick+0x1c>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	001a      	movs	r2, r3
 8000f96:	4b05      	ldr	r3, [pc, #20]	; (8000fac <HAL_IncTick+0x20>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	18d2      	adds	r2, r2, r3
 8000f9c:	4b03      	ldr	r3, [pc, #12]	; (8000fac <HAL_IncTick+0x20>)
 8000f9e:	601a      	str	r2, [r3, #0]
}
 8000fa0:	46c0      	nop			; (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	20000010 	.word	0x20000010
 8000fac:	20000364 	.word	0x20000364

08000fb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb4:	4b02      	ldr	r3, [pc, #8]	; (8000fc0 <HAL_GetTick+0x10>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
}
 8000fb8:	0018      	movs	r0, r3
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	20000364 	.word	0x20000364

08000fc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	0002      	movs	r2, r0
 8000fcc:	1dfb      	adds	r3, r7, #7
 8000fce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fd0:	1dfb      	adds	r3, r7, #7
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b7f      	cmp	r3, #127	; 0x7f
 8000fd6:	d809      	bhi.n	8000fec <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fd8:	1dfb      	adds	r3, r7, #7
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	001a      	movs	r2, r3
 8000fde:	231f      	movs	r3, #31
 8000fe0:	401a      	ands	r2, r3
 8000fe2:	4b04      	ldr	r3, [pc, #16]	; (8000ff4 <__NVIC_EnableIRQ+0x30>)
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	4091      	lsls	r1, r2
 8000fe8:	000a      	movs	r2, r1
 8000fea:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000fec:	46c0      	nop			; (mov r8, r8)
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b002      	add	sp, #8
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	e000e100 	.word	0xe000e100

08000ff8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff8:	b590      	push	{r4, r7, lr}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	0002      	movs	r2, r0
 8001000:	6039      	str	r1, [r7, #0]
 8001002:	1dfb      	adds	r3, r7, #7
 8001004:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001006:	1dfb      	adds	r3, r7, #7
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2b7f      	cmp	r3, #127	; 0x7f
 800100c:	d828      	bhi.n	8001060 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800100e:	4a2f      	ldr	r2, [pc, #188]	; (80010cc <__NVIC_SetPriority+0xd4>)
 8001010:	1dfb      	adds	r3, r7, #7
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	b25b      	sxtb	r3, r3
 8001016:	089b      	lsrs	r3, r3, #2
 8001018:	33c0      	adds	r3, #192	; 0xc0
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	589b      	ldr	r3, [r3, r2]
 800101e:	1dfa      	adds	r2, r7, #7
 8001020:	7812      	ldrb	r2, [r2, #0]
 8001022:	0011      	movs	r1, r2
 8001024:	2203      	movs	r2, #3
 8001026:	400a      	ands	r2, r1
 8001028:	00d2      	lsls	r2, r2, #3
 800102a:	21ff      	movs	r1, #255	; 0xff
 800102c:	4091      	lsls	r1, r2
 800102e:	000a      	movs	r2, r1
 8001030:	43d2      	mvns	r2, r2
 8001032:	401a      	ands	r2, r3
 8001034:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	019b      	lsls	r3, r3, #6
 800103a:	22ff      	movs	r2, #255	; 0xff
 800103c:	401a      	ands	r2, r3
 800103e:	1dfb      	adds	r3, r7, #7
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	0018      	movs	r0, r3
 8001044:	2303      	movs	r3, #3
 8001046:	4003      	ands	r3, r0
 8001048:	00db      	lsls	r3, r3, #3
 800104a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800104c:	481f      	ldr	r0, [pc, #124]	; (80010cc <__NVIC_SetPriority+0xd4>)
 800104e:	1dfb      	adds	r3, r7, #7
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	b25b      	sxtb	r3, r3
 8001054:	089b      	lsrs	r3, r3, #2
 8001056:	430a      	orrs	r2, r1
 8001058:	33c0      	adds	r3, #192	; 0xc0
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800105e:	e031      	b.n	80010c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001060:	4a1b      	ldr	r2, [pc, #108]	; (80010d0 <__NVIC_SetPriority+0xd8>)
 8001062:	1dfb      	adds	r3, r7, #7
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	0019      	movs	r1, r3
 8001068:	230f      	movs	r3, #15
 800106a:	400b      	ands	r3, r1
 800106c:	3b08      	subs	r3, #8
 800106e:	089b      	lsrs	r3, r3, #2
 8001070:	3306      	adds	r3, #6
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	18d3      	adds	r3, r2, r3
 8001076:	3304      	adds	r3, #4
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	1dfa      	adds	r2, r7, #7
 800107c:	7812      	ldrb	r2, [r2, #0]
 800107e:	0011      	movs	r1, r2
 8001080:	2203      	movs	r2, #3
 8001082:	400a      	ands	r2, r1
 8001084:	00d2      	lsls	r2, r2, #3
 8001086:	21ff      	movs	r1, #255	; 0xff
 8001088:	4091      	lsls	r1, r2
 800108a:	000a      	movs	r2, r1
 800108c:	43d2      	mvns	r2, r2
 800108e:	401a      	ands	r2, r3
 8001090:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	019b      	lsls	r3, r3, #6
 8001096:	22ff      	movs	r2, #255	; 0xff
 8001098:	401a      	ands	r2, r3
 800109a:	1dfb      	adds	r3, r7, #7
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	0018      	movs	r0, r3
 80010a0:	2303      	movs	r3, #3
 80010a2:	4003      	ands	r3, r0
 80010a4:	00db      	lsls	r3, r3, #3
 80010a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010a8:	4809      	ldr	r0, [pc, #36]	; (80010d0 <__NVIC_SetPriority+0xd8>)
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	001c      	movs	r4, r3
 80010b0:	230f      	movs	r3, #15
 80010b2:	4023      	ands	r3, r4
 80010b4:	3b08      	subs	r3, #8
 80010b6:	089b      	lsrs	r3, r3, #2
 80010b8:	430a      	orrs	r2, r1
 80010ba:	3306      	adds	r3, #6
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	18c3      	adds	r3, r0, r3
 80010c0:	3304      	adds	r3, #4
 80010c2:	601a      	str	r2, [r3, #0]
}
 80010c4:	46c0      	nop			; (mov r8, r8)
 80010c6:	46bd      	mov	sp, r7
 80010c8:	b003      	add	sp, #12
 80010ca:	bd90      	pop	{r4, r7, pc}
 80010cc:	e000e100 	.word	0xe000e100
 80010d0:	e000ed00 	.word	0xe000ed00

080010d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	1e5a      	subs	r2, r3, #1
 80010e0:	2380      	movs	r3, #128	; 0x80
 80010e2:	045b      	lsls	r3, r3, #17
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d301      	bcc.n	80010ec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010e8:	2301      	movs	r3, #1
 80010ea:	e010      	b.n	800110e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010ec:	4b0a      	ldr	r3, [pc, #40]	; (8001118 <SysTick_Config+0x44>)
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	3a01      	subs	r2, #1
 80010f2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010f4:	2301      	movs	r3, #1
 80010f6:	425b      	negs	r3, r3
 80010f8:	2103      	movs	r1, #3
 80010fa:	0018      	movs	r0, r3
 80010fc:	f7ff ff7c 	bl	8000ff8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <SysTick_Config+0x44>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001106:	4b04      	ldr	r3, [pc, #16]	; (8001118 <SysTick_Config+0x44>)
 8001108:	2207      	movs	r2, #7
 800110a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800110c:	2300      	movs	r3, #0
}
 800110e:	0018      	movs	r0, r3
 8001110:	46bd      	mov	sp, r7
 8001112:	b002      	add	sp, #8
 8001114:	bd80      	pop	{r7, pc}
 8001116:	46c0      	nop			; (mov r8, r8)
 8001118:	e000e010 	.word	0xe000e010

0800111c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	607a      	str	r2, [r7, #4]
 8001126:	210f      	movs	r1, #15
 8001128:	187b      	adds	r3, r7, r1
 800112a:	1c02      	adds	r2, r0, #0
 800112c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800112e:	68ba      	ldr	r2, [r7, #8]
 8001130:	187b      	adds	r3, r7, r1
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b25b      	sxtb	r3, r3
 8001136:	0011      	movs	r1, r2
 8001138:	0018      	movs	r0, r3
 800113a:	f7ff ff5d 	bl	8000ff8 <__NVIC_SetPriority>
}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	46bd      	mov	sp, r7
 8001142:	b004      	add	sp, #16
 8001144:	bd80      	pop	{r7, pc}

08001146 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	0002      	movs	r2, r0
 800114e:	1dfb      	adds	r3, r7, #7
 8001150:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001152:	1dfb      	adds	r3, r7, #7
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	b25b      	sxtb	r3, r3
 8001158:	0018      	movs	r0, r3
 800115a:	f7ff ff33 	bl	8000fc4 <__NVIC_EnableIRQ>
}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	46bd      	mov	sp, r7
 8001162:	b002      	add	sp, #8
 8001164:	bd80      	pop	{r7, pc}

08001166 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	0018      	movs	r0, r3
 8001172:	f7ff ffaf 	bl	80010d4 <SysTick_Config>
 8001176:	0003      	movs	r3, r0
}
 8001178:	0018      	movs	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	b002      	add	sp, #8
 800117e:	bd80      	pop	{r7, pc}

08001180 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d101      	bne.n	8001192 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e077      	b.n	8001282 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a3d      	ldr	r2, [pc, #244]	; (800128c <HAL_DMA_Init+0x10c>)
 8001198:	4694      	mov	ip, r2
 800119a:	4463      	add	r3, ip
 800119c:	2114      	movs	r1, #20
 800119e:	0018      	movs	r0, r3
 80011a0:	f7fe ffc2 	bl	8000128 <__udivsi3>
 80011a4:	0003      	movs	r3, r0
 80011a6:	009a      	lsls	r2, r3, #2
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2225      	movs	r2, #37	; 0x25
 80011b0:	2102      	movs	r1, #2
 80011b2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4934      	ldr	r1, [pc, #208]	; (8001290 <HAL_DMA_Init+0x110>)
 80011c0:	400a      	ands	r2, r1
 80011c2:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6819      	ldr	r1, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	689a      	ldr	r2, [r3, #8]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	431a      	orrs	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	691b      	ldr	r3, [r3, #16]
 80011d8:	431a      	orrs	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	431a      	orrs	r2, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	431a      	orrs	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	69db      	ldr	r3, [r3, #28]
 80011ea:	431a      	orrs	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6a1b      	ldr	r3, [r3, #32]
 80011f0:	431a      	orrs	r2, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	430a      	orrs	r2, r1
 80011f8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	0018      	movs	r0, r3
 80011fe:	f000 fa8d 	bl	800171c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689a      	ldr	r2, [r3, #8]
 8001206:	2380      	movs	r3, #128	; 0x80
 8001208:	01db      	lsls	r3, r3, #7
 800120a:	429a      	cmp	r2, r3
 800120c:	d102      	bne.n	8001214 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2200      	movs	r2, #0
 8001212:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685a      	ldr	r2, [r3, #4]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800121c:	213f      	movs	r1, #63	; 0x3f
 800121e:	400a      	ands	r2, r1
 8001220:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800122a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d011      	beq.n	8001258 <HAL_DMA_Init+0xd8>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	2b04      	cmp	r3, #4
 800123a:	d80d      	bhi.n	8001258 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	0018      	movs	r0, r3
 8001240:	f000 fa98 	bl	8001774 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	e008      	b.n	800126a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2200      	movs	r2, #0
 8001262:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2200      	movs	r2, #0
 8001268:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2200      	movs	r2, #0
 800126e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2225      	movs	r2, #37	; 0x25
 8001274:	2101      	movs	r1, #1
 8001276:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2224      	movs	r2, #36	; 0x24
 800127c:	2100      	movs	r1, #0
 800127e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001280:	2300      	movs	r3, #0
}
 8001282:	0018      	movs	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	b002      	add	sp, #8
 8001288:	bd80      	pop	{r7, pc}
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	bffdfff8 	.word	0xbffdfff8
 8001290:	ffff800f 	.word	0xffff800f

08001294 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b086      	sub	sp, #24
 8001298:	af00      	add	r7, sp, #0
 800129a:	60f8      	str	r0, [r7, #12]
 800129c:	60b9      	str	r1, [r7, #8]
 800129e:	607a      	str	r2, [r7, #4]
 80012a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012a2:	2317      	movs	r3, #23
 80012a4:	18fb      	adds	r3, r7, r3
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2224      	movs	r2, #36	; 0x24
 80012ae:	5c9b      	ldrb	r3, [r3, r2]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d101      	bne.n	80012b8 <HAL_DMA_Start_IT+0x24>
 80012b4:	2302      	movs	r3, #2
 80012b6:	e06f      	b.n	8001398 <HAL_DMA_Start_IT+0x104>
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2224      	movs	r2, #36	; 0x24
 80012bc:	2101      	movs	r1, #1
 80012be:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2225      	movs	r2, #37	; 0x25
 80012c4:	5c9b      	ldrb	r3, [r3, r2]
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d157      	bne.n	800137c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	2225      	movs	r2, #37	; 0x25
 80012d0:	2102      	movs	r1, #2
 80012d2:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	2200      	movs	r2, #0
 80012d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2101      	movs	r1, #1
 80012e6:	438a      	bics	r2, r1
 80012e8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	68b9      	ldr	r1, [r7, #8]
 80012f0:	68f8      	ldr	r0, [r7, #12]
 80012f2:	f000 f9d3 	bl	800169c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d008      	beq.n	8001310 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	210e      	movs	r1, #14
 800130a:	430a      	orrs	r2, r1
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	e00f      	b.n	8001330 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2104      	movs	r1, #4
 800131c:	438a      	bics	r2, r1
 800131e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	210a      	movs	r1, #10
 800132c:	430a      	orrs	r2, r1
 800132e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	2380      	movs	r3, #128	; 0x80
 8001338:	025b      	lsls	r3, r3, #9
 800133a:	4013      	ands	r3, r2
 800133c:	d008      	beq.n	8001350 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001348:	2180      	movs	r1, #128	; 0x80
 800134a:	0049      	lsls	r1, r1, #1
 800134c:	430a      	orrs	r2, r1
 800134e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001354:	2b00      	cmp	r3, #0
 8001356:	d008      	beq.n	800136a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001362:	2180      	movs	r1, #128	; 0x80
 8001364:	0049      	lsls	r1, r1, #1
 8001366:	430a      	orrs	r2, r1
 8001368:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2101      	movs	r1, #1
 8001376:	430a      	orrs	r2, r1
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	e00a      	b.n	8001392 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2280      	movs	r2, #128	; 0x80
 8001380:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	2224      	movs	r2, #36	; 0x24
 8001386:	2100      	movs	r1, #0
 8001388:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800138a:	2317      	movs	r3, #23
 800138c:	18fb      	adds	r3, r7, r3
 800138e:	2201      	movs	r2, #1
 8001390:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001392:	2317      	movs	r3, #23
 8001394:	18fb      	adds	r3, r7, r3
 8001396:	781b      	ldrb	r3, [r3, #0]
}
 8001398:	0018      	movs	r0, r3
 800139a:	46bd      	mov	sp, r7
 800139c:	b006      	add	sp, #24
 800139e:	bd80      	pop	{r7, pc}

080013a0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e050      	b.n	8001454 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2225      	movs	r2, #37	; 0x25
 80013b6:	5c9b      	ldrb	r3, [r3, r2]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d008      	beq.n	80013d0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2204      	movs	r2, #4
 80013c2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2224      	movs	r2, #36	; 0x24
 80013c8:	2100      	movs	r1, #0
 80013ca:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	e041      	b.n	8001454 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	210e      	movs	r1, #14
 80013dc:	438a      	bics	r2, r1
 80013de:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ea:	491c      	ldr	r1, [pc, #112]	; (800145c <HAL_DMA_Abort+0xbc>)
 80013ec:	400a      	ands	r2, r1
 80013ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2101      	movs	r1, #1
 80013fc:	438a      	bics	r2, r1
 80013fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8001400:	4b17      	ldr	r3, [pc, #92]	; (8001460 <HAL_DMA_Abort+0xc0>)
 8001402:	6859      	ldr	r1, [r3, #4]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	221c      	movs	r2, #28
 800140a:	4013      	ands	r3, r2
 800140c:	2201      	movs	r2, #1
 800140e:	409a      	lsls	r2, r3
 8001410:	4b13      	ldr	r3, [pc, #76]	; (8001460 <HAL_DMA_Abort+0xc0>)
 8001412:	430a      	orrs	r2, r1
 8001414:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800141e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001424:	2b00      	cmp	r3, #0
 8001426:	d00c      	beq.n	8001442 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001432:	490a      	ldr	r1, [pc, #40]	; (800145c <HAL_DMA_Abort+0xbc>)
 8001434:	400a      	ands	r2, r1
 8001436:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001440:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2225      	movs	r2, #37	; 0x25
 8001446:	2101      	movs	r1, #1
 8001448:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2224      	movs	r2, #36	; 0x24
 800144e:	2100      	movs	r1, #0
 8001450:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001452:	2300      	movs	r3, #0
}
 8001454:	0018      	movs	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	b002      	add	sp, #8
 800145a:	bd80      	pop	{r7, pc}
 800145c:	fffffeff 	.word	0xfffffeff
 8001460:	40020000 	.word	0x40020000

08001464 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800146c:	210f      	movs	r1, #15
 800146e:	187b      	adds	r3, r7, r1
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2225      	movs	r2, #37	; 0x25
 8001478:	5c9b      	ldrb	r3, [r3, r2]
 800147a:	b2db      	uxtb	r3, r3
 800147c:	2b02      	cmp	r3, #2
 800147e:	d006      	beq.n	800148e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2204      	movs	r2, #4
 8001484:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001486:	187b      	adds	r3, r7, r1
 8001488:	2201      	movs	r2, #1
 800148a:	701a      	strb	r2, [r3, #0]
 800148c:	e049      	b.n	8001522 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	210e      	movs	r1, #14
 800149a:	438a      	bics	r2, r1
 800149c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2101      	movs	r1, #1
 80014aa:	438a      	bics	r2, r1
 80014ac:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b8:	491d      	ldr	r1, [pc, #116]	; (8001530 <HAL_DMA_Abort_IT+0xcc>)
 80014ba:	400a      	ands	r2, r1
 80014bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80014be:	4b1d      	ldr	r3, [pc, #116]	; (8001534 <HAL_DMA_Abort_IT+0xd0>)
 80014c0:	6859      	ldr	r1, [r3, #4]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c6:	221c      	movs	r2, #28
 80014c8:	4013      	ands	r3, r2
 80014ca:	2201      	movs	r2, #1
 80014cc:	409a      	lsls	r2, r3
 80014ce:	4b19      	ldr	r3, [pc, #100]	; (8001534 <HAL_DMA_Abort_IT+0xd0>)
 80014d0:	430a      	orrs	r2, r1
 80014d2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80014dc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d00c      	beq.n	8001500 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014f0:	490f      	ldr	r1, [pc, #60]	; (8001530 <HAL_DMA_Abort_IT+0xcc>)
 80014f2:	400a      	ands	r2, r1
 80014f4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80014fe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2225      	movs	r2, #37	; 0x25
 8001504:	2101      	movs	r1, #1
 8001506:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2224      	movs	r2, #36	; 0x24
 800150c:	2100      	movs	r1, #0
 800150e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001514:	2b00      	cmp	r3, #0
 8001516:	d004      	beq.n	8001522 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	0010      	movs	r0, r2
 8001520:	4798      	blx	r3
    }
  }
  return status;
 8001522:	230f      	movs	r3, #15
 8001524:	18fb      	adds	r3, r7, r3
 8001526:	781b      	ldrb	r3, [r3, #0]
}
 8001528:	0018      	movs	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	b004      	add	sp, #16
 800152e:	bd80      	pop	{r7, pc}
 8001530:	fffffeff 	.word	0xfffffeff
 8001534:	40020000 	.word	0x40020000

08001538 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001540:	4b55      	ldr	r3, [pc, #340]	; (8001698 <HAL_DMA_IRQHandler+0x160>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	221c      	movs	r2, #28
 8001554:	4013      	ands	r3, r2
 8001556:	2204      	movs	r2, #4
 8001558:	409a      	lsls	r2, r3
 800155a:	0013      	movs	r3, r2
 800155c:	68fa      	ldr	r2, [r7, #12]
 800155e:	4013      	ands	r3, r2
 8001560:	d027      	beq.n	80015b2 <HAL_DMA_IRQHandler+0x7a>
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	2204      	movs	r2, #4
 8001566:	4013      	ands	r3, r2
 8001568:	d023      	beq.n	80015b2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2220      	movs	r2, #32
 8001572:	4013      	ands	r3, r2
 8001574:	d107      	bne.n	8001586 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2104      	movs	r1, #4
 8001582:	438a      	bics	r2, r1
 8001584:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001586:	4b44      	ldr	r3, [pc, #272]	; (8001698 <HAL_DMA_IRQHandler+0x160>)
 8001588:	6859      	ldr	r1, [r3, #4]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158e:	221c      	movs	r2, #28
 8001590:	4013      	ands	r3, r2
 8001592:	2204      	movs	r2, #4
 8001594:	409a      	lsls	r2, r3
 8001596:	4b40      	ldr	r3, [pc, #256]	; (8001698 <HAL_DMA_IRQHandler+0x160>)
 8001598:	430a      	orrs	r2, r1
 800159a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d100      	bne.n	80015a6 <HAL_DMA_IRQHandler+0x6e>
 80015a4:	e073      	b.n	800168e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	0010      	movs	r0, r2
 80015ae:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80015b0:	e06d      	b.n	800168e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b6:	221c      	movs	r2, #28
 80015b8:	4013      	ands	r3, r2
 80015ba:	2202      	movs	r2, #2
 80015bc:	409a      	lsls	r2, r3
 80015be:	0013      	movs	r3, r2
 80015c0:	68fa      	ldr	r2, [r7, #12]
 80015c2:	4013      	ands	r3, r2
 80015c4:	d02e      	beq.n	8001624 <HAL_DMA_IRQHandler+0xec>
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	2202      	movs	r2, #2
 80015ca:	4013      	ands	r3, r2
 80015cc:	d02a      	beq.n	8001624 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2220      	movs	r2, #32
 80015d6:	4013      	ands	r3, r2
 80015d8:	d10b      	bne.n	80015f2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	210a      	movs	r1, #10
 80015e6:	438a      	bics	r2, r1
 80015e8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2225      	movs	r2, #37	; 0x25
 80015ee:	2101      	movs	r1, #1
 80015f0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80015f2:	4b29      	ldr	r3, [pc, #164]	; (8001698 <HAL_DMA_IRQHandler+0x160>)
 80015f4:	6859      	ldr	r1, [r3, #4]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	221c      	movs	r2, #28
 80015fc:	4013      	ands	r3, r2
 80015fe:	2202      	movs	r2, #2
 8001600:	409a      	lsls	r2, r3
 8001602:	4b25      	ldr	r3, [pc, #148]	; (8001698 <HAL_DMA_IRQHandler+0x160>)
 8001604:	430a      	orrs	r2, r1
 8001606:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2224      	movs	r2, #36	; 0x24
 800160c:	2100      	movs	r1, #0
 800160e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001614:	2b00      	cmp	r3, #0
 8001616:	d03a      	beq.n	800168e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	0010      	movs	r0, r2
 8001620:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001622:	e034      	b.n	800168e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	221c      	movs	r2, #28
 800162a:	4013      	ands	r3, r2
 800162c:	2208      	movs	r2, #8
 800162e:	409a      	lsls	r2, r3
 8001630:	0013      	movs	r3, r2
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	4013      	ands	r3, r2
 8001636:	d02b      	beq.n	8001690 <HAL_DMA_IRQHandler+0x158>
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	2208      	movs	r2, #8
 800163c:	4013      	ands	r3, r2
 800163e:	d027      	beq.n	8001690 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	210e      	movs	r1, #14
 800164c:	438a      	bics	r2, r1
 800164e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <HAL_DMA_IRQHandler+0x160>)
 8001652:	6859      	ldr	r1, [r3, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001658:	221c      	movs	r2, #28
 800165a:	4013      	ands	r3, r2
 800165c:	2201      	movs	r2, #1
 800165e:	409a      	lsls	r2, r3
 8001660:	4b0d      	ldr	r3, [pc, #52]	; (8001698 <HAL_DMA_IRQHandler+0x160>)
 8001662:	430a      	orrs	r2, r1
 8001664:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2201      	movs	r2, #1
 800166a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2225      	movs	r2, #37	; 0x25
 8001670:	2101      	movs	r1, #1
 8001672:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2224      	movs	r2, #36	; 0x24
 8001678:	2100      	movs	r1, #0
 800167a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001680:	2b00      	cmp	r3, #0
 8001682:	d005      	beq.n	8001690 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	0010      	movs	r0, r2
 800168c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	46c0      	nop			; (mov r8, r8)
}
 8001692:	46bd      	mov	sp, r7
 8001694:	b004      	add	sp, #16
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40020000 	.word	0x40020000

0800169c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
 80016a8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80016b2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d004      	beq.n	80016c6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016c0:	68fa      	ldr	r2, [r7, #12]
 80016c2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80016c4:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80016c6:	4b14      	ldr	r3, [pc, #80]	; (8001718 <DMA_SetConfig+0x7c>)
 80016c8:	6859      	ldr	r1, [r3, #4]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ce:	221c      	movs	r2, #28
 80016d0:	4013      	ands	r3, r2
 80016d2:	2201      	movs	r2, #1
 80016d4:	409a      	lsls	r2, r3
 80016d6:	4b10      	ldr	r3, [pc, #64]	; (8001718 <DMA_SetConfig+0x7c>)
 80016d8:	430a      	orrs	r2, r1
 80016da:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	2b10      	cmp	r3, #16
 80016ea:	d108      	bne.n	80016fe <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	68ba      	ldr	r2, [r7, #8]
 80016fa:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80016fc:	e007      	b.n	800170e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	68ba      	ldr	r2, [r7, #8]
 8001704:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	60da      	str	r2, [r3, #12]
}
 800170e:	46c0      	nop			; (mov r8, r8)
 8001710:	46bd      	mov	sp, r7
 8001712:	b004      	add	sp, #16
 8001714:	bd80      	pop	{r7, pc}
 8001716:	46c0      	nop			; (mov r8, r8)
 8001718:	40020000 	.word	0x40020000

0800171c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001728:	089b      	lsrs	r3, r3, #2
 800172a:	4a10      	ldr	r2, [pc, #64]	; (800176c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800172c:	4694      	mov	ip, r2
 800172e:	4463      	add	r3, ip
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	001a      	movs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	001a      	movs	r2, r3
 800173e:	23ff      	movs	r3, #255	; 0xff
 8001740:	4013      	ands	r3, r2
 8001742:	3b08      	subs	r3, #8
 8001744:	2114      	movs	r1, #20
 8001746:	0018      	movs	r0, r3
 8001748:	f7fe fcee 	bl	8000128 <__udivsi3>
 800174c:	0003      	movs	r3, r0
 800174e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a07      	ldr	r2, [pc, #28]	; (8001770 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001754:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	221f      	movs	r2, #31
 800175a:	4013      	ands	r3, r2
 800175c:	2201      	movs	r2, #1
 800175e:	409a      	lsls	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001764:	46c0      	nop			; (mov r8, r8)
 8001766:	46bd      	mov	sp, r7
 8001768:	b004      	add	sp, #16
 800176a:	bd80      	pop	{r7, pc}
 800176c:	10008200 	.word	0x10008200
 8001770:	40020880 	.word	0x40020880

08001774 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	223f      	movs	r2, #63	; 0x3f
 8001782:	4013      	ands	r3, r2
 8001784:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	4a0a      	ldr	r2, [pc, #40]	; (80017b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800178a:	4694      	mov	ip, r2
 800178c:	4463      	add	r3, ip
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	001a      	movs	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a07      	ldr	r2, [pc, #28]	; (80017b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800179a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	3b01      	subs	r3, #1
 80017a0:	2203      	movs	r2, #3
 80017a2:	4013      	ands	r3, r2
 80017a4:	2201      	movs	r2, #1
 80017a6:	409a      	lsls	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	659a      	str	r2, [r3, #88]	; 0x58
}
 80017ac:	46c0      	nop			; (mov r8, r8)
 80017ae:	46bd      	mov	sp, r7
 80017b0:	b004      	add	sp, #16
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	1000823f 	.word	0x1000823f
 80017b8:	40020940 	.word	0x40020940

080017bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017c6:	2300      	movs	r3, #0
 80017c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ca:	e147      	b.n	8001a5c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2101      	movs	r1, #1
 80017d2:	697a      	ldr	r2, [r7, #20]
 80017d4:	4091      	lsls	r1, r2
 80017d6:	000a      	movs	r2, r1
 80017d8:	4013      	ands	r3, r2
 80017da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d100      	bne.n	80017e4 <HAL_GPIO_Init+0x28>
 80017e2:	e138      	b.n	8001a56 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	2203      	movs	r2, #3
 80017ea:	4013      	ands	r3, r2
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d005      	beq.n	80017fc <HAL_GPIO_Init+0x40>
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	2203      	movs	r2, #3
 80017f6:	4013      	ands	r3, r2
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d130      	bne.n	800185e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	2203      	movs	r2, #3
 8001808:	409a      	lsls	r2, r3
 800180a:	0013      	movs	r3, r2
 800180c:	43da      	mvns	r2, r3
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	4013      	ands	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	68da      	ldr	r2, [r3, #12]
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	409a      	lsls	r2, r3
 800181e:	0013      	movs	r3, r2
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	4313      	orrs	r3, r2
 8001824:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	693a      	ldr	r2, [r7, #16]
 800182a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001832:	2201      	movs	r2, #1
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	409a      	lsls	r2, r3
 8001838:	0013      	movs	r3, r2
 800183a:	43da      	mvns	r2, r3
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	4013      	ands	r3, r2
 8001840:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	091b      	lsrs	r3, r3, #4
 8001848:	2201      	movs	r2, #1
 800184a:	401a      	ands	r2, r3
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	409a      	lsls	r2, r3
 8001850:	0013      	movs	r3, r2
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	4313      	orrs	r3, r2
 8001856:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	2203      	movs	r2, #3
 8001864:	4013      	ands	r3, r2
 8001866:	2b03      	cmp	r3, #3
 8001868:	d017      	beq.n	800189a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	2203      	movs	r2, #3
 8001876:	409a      	lsls	r2, r3
 8001878:	0013      	movs	r3, r2
 800187a:	43da      	mvns	r2, r3
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	4013      	ands	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	689a      	ldr	r2, [r3, #8]
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	409a      	lsls	r2, r3
 800188c:	0013      	movs	r3, r2
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	4313      	orrs	r3, r2
 8001892:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2203      	movs	r2, #3
 80018a0:	4013      	ands	r3, r2
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d123      	bne.n	80018ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	08da      	lsrs	r2, r3, #3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	3208      	adds	r2, #8
 80018ae:	0092      	lsls	r2, r2, #2
 80018b0:	58d3      	ldr	r3, [r2, r3]
 80018b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	2207      	movs	r2, #7
 80018b8:	4013      	ands	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	220f      	movs	r2, #15
 80018be:	409a      	lsls	r2, r3
 80018c0:	0013      	movs	r3, r2
 80018c2:	43da      	mvns	r2, r3
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	4013      	ands	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	691a      	ldr	r2, [r3, #16]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	2107      	movs	r1, #7
 80018d2:	400b      	ands	r3, r1
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	409a      	lsls	r2, r3
 80018d8:	0013      	movs	r3, r2
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4313      	orrs	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	08da      	lsrs	r2, r3, #3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3208      	adds	r2, #8
 80018e8:	0092      	lsls	r2, r2, #2
 80018ea:	6939      	ldr	r1, [r7, #16]
 80018ec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	2203      	movs	r2, #3
 80018fa:	409a      	lsls	r2, r3
 80018fc:	0013      	movs	r3, r2
 80018fe:	43da      	mvns	r2, r3
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	4013      	ands	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	2203      	movs	r2, #3
 800190c:	401a      	ands	r2, r3
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	409a      	lsls	r2, r3
 8001914:	0013      	movs	r3, r2
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	4313      	orrs	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685a      	ldr	r2, [r3, #4]
 8001926:	23c0      	movs	r3, #192	; 0xc0
 8001928:	029b      	lsls	r3, r3, #10
 800192a:	4013      	ands	r3, r2
 800192c:	d100      	bne.n	8001930 <HAL_GPIO_Init+0x174>
 800192e:	e092      	b.n	8001a56 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001930:	4a50      	ldr	r2, [pc, #320]	; (8001a74 <HAL_GPIO_Init+0x2b8>)
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	089b      	lsrs	r3, r3, #2
 8001936:	3318      	adds	r3, #24
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	589b      	ldr	r3, [r3, r2]
 800193c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	2203      	movs	r2, #3
 8001942:	4013      	ands	r3, r2
 8001944:	00db      	lsls	r3, r3, #3
 8001946:	220f      	movs	r2, #15
 8001948:	409a      	lsls	r2, r3
 800194a:	0013      	movs	r3, r2
 800194c:	43da      	mvns	r2, r3
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	4013      	ands	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	23a0      	movs	r3, #160	; 0xa0
 8001958:	05db      	lsls	r3, r3, #23
 800195a:	429a      	cmp	r2, r3
 800195c:	d013      	beq.n	8001986 <HAL_GPIO_Init+0x1ca>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a45      	ldr	r2, [pc, #276]	; (8001a78 <HAL_GPIO_Init+0x2bc>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d00d      	beq.n	8001982 <HAL_GPIO_Init+0x1c6>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a44      	ldr	r2, [pc, #272]	; (8001a7c <HAL_GPIO_Init+0x2c0>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d007      	beq.n	800197e <HAL_GPIO_Init+0x1c2>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a43      	ldr	r2, [pc, #268]	; (8001a80 <HAL_GPIO_Init+0x2c4>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d101      	bne.n	800197a <HAL_GPIO_Init+0x1be>
 8001976:	2303      	movs	r3, #3
 8001978:	e006      	b.n	8001988 <HAL_GPIO_Init+0x1cc>
 800197a:	2305      	movs	r3, #5
 800197c:	e004      	b.n	8001988 <HAL_GPIO_Init+0x1cc>
 800197e:	2302      	movs	r3, #2
 8001980:	e002      	b.n	8001988 <HAL_GPIO_Init+0x1cc>
 8001982:	2301      	movs	r3, #1
 8001984:	e000      	b.n	8001988 <HAL_GPIO_Init+0x1cc>
 8001986:	2300      	movs	r3, #0
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	2103      	movs	r1, #3
 800198c:	400a      	ands	r2, r1
 800198e:	00d2      	lsls	r2, r2, #3
 8001990:	4093      	lsls	r3, r2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4313      	orrs	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001998:	4936      	ldr	r1, [pc, #216]	; (8001a74 <HAL_GPIO_Init+0x2b8>)
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	089b      	lsrs	r3, r3, #2
 800199e:	3318      	adds	r3, #24
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019a6:	4b33      	ldr	r3, [pc, #204]	; (8001a74 <HAL_GPIO_Init+0x2b8>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	43da      	mvns	r2, r3
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	4013      	ands	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685a      	ldr	r2, [r3, #4]
 80019ba:	2380      	movs	r3, #128	; 0x80
 80019bc:	035b      	lsls	r3, r3, #13
 80019be:	4013      	ands	r3, r2
 80019c0:	d003      	beq.n	80019ca <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019ca:	4b2a      	ldr	r3, [pc, #168]	; (8001a74 <HAL_GPIO_Init+0x2b8>)
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80019d0:	4b28      	ldr	r3, [pc, #160]	; (8001a74 <HAL_GPIO_Init+0x2b8>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	43da      	mvns	r2, r3
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	4013      	ands	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685a      	ldr	r2, [r3, #4]
 80019e4:	2380      	movs	r3, #128	; 0x80
 80019e6:	039b      	lsls	r3, r3, #14
 80019e8:	4013      	ands	r3, r2
 80019ea:	d003      	beq.n	80019f4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019f4:	4b1f      	ldr	r3, [pc, #124]	; (8001a74 <HAL_GPIO_Init+0x2b8>)
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80019fa:	4a1e      	ldr	r2, [pc, #120]	; (8001a74 <HAL_GPIO_Init+0x2b8>)
 80019fc:	2384      	movs	r3, #132	; 0x84
 80019fe:	58d3      	ldr	r3, [r2, r3]
 8001a00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	43da      	mvns	r2, r3
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685a      	ldr	r2, [r3, #4]
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	029b      	lsls	r3, r3, #10
 8001a14:	4013      	ands	r3, r2
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a20:	4914      	ldr	r1, [pc, #80]	; (8001a74 <HAL_GPIO_Init+0x2b8>)
 8001a22:	2284      	movs	r2, #132	; 0x84
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001a28:	4a12      	ldr	r2, [pc, #72]	; (8001a74 <HAL_GPIO_Init+0x2b8>)
 8001a2a:	2380      	movs	r3, #128	; 0x80
 8001a2c:	58d3      	ldr	r3, [r2, r3]
 8001a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	43da      	mvns	r2, r3
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685a      	ldr	r2, [r3, #4]
 8001a3e:	2380      	movs	r3, #128	; 0x80
 8001a40:	025b      	lsls	r3, r3, #9
 8001a42:	4013      	ands	r3, r2
 8001a44:	d003      	beq.n	8001a4e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a4e:	4909      	ldr	r1, [pc, #36]	; (8001a74 <HAL_GPIO_Init+0x2b8>)
 8001a50:	2280      	movs	r2, #128	; 0x80
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	40da      	lsrs	r2, r3
 8001a64:	1e13      	subs	r3, r2, #0
 8001a66:	d000      	beq.n	8001a6a <HAL_GPIO_Init+0x2ae>
 8001a68:	e6b0      	b.n	80017cc <HAL_GPIO_Init+0x10>
  }
}
 8001a6a:	46c0      	nop			; (mov r8, r8)
 8001a6c:	46c0      	nop			; (mov r8, r8)
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	b006      	add	sp, #24
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40021800 	.word	0x40021800
 8001a78:	50000400 	.word	0x50000400
 8001a7c:	50000800 	.word	0x50000800
 8001a80:	50000c00 	.word	0x50000c00

08001a84 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a88:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <HAL_PWR_EnableBkUpAccess+0x18>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b03      	ldr	r3, [pc, #12]	; (8001a9c <HAL_PWR_EnableBkUpAccess+0x18>)
 8001a8e:	2180      	movs	r1, #128	; 0x80
 8001a90:	0049      	lsls	r1, r1, #1
 8001a92:	430a      	orrs	r2, r1
 8001a94:	601a      	str	r2, [r3, #0]
}
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40007000 	.word	0x40007000

08001aa0 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	000a      	movs	r2, r1
 8001aaa:	1cfb      	adds	r3, r7, #3
 8001aac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d009      	beq.n	8001ac8 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8001ab4:	4b14      	ldr	r3, [pc, #80]	; (8001b08 <HAL_PWR_EnterSTOPMode+0x68>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2207      	movs	r2, #7
 8001aba:	4393      	bics	r3, r2
 8001abc:	001a      	movs	r2, r3
 8001abe:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <HAL_PWR_EnterSTOPMode+0x68>)
 8001ac0:	2101      	movs	r1, #1
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	e005      	b.n	8001ad4 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8001ac8:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <HAL_PWR_EnterSTOPMode+0x68>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <HAL_PWR_EnterSTOPMode+0x68>)
 8001ace:	2107      	movs	r1, #7
 8001ad0:	438a      	bics	r2, r1
 8001ad2:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001ad4:	4b0d      	ldr	r3, [pc, #52]	; (8001b0c <HAL_PWR_EnterSTOPMode+0x6c>)
 8001ad6:	691a      	ldr	r2, [r3, #16]
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <HAL_PWR_EnterSTOPMode+0x6c>)
 8001ada:	2104      	movs	r1, #4
 8001adc:	430a      	orrs	r2, r1
 8001ade:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8001ae0:	1cfb      	adds	r3, r7, #3
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d101      	bne.n	8001aec <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001ae8:	bf30      	wfi
 8001aea:	e002      	b.n	8001af2 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8001aec:	bf40      	sev
    __WFE();
 8001aee:	bf20      	wfe
    __WFE();
 8001af0:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001af2:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <HAL_PWR_EnterSTOPMode+0x6c>)
 8001af4:	691a      	ldr	r2, [r3, #16]
 8001af6:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <HAL_PWR_EnterSTOPMode+0x6c>)
 8001af8:	2104      	movs	r1, #4
 8001afa:	438a      	bics	r2, r1
 8001afc:	611a      	str	r2, [r3, #16]
}
 8001afe:	46c0      	nop			; (mov r8, r8)
 8001b00:	46bd      	mov	sp, r7
 8001b02:	b002      	add	sp, #8
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	46c0      	nop			; (mov r8, r8)
 8001b08:	40007000 	.word	0x40007000
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001b18:	4b19      	ldr	r3, [pc, #100]	; (8001b80 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a19      	ldr	r2, [pc, #100]	; (8001b84 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001b1e:	4013      	ands	r3, r2
 8001b20:	0019      	movs	r1, r3
 8001b22:	4b17      	ldr	r3, [pc, #92]	; (8001b80 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	430a      	orrs	r2, r1
 8001b28:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	2380      	movs	r3, #128	; 0x80
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d11f      	bne.n	8001b74 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001b34:	4b14      	ldr	r3, [pc, #80]	; (8001b88 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	0013      	movs	r3, r2
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	189b      	adds	r3, r3, r2
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	4912      	ldr	r1, [pc, #72]	; (8001b8c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001b42:	0018      	movs	r0, r3
 8001b44:	f7fe faf0 	bl	8000128 <__udivsi3>
 8001b48:	0003      	movs	r3, r0
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b4e:	e008      	b.n	8001b62 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d003      	beq.n	8001b5e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	3b01      	subs	r3, #1
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	e001      	b.n	8001b62 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e009      	b.n	8001b76 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b62:	4b07      	ldr	r3, [pc, #28]	; (8001b80 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001b64:	695a      	ldr	r2, [r3, #20]
 8001b66:	2380      	movs	r3, #128	; 0x80
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	401a      	ands	r2, r3
 8001b6c:	2380      	movs	r3, #128	; 0x80
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d0ed      	beq.n	8001b50 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	0018      	movs	r0, r3
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	b004      	add	sp, #16
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	40007000 	.word	0x40007000
 8001b84:	fffff9ff 	.word	0xfffff9ff
 8001b88:	20000008 	.word	0x20000008
 8001b8c:	000f4240 	.word	0x000f4240

08001b90 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001b94:	4b03      	ldr	r3, [pc, #12]	; (8001ba4 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	23e0      	movs	r3, #224	; 0xe0
 8001b9a:	01db      	lsls	r3, r3, #7
 8001b9c:	4013      	ands	r3, r2
}
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40021000 	.word	0x40021000

08001ba8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b088      	sub	sp, #32
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e2fe      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	d100      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x1e>
 8001bc4:	e07c      	b.n	8001cc0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bc6:	4bc3      	ldr	r3, [pc, #780]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	2238      	movs	r2, #56	; 0x38
 8001bcc:	4013      	ands	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bd0:	4bc0      	ldr	r3, [pc, #768]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	2203      	movs	r2, #3
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	2b10      	cmp	r3, #16
 8001bde:	d102      	bne.n	8001be6 <HAL_RCC_OscConfig+0x3e>
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	2b03      	cmp	r3, #3
 8001be4:	d002      	beq.n	8001bec <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	2b08      	cmp	r3, #8
 8001bea:	d10b      	bne.n	8001c04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bec:	4bb9      	ldr	r3, [pc, #740]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	2380      	movs	r3, #128	; 0x80
 8001bf2:	029b      	lsls	r3, r3, #10
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d062      	beq.n	8001cbe <HAL_RCC_OscConfig+0x116>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d15e      	bne.n	8001cbe <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e2d9      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685a      	ldr	r2, [r3, #4]
 8001c08:	2380      	movs	r3, #128	; 0x80
 8001c0a:	025b      	lsls	r3, r3, #9
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d107      	bne.n	8001c20 <HAL_RCC_OscConfig+0x78>
 8001c10:	4bb0      	ldr	r3, [pc, #704]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4baf      	ldr	r3, [pc, #700]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c16:	2180      	movs	r1, #128	; 0x80
 8001c18:	0249      	lsls	r1, r1, #9
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	e020      	b.n	8001c62 <HAL_RCC_OscConfig+0xba>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685a      	ldr	r2, [r3, #4]
 8001c24:	23a0      	movs	r3, #160	; 0xa0
 8001c26:	02db      	lsls	r3, r3, #11
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d10e      	bne.n	8001c4a <HAL_RCC_OscConfig+0xa2>
 8001c2c:	4ba9      	ldr	r3, [pc, #676]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	4ba8      	ldr	r3, [pc, #672]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c32:	2180      	movs	r1, #128	; 0x80
 8001c34:	02c9      	lsls	r1, r1, #11
 8001c36:	430a      	orrs	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	4ba6      	ldr	r3, [pc, #664]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	4ba5      	ldr	r3, [pc, #660]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c40:	2180      	movs	r1, #128	; 0x80
 8001c42:	0249      	lsls	r1, r1, #9
 8001c44:	430a      	orrs	r2, r1
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	e00b      	b.n	8001c62 <HAL_RCC_OscConfig+0xba>
 8001c4a:	4ba2      	ldr	r3, [pc, #648]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	4ba1      	ldr	r3, [pc, #644]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c50:	49a1      	ldr	r1, [pc, #644]	; (8001ed8 <HAL_RCC_OscConfig+0x330>)
 8001c52:	400a      	ands	r2, r1
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	4b9f      	ldr	r3, [pc, #636]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	4b9e      	ldr	r3, [pc, #632]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c5c:	499f      	ldr	r1, [pc, #636]	; (8001edc <HAL_RCC_OscConfig+0x334>)
 8001c5e:	400a      	ands	r2, r1
 8001c60:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d014      	beq.n	8001c94 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c6a:	f7ff f9a1 	bl	8000fb0 <HAL_GetTick>
 8001c6e:	0003      	movs	r3, r0
 8001c70:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c74:	f7ff f99c 	bl	8000fb0 <HAL_GetTick>
 8001c78:	0002      	movs	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b64      	cmp	r3, #100	; 0x64
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e298      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c86:	4b93      	ldr	r3, [pc, #588]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	2380      	movs	r3, #128	; 0x80
 8001c8c:	029b      	lsls	r3, r3, #10
 8001c8e:	4013      	ands	r3, r2
 8001c90:	d0f0      	beq.n	8001c74 <HAL_RCC_OscConfig+0xcc>
 8001c92:	e015      	b.n	8001cc0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c94:	f7ff f98c 	bl	8000fb0 <HAL_GetTick>
 8001c98:	0003      	movs	r3, r0
 8001c9a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c9e:	f7ff f987 	bl	8000fb0 <HAL_GetTick>
 8001ca2:	0002      	movs	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b64      	cmp	r3, #100	; 0x64
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e283      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cb0:	4b88      	ldr	r3, [pc, #544]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	029b      	lsls	r3, r3, #10
 8001cb8:	4013      	ands	r3, r2
 8001cba:	d1f0      	bne.n	8001c9e <HAL_RCC_OscConfig+0xf6>
 8001cbc:	e000      	b.n	8001cc0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cbe:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	d100      	bne.n	8001ccc <HAL_RCC_OscConfig+0x124>
 8001cca:	e099      	b.n	8001e00 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ccc:	4b81      	ldr	r3, [pc, #516]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	2238      	movs	r2, #56	; 0x38
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cd6:	4b7f      	ldr	r3, [pc, #508]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	2203      	movs	r2, #3
 8001cdc:	4013      	ands	r3, r2
 8001cde:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	2b10      	cmp	r3, #16
 8001ce4:	d102      	bne.n	8001cec <HAL_RCC_OscConfig+0x144>
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d002      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d135      	bne.n	8001d5e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cf2:	4b78      	ldr	r3, [pc, #480]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	2380      	movs	r3, #128	; 0x80
 8001cf8:	00db      	lsls	r3, r3, #3
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d005      	beq.n	8001d0a <HAL_RCC_OscConfig+0x162>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e256      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d0a:	4b72      	ldr	r3, [pc, #456]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	4a74      	ldr	r2, [pc, #464]	; (8001ee0 <HAL_RCC_OscConfig+0x338>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	0019      	movs	r1, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	695b      	ldr	r3, [r3, #20]
 8001d18:	021a      	lsls	r2, r3, #8
 8001d1a:	4b6e      	ldr	r3, [pc, #440]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d112      	bne.n	8001d4c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d26:	4b6b      	ldr	r3, [pc, #428]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a6e      	ldr	r2, [pc, #440]	; (8001ee4 <HAL_RCC_OscConfig+0x33c>)
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	0019      	movs	r1, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	691a      	ldr	r2, [r3, #16]
 8001d34:	4b67      	ldr	r3, [pc, #412]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001d36:	430a      	orrs	r2, r1
 8001d38:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001d3a:	4b66      	ldr	r3, [pc, #408]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	0adb      	lsrs	r3, r3, #11
 8001d40:	2207      	movs	r2, #7
 8001d42:	4013      	ands	r3, r2
 8001d44:	4a68      	ldr	r2, [pc, #416]	; (8001ee8 <HAL_RCC_OscConfig+0x340>)
 8001d46:	40da      	lsrs	r2, r3
 8001d48:	4b68      	ldr	r3, [pc, #416]	; (8001eec <HAL_RCC_OscConfig+0x344>)
 8001d4a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001d4c:	4b68      	ldr	r3, [pc, #416]	; (8001ef0 <HAL_RCC_OscConfig+0x348>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	0018      	movs	r0, r3
 8001d52:	f7ff f8d1 	bl	8000ef8 <HAL_InitTick>
 8001d56:	1e03      	subs	r3, r0, #0
 8001d58:	d051      	beq.n	8001dfe <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e22c      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d030      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d66:	4b5b      	ldr	r3, [pc, #364]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a5e      	ldr	r2, [pc, #376]	; (8001ee4 <HAL_RCC_OscConfig+0x33c>)
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	0019      	movs	r1, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	691a      	ldr	r2, [r3, #16]
 8001d74:	4b57      	ldr	r3, [pc, #348]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001d76:	430a      	orrs	r2, r1
 8001d78:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001d7a:	4b56      	ldr	r3, [pc, #344]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	4b55      	ldr	r3, [pc, #340]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001d80:	2180      	movs	r1, #128	; 0x80
 8001d82:	0049      	lsls	r1, r1, #1
 8001d84:	430a      	orrs	r2, r1
 8001d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d88:	f7ff f912 	bl	8000fb0 <HAL_GetTick>
 8001d8c:	0003      	movs	r3, r0
 8001d8e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d90:	e008      	b.n	8001da4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d92:	f7ff f90d 	bl	8000fb0 <HAL_GetTick>
 8001d96:	0002      	movs	r2, r0
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e209      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001da4:	4b4b      	ldr	r3, [pc, #300]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	2380      	movs	r3, #128	; 0x80
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	4013      	ands	r3, r2
 8001dae:	d0f0      	beq.n	8001d92 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db0:	4b48      	ldr	r3, [pc, #288]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	4a4a      	ldr	r2, [pc, #296]	; (8001ee0 <HAL_RCC_OscConfig+0x338>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	0019      	movs	r1, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	021a      	lsls	r2, r3, #8
 8001dc0:	4b44      	ldr	r3, [pc, #272]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	e01b      	b.n	8001e00 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001dc8:	4b42      	ldr	r3, [pc, #264]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	4b41      	ldr	r3, [pc, #260]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001dce:	4949      	ldr	r1, [pc, #292]	; (8001ef4 <HAL_RCC_OscConfig+0x34c>)
 8001dd0:	400a      	ands	r2, r1
 8001dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd4:	f7ff f8ec 	bl	8000fb0 <HAL_GetTick>
 8001dd8:	0003      	movs	r3, r0
 8001dda:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dde:	f7ff f8e7 	bl	8000fb0 <HAL_GetTick>
 8001de2:	0002      	movs	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e1e3      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001df0:	4b38      	ldr	r3, [pc, #224]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	2380      	movs	r3, #128	; 0x80
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d1f0      	bne.n	8001dde <HAL_RCC_OscConfig+0x236>
 8001dfc:	e000      	b.n	8001e00 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dfe:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2208      	movs	r2, #8
 8001e06:	4013      	ands	r3, r2
 8001e08:	d047      	beq.n	8001e9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001e0a:	4b32      	ldr	r3, [pc, #200]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	2238      	movs	r2, #56	; 0x38
 8001e10:	4013      	ands	r3, r2
 8001e12:	2b18      	cmp	r3, #24
 8001e14:	d10a      	bne.n	8001e2c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001e16:	4b2f      	ldr	r3, [pc, #188]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e1a:	2202      	movs	r2, #2
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	d03c      	beq.n	8001e9a <HAL_RCC_OscConfig+0x2f2>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d138      	bne.n	8001e9a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e1c5      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d019      	beq.n	8001e68 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001e34:	4b27      	ldr	r3, [pc, #156]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001e36:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e38:	4b26      	ldr	r3, [pc, #152]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001e3a:	2101      	movs	r1, #1
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e40:	f7ff f8b6 	bl	8000fb0 <HAL_GetTick>
 8001e44:	0003      	movs	r3, r0
 8001e46:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e48:	e008      	b.n	8001e5c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e4a:	f7ff f8b1 	bl	8000fb0 <HAL_GetTick>
 8001e4e:	0002      	movs	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e1ad      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001e5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e60:	2202      	movs	r2, #2
 8001e62:	4013      	ands	r3, r2
 8001e64:	d0f1      	beq.n	8001e4a <HAL_RCC_OscConfig+0x2a2>
 8001e66:	e018      	b.n	8001e9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001e68:	4b1a      	ldr	r3, [pc, #104]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001e6a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e6c:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001e6e:	2101      	movs	r1, #1
 8001e70:	438a      	bics	r2, r1
 8001e72:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e74:	f7ff f89c 	bl	8000fb0 <HAL_GetTick>
 8001e78:	0003      	movs	r3, r0
 8001e7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e7e:	f7ff f897 	bl	8000fb0 <HAL_GetTick>
 8001e82:	0002      	movs	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e193      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e90:	4b10      	ldr	r3, [pc, #64]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001e92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e94:	2202      	movs	r2, #2
 8001e96:	4013      	ands	r3, r2
 8001e98:	d1f1      	bne.n	8001e7e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2204      	movs	r2, #4
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d100      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x2fe>
 8001ea4:	e0c6      	b.n	8002034 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ea6:	231f      	movs	r3, #31
 8001ea8:	18fb      	adds	r3, r7, r3
 8001eaa:	2200      	movs	r2, #0
 8001eac:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001eae:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	2238      	movs	r2, #56	; 0x38
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	2b20      	cmp	r3, #32
 8001eb8:	d11e      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001eba:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <HAL_RCC_OscConfig+0x32c>)
 8001ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d100      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x31e>
 8001ec4:	e0b6      	b.n	8002034 <HAL_RCC_OscConfig+0x48c>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d000      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x328>
 8001ece:	e0b1      	b.n	8002034 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e171      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	fffeffff 	.word	0xfffeffff
 8001edc:	fffbffff 	.word	0xfffbffff
 8001ee0:	ffff80ff 	.word	0xffff80ff
 8001ee4:	ffffc7ff 	.word	0xffffc7ff
 8001ee8:	00f42400 	.word	0x00f42400
 8001eec:	20000008 	.word	0x20000008
 8001ef0:	2000000c 	.word	0x2000000c
 8001ef4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ef8:	4bb1      	ldr	r3, [pc, #708]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001efa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001efc:	2380      	movs	r3, #128	; 0x80
 8001efe:	055b      	lsls	r3, r3, #21
 8001f00:	4013      	ands	r3, r2
 8001f02:	d101      	bne.n	8001f08 <HAL_RCC_OscConfig+0x360>
 8001f04:	2301      	movs	r3, #1
 8001f06:	e000      	b.n	8001f0a <HAL_RCC_OscConfig+0x362>
 8001f08:	2300      	movs	r3, #0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d011      	beq.n	8001f32 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001f0e:	4bac      	ldr	r3, [pc, #688]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001f10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f12:	4bab      	ldr	r3, [pc, #684]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001f14:	2180      	movs	r1, #128	; 0x80
 8001f16:	0549      	lsls	r1, r1, #21
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f1c:	4ba8      	ldr	r3, [pc, #672]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001f1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f20:	2380      	movs	r3, #128	; 0x80
 8001f22:	055b      	lsls	r3, r3, #21
 8001f24:	4013      	ands	r3, r2
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001f2a:	231f      	movs	r3, #31
 8001f2c:	18fb      	adds	r3, r7, r3
 8001f2e:	2201      	movs	r2, #1
 8001f30:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f32:	4ba4      	ldr	r3, [pc, #656]	; (80021c4 <HAL_RCC_OscConfig+0x61c>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	2380      	movs	r3, #128	; 0x80
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d11a      	bne.n	8001f74 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f3e:	4ba1      	ldr	r3, [pc, #644]	; (80021c4 <HAL_RCC_OscConfig+0x61c>)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	4ba0      	ldr	r3, [pc, #640]	; (80021c4 <HAL_RCC_OscConfig+0x61c>)
 8001f44:	2180      	movs	r1, #128	; 0x80
 8001f46:	0049      	lsls	r1, r1, #1
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001f4c:	f7ff f830 	bl	8000fb0 <HAL_GetTick>
 8001f50:	0003      	movs	r3, r0
 8001f52:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f54:	e008      	b.n	8001f68 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f56:	f7ff f82b 	bl	8000fb0 <HAL_GetTick>
 8001f5a:	0002      	movs	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d901      	bls.n	8001f68 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e127      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f68:	4b96      	ldr	r3, [pc, #600]	; (80021c4 <HAL_RCC_OscConfig+0x61c>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	2380      	movs	r3, #128	; 0x80
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	4013      	ands	r3, r2
 8001f72:	d0f0      	beq.n	8001f56 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d106      	bne.n	8001f8a <HAL_RCC_OscConfig+0x3e2>
 8001f7c:	4b90      	ldr	r3, [pc, #576]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001f7e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f80:	4b8f      	ldr	r3, [pc, #572]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001f82:	2101      	movs	r1, #1
 8001f84:	430a      	orrs	r2, r1
 8001f86:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f88:	e01c      	b.n	8001fc4 <HAL_RCC_OscConfig+0x41c>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	2b05      	cmp	r3, #5
 8001f90:	d10c      	bne.n	8001fac <HAL_RCC_OscConfig+0x404>
 8001f92:	4b8b      	ldr	r3, [pc, #556]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001f94:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f96:	4b8a      	ldr	r3, [pc, #552]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001f98:	2104      	movs	r1, #4
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f9e:	4b88      	ldr	r3, [pc, #544]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001fa0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001fa2:	4b87      	ldr	r3, [pc, #540]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	65da      	str	r2, [r3, #92]	; 0x5c
 8001faa:	e00b      	b.n	8001fc4 <HAL_RCC_OscConfig+0x41c>
 8001fac:	4b84      	ldr	r3, [pc, #528]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001fae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001fb0:	4b83      	ldr	r3, [pc, #524]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001fb2:	2101      	movs	r1, #1
 8001fb4:	438a      	bics	r2, r1
 8001fb6:	65da      	str	r2, [r3, #92]	; 0x5c
 8001fb8:	4b81      	ldr	r3, [pc, #516]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001fba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001fbc:	4b80      	ldr	r3, [pc, #512]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001fbe:	2104      	movs	r1, #4
 8001fc0:	438a      	bics	r2, r1
 8001fc2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d014      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fcc:	f7fe fff0 	bl	8000fb0 <HAL_GetTick>
 8001fd0:	0003      	movs	r3, r0
 8001fd2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fd4:	e009      	b.n	8001fea <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fd6:	f7fe ffeb 	bl	8000fb0 <HAL_GetTick>
 8001fda:	0002      	movs	r2, r0
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	4a79      	ldr	r2, [pc, #484]	; (80021c8 <HAL_RCC_OscConfig+0x620>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e0e6      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fea:	4b75      	ldr	r3, [pc, #468]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8001fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fee:	2202      	movs	r2, #2
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	d0f0      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x42e>
 8001ff4:	e013      	b.n	800201e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff6:	f7fe ffdb 	bl	8000fb0 <HAL_GetTick>
 8001ffa:	0003      	movs	r3, r0
 8001ffc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ffe:	e009      	b.n	8002014 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002000:	f7fe ffd6 	bl	8000fb0 <HAL_GetTick>
 8002004:	0002      	movs	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	4a6f      	ldr	r2, [pc, #444]	; (80021c8 <HAL_RCC_OscConfig+0x620>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d901      	bls.n	8002014 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e0d1      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002014:	4b6a      	ldr	r3, [pc, #424]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8002016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002018:	2202      	movs	r2, #2
 800201a:	4013      	ands	r3, r2
 800201c:	d1f0      	bne.n	8002000 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800201e:	231f      	movs	r3, #31
 8002020:	18fb      	adds	r3, r7, r3
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	2b01      	cmp	r3, #1
 8002026:	d105      	bne.n	8002034 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002028:	4b65      	ldr	r3, [pc, #404]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 800202a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800202c:	4b64      	ldr	r3, [pc, #400]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 800202e:	4967      	ldr	r1, [pc, #412]	; (80021cc <HAL_RCC_OscConfig+0x624>)
 8002030:	400a      	ands	r2, r1
 8002032:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	69db      	ldr	r3, [r3, #28]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d100      	bne.n	800203e <HAL_RCC_OscConfig+0x496>
 800203c:	e0bb      	b.n	80021b6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800203e:	4b60      	ldr	r3, [pc, #384]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	2238      	movs	r2, #56	; 0x38
 8002044:	4013      	ands	r3, r2
 8002046:	2b10      	cmp	r3, #16
 8002048:	d100      	bne.n	800204c <HAL_RCC_OscConfig+0x4a4>
 800204a:	e07b      	b.n	8002144 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	69db      	ldr	r3, [r3, #28]
 8002050:	2b02      	cmp	r3, #2
 8002052:	d156      	bne.n	8002102 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002054:	4b5a      	ldr	r3, [pc, #360]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	4b59      	ldr	r3, [pc, #356]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 800205a:	495d      	ldr	r1, [pc, #372]	; (80021d0 <HAL_RCC_OscConfig+0x628>)
 800205c:	400a      	ands	r2, r1
 800205e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002060:	f7fe ffa6 	bl	8000fb0 <HAL_GetTick>
 8002064:	0003      	movs	r3, r0
 8002066:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002068:	e008      	b.n	800207c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800206a:	f7fe ffa1 	bl	8000fb0 <HAL_GetTick>
 800206e:	0002      	movs	r2, r0
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	1ad3      	subs	r3, r2, r3
 8002074:	2b02      	cmp	r3, #2
 8002076:	d901      	bls.n	800207c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	e09d      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800207c:	4b50      	ldr	r3, [pc, #320]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	2380      	movs	r3, #128	; 0x80
 8002082:	049b      	lsls	r3, r3, #18
 8002084:	4013      	ands	r3, r2
 8002086:	d1f0      	bne.n	800206a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002088:	4b4d      	ldr	r3, [pc, #308]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	4a51      	ldr	r2, [pc, #324]	; (80021d4 <HAL_RCC_OscConfig+0x62c>)
 800208e:	4013      	ands	r3, r2
 8002090:	0019      	movs	r1, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a1a      	ldr	r2, [r3, #32]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209a:	431a      	orrs	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a0:	021b      	lsls	r3, r3, #8
 80020a2:	431a      	orrs	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a8:	431a      	orrs	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	431a      	orrs	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020b4:	431a      	orrs	r2, r3
 80020b6:	4b42      	ldr	r3, [pc, #264]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 80020b8:	430a      	orrs	r2, r1
 80020ba:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020bc:	4b40      	ldr	r3, [pc, #256]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	4b3f      	ldr	r3, [pc, #252]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 80020c2:	2180      	movs	r1, #128	; 0x80
 80020c4:	0449      	lsls	r1, r1, #17
 80020c6:	430a      	orrs	r2, r1
 80020c8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80020ca:	4b3d      	ldr	r3, [pc, #244]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 80020cc:	68da      	ldr	r2, [r3, #12]
 80020ce:	4b3c      	ldr	r3, [pc, #240]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 80020d0:	2180      	movs	r1, #128	; 0x80
 80020d2:	0549      	lsls	r1, r1, #21
 80020d4:	430a      	orrs	r2, r1
 80020d6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d8:	f7fe ff6a 	bl	8000fb0 <HAL_GetTick>
 80020dc:	0003      	movs	r3, r0
 80020de:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020e0:	e008      	b.n	80020f4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e2:	f7fe ff65 	bl	8000fb0 <HAL_GetTick>
 80020e6:	0002      	movs	r2, r0
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e061      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020f4:	4b32      	ldr	r3, [pc, #200]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	2380      	movs	r3, #128	; 0x80
 80020fa:	049b      	lsls	r3, r3, #18
 80020fc:	4013      	ands	r3, r2
 80020fe:	d0f0      	beq.n	80020e2 <HAL_RCC_OscConfig+0x53a>
 8002100:	e059      	b.n	80021b6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002102:	4b2f      	ldr	r3, [pc, #188]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	4b2e      	ldr	r3, [pc, #184]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8002108:	4931      	ldr	r1, [pc, #196]	; (80021d0 <HAL_RCC_OscConfig+0x628>)
 800210a:	400a      	ands	r2, r1
 800210c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210e:	f7fe ff4f 	bl	8000fb0 <HAL_GetTick>
 8002112:	0003      	movs	r3, r0
 8002114:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002118:	f7fe ff4a 	bl	8000fb0 <HAL_GetTick>
 800211c:	0002      	movs	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b02      	cmp	r3, #2
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e046      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800212a:	4b25      	ldr	r3, [pc, #148]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	2380      	movs	r3, #128	; 0x80
 8002130:	049b      	lsls	r3, r3, #18
 8002132:	4013      	ands	r3, r2
 8002134:	d1f0      	bne.n	8002118 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002136:	4b22      	ldr	r3, [pc, #136]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8002138:	68da      	ldr	r2, [r3, #12]
 800213a:	4b21      	ldr	r3, [pc, #132]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 800213c:	4926      	ldr	r1, [pc, #152]	; (80021d8 <HAL_RCC_OscConfig+0x630>)
 800213e:	400a      	ands	r2, r1
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	e038      	b.n	80021b6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	69db      	ldr	r3, [r3, #28]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d101      	bne.n	8002150 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e033      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002150:	4b1b      	ldr	r3, [pc, #108]	; (80021c0 <HAL_RCC_OscConfig+0x618>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	2203      	movs	r2, #3
 800215a:	401a      	ands	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	429a      	cmp	r2, r3
 8002162:	d126      	bne.n	80021b2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	2270      	movs	r2, #112	; 0x70
 8002168:	401a      	ands	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800216e:	429a      	cmp	r2, r3
 8002170:	d11f      	bne.n	80021b2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002172:	697a      	ldr	r2, [r7, #20]
 8002174:	23fe      	movs	r3, #254	; 0xfe
 8002176:	01db      	lsls	r3, r3, #7
 8002178:	401a      	ands	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002180:	429a      	cmp	r2, r3
 8002182:	d116      	bne.n	80021b2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002184:	697a      	ldr	r2, [r7, #20]
 8002186:	23f8      	movs	r3, #248	; 0xf8
 8002188:	039b      	lsls	r3, r3, #14
 800218a:	401a      	ands	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002190:	429a      	cmp	r2, r3
 8002192:	d10e      	bne.n	80021b2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002194:	697a      	ldr	r2, [r7, #20]
 8002196:	23e0      	movs	r3, #224	; 0xe0
 8002198:	051b      	lsls	r3, r3, #20
 800219a:	401a      	ands	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d106      	bne.n	80021b2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	0f5b      	lsrs	r3, r3, #29
 80021a8:	075a      	lsls	r2, r3, #29
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d001      	beq.n	80021b6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e000      	b.n	80021b8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80021b6:	2300      	movs	r3, #0
}
 80021b8:	0018      	movs	r0, r3
 80021ba:	46bd      	mov	sp, r7
 80021bc:	b008      	add	sp, #32
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40021000 	.word	0x40021000
 80021c4:	40007000 	.word	0x40007000
 80021c8:	00001388 	.word	0x00001388
 80021cc:	efffffff 	.word	0xefffffff
 80021d0:	feffffff 	.word	0xfeffffff
 80021d4:	11c1808c 	.word	0x11c1808c
 80021d8:	eefefffc 	.word	0xeefefffc

080021dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d101      	bne.n	80021f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0e9      	b.n	80023c4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021f0:	4b76      	ldr	r3, [pc, #472]	; (80023cc <HAL_RCC_ClockConfig+0x1f0>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2207      	movs	r2, #7
 80021f6:	4013      	ands	r3, r2
 80021f8:	683a      	ldr	r2, [r7, #0]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d91e      	bls.n	800223c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fe:	4b73      	ldr	r3, [pc, #460]	; (80023cc <HAL_RCC_ClockConfig+0x1f0>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2207      	movs	r2, #7
 8002204:	4393      	bics	r3, r2
 8002206:	0019      	movs	r1, r3
 8002208:	4b70      	ldr	r3, [pc, #448]	; (80023cc <HAL_RCC_ClockConfig+0x1f0>)
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002210:	f7fe fece 	bl	8000fb0 <HAL_GetTick>
 8002214:	0003      	movs	r3, r0
 8002216:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002218:	e009      	b.n	800222e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800221a:	f7fe fec9 	bl	8000fb0 <HAL_GetTick>
 800221e:	0002      	movs	r2, r0
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	4a6a      	ldr	r2, [pc, #424]	; (80023d0 <HAL_RCC_ClockConfig+0x1f4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d901      	bls.n	800222e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e0ca      	b.n	80023c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800222e:	4b67      	ldr	r3, [pc, #412]	; (80023cc <HAL_RCC_ClockConfig+0x1f0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2207      	movs	r2, #7
 8002234:	4013      	ands	r3, r2
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	429a      	cmp	r2, r3
 800223a:	d1ee      	bne.n	800221a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2202      	movs	r2, #2
 8002242:	4013      	ands	r3, r2
 8002244:	d015      	beq.n	8002272 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2204      	movs	r2, #4
 800224c:	4013      	ands	r3, r2
 800224e:	d006      	beq.n	800225e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002250:	4b60      	ldr	r3, [pc, #384]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	4b5f      	ldr	r3, [pc, #380]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002256:	21e0      	movs	r1, #224	; 0xe0
 8002258:	01c9      	lsls	r1, r1, #7
 800225a:	430a      	orrs	r2, r1
 800225c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800225e:	4b5d      	ldr	r3, [pc, #372]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	4a5d      	ldr	r2, [pc, #372]	; (80023d8 <HAL_RCC_ClockConfig+0x1fc>)
 8002264:	4013      	ands	r3, r2
 8002266:	0019      	movs	r1, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	4b59      	ldr	r3, [pc, #356]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 800226e:	430a      	orrs	r2, r1
 8002270:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2201      	movs	r2, #1
 8002278:	4013      	ands	r3, r2
 800227a:	d057      	beq.n	800232c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d107      	bne.n	8002294 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002284:	4b53      	ldr	r3, [pc, #332]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	2380      	movs	r3, #128	; 0x80
 800228a:	029b      	lsls	r3, r3, #10
 800228c:	4013      	ands	r3, r2
 800228e:	d12b      	bne.n	80022e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e097      	b.n	80023c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2b02      	cmp	r3, #2
 800229a:	d107      	bne.n	80022ac <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800229c:	4b4d      	ldr	r3, [pc, #308]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	2380      	movs	r3, #128	; 0x80
 80022a2:	049b      	lsls	r3, r3, #18
 80022a4:	4013      	ands	r3, r2
 80022a6:	d11f      	bne.n	80022e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e08b      	b.n	80023c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d107      	bne.n	80022c4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022b4:	4b47      	ldr	r3, [pc, #284]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	2380      	movs	r3, #128	; 0x80
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4013      	ands	r3, r2
 80022be:	d113      	bne.n	80022e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e07f      	b.n	80023c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d106      	bne.n	80022da <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022cc:	4b41      	ldr	r3, [pc, #260]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 80022ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022d0:	2202      	movs	r2, #2
 80022d2:	4013      	ands	r3, r2
 80022d4:	d108      	bne.n	80022e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e074      	b.n	80023c4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022da:	4b3e      	ldr	r3, [pc, #248]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 80022dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022de:	2202      	movs	r2, #2
 80022e0:	4013      	ands	r3, r2
 80022e2:	d101      	bne.n	80022e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e06d      	b.n	80023c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022e8:	4b3a      	ldr	r3, [pc, #232]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	2207      	movs	r2, #7
 80022ee:	4393      	bics	r3, r2
 80022f0:	0019      	movs	r1, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	4b37      	ldr	r3, [pc, #220]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 80022f8:	430a      	orrs	r2, r1
 80022fa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022fc:	f7fe fe58 	bl	8000fb0 <HAL_GetTick>
 8002300:	0003      	movs	r3, r0
 8002302:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002304:	e009      	b.n	800231a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002306:	f7fe fe53 	bl	8000fb0 <HAL_GetTick>
 800230a:	0002      	movs	r2, r0
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	4a2f      	ldr	r2, [pc, #188]	; (80023d0 <HAL_RCC_ClockConfig+0x1f4>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d901      	bls.n	800231a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e054      	b.n	80023c4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231a:	4b2e      	ldr	r3, [pc, #184]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2238      	movs	r2, #56	; 0x38
 8002320:	401a      	ands	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	429a      	cmp	r2, r3
 800232a:	d1ec      	bne.n	8002306 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800232c:	4b27      	ldr	r3, [pc, #156]	; (80023cc <HAL_RCC_ClockConfig+0x1f0>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2207      	movs	r2, #7
 8002332:	4013      	ands	r3, r2
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	429a      	cmp	r2, r3
 8002338:	d21e      	bcs.n	8002378 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233a:	4b24      	ldr	r3, [pc, #144]	; (80023cc <HAL_RCC_ClockConfig+0x1f0>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2207      	movs	r2, #7
 8002340:	4393      	bics	r3, r2
 8002342:	0019      	movs	r1, r3
 8002344:	4b21      	ldr	r3, [pc, #132]	; (80023cc <HAL_RCC_ClockConfig+0x1f0>)
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	430a      	orrs	r2, r1
 800234a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800234c:	f7fe fe30 	bl	8000fb0 <HAL_GetTick>
 8002350:	0003      	movs	r3, r0
 8002352:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002354:	e009      	b.n	800236a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002356:	f7fe fe2b 	bl	8000fb0 <HAL_GetTick>
 800235a:	0002      	movs	r2, r0
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	4a1b      	ldr	r2, [pc, #108]	; (80023d0 <HAL_RCC_ClockConfig+0x1f4>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d901      	bls.n	800236a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e02c      	b.n	80023c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800236a:	4b18      	ldr	r3, [pc, #96]	; (80023cc <HAL_RCC_ClockConfig+0x1f0>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2207      	movs	r2, #7
 8002370:	4013      	ands	r3, r2
 8002372:	683a      	ldr	r2, [r7, #0]
 8002374:	429a      	cmp	r2, r3
 8002376:	d1ee      	bne.n	8002356 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2204      	movs	r2, #4
 800237e:	4013      	ands	r3, r2
 8002380:	d009      	beq.n	8002396 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002382:	4b14      	ldr	r3, [pc, #80]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	4a15      	ldr	r2, [pc, #84]	; (80023dc <HAL_RCC_ClockConfig+0x200>)
 8002388:	4013      	ands	r3, r2
 800238a:	0019      	movs	r1, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68da      	ldr	r2, [r3, #12]
 8002390:	4b10      	ldr	r3, [pc, #64]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002392:	430a      	orrs	r2, r1
 8002394:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002396:	f000 f829 	bl	80023ec <HAL_RCC_GetSysClockFreq>
 800239a:	0001      	movs	r1, r0
 800239c:	4b0d      	ldr	r3, [pc, #52]	; (80023d4 <HAL_RCC_ClockConfig+0x1f8>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	0a1b      	lsrs	r3, r3, #8
 80023a2:	220f      	movs	r2, #15
 80023a4:	401a      	ands	r2, r3
 80023a6:	4b0e      	ldr	r3, [pc, #56]	; (80023e0 <HAL_RCC_ClockConfig+0x204>)
 80023a8:	0092      	lsls	r2, r2, #2
 80023aa:	58d3      	ldr	r3, [r2, r3]
 80023ac:	221f      	movs	r2, #31
 80023ae:	4013      	ands	r3, r2
 80023b0:	000a      	movs	r2, r1
 80023b2:	40da      	lsrs	r2, r3
 80023b4:	4b0b      	ldr	r3, [pc, #44]	; (80023e4 <HAL_RCC_ClockConfig+0x208>)
 80023b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80023b8:	4b0b      	ldr	r3, [pc, #44]	; (80023e8 <HAL_RCC_ClockConfig+0x20c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	0018      	movs	r0, r3
 80023be:	f7fe fd9b 	bl	8000ef8 <HAL_InitTick>
 80023c2:	0003      	movs	r3, r0
}
 80023c4:	0018      	movs	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	b004      	add	sp, #16
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40022000 	.word	0x40022000
 80023d0:	00001388 	.word	0x00001388
 80023d4:	40021000 	.word	0x40021000
 80023d8:	fffff0ff 	.word	0xfffff0ff
 80023dc:	ffff8fff 	.word	0xffff8fff
 80023e0:	080055b8 	.word	0x080055b8
 80023e4:	20000008 	.word	0x20000008
 80023e8:	2000000c 	.word	0x2000000c

080023ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023f2:	4b3c      	ldr	r3, [pc, #240]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	2238      	movs	r2, #56	; 0x38
 80023f8:	4013      	ands	r3, r2
 80023fa:	d10f      	bne.n	800241c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80023fc:	4b39      	ldr	r3, [pc, #228]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	0adb      	lsrs	r3, r3, #11
 8002402:	2207      	movs	r2, #7
 8002404:	4013      	ands	r3, r2
 8002406:	2201      	movs	r2, #1
 8002408:	409a      	lsls	r2, r3
 800240a:	0013      	movs	r3, r2
 800240c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800240e:	6839      	ldr	r1, [r7, #0]
 8002410:	4835      	ldr	r0, [pc, #212]	; (80024e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002412:	f7fd fe89 	bl	8000128 <__udivsi3>
 8002416:	0003      	movs	r3, r0
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	e05d      	b.n	80024d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800241c:	4b31      	ldr	r3, [pc, #196]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	2238      	movs	r2, #56	; 0x38
 8002422:	4013      	ands	r3, r2
 8002424:	2b08      	cmp	r3, #8
 8002426:	d102      	bne.n	800242e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002428:	4b30      	ldr	r3, [pc, #192]	; (80024ec <HAL_RCC_GetSysClockFreq+0x100>)
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	e054      	b.n	80024d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800242e:	4b2d      	ldr	r3, [pc, #180]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	2238      	movs	r2, #56	; 0x38
 8002434:	4013      	ands	r3, r2
 8002436:	2b10      	cmp	r3, #16
 8002438:	d138      	bne.n	80024ac <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800243a:	4b2a      	ldr	r3, [pc, #168]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	2203      	movs	r2, #3
 8002440:	4013      	ands	r3, r2
 8002442:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002444:	4b27      	ldr	r3, [pc, #156]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	091b      	lsrs	r3, r3, #4
 800244a:	2207      	movs	r2, #7
 800244c:	4013      	ands	r3, r2
 800244e:	3301      	adds	r3, #1
 8002450:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2b03      	cmp	r3, #3
 8002456:	d10d      	bne.n	8002474 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002458:	68b9      	ldr	r1, [r7, #8]
 800245a:	4824      	ldr	r0, [pc, #144]	; (80024ec <HAL_RCC_GetSysClockFreq+0x100>)
 800245c:	f7fd fe64 	bl	8000128 <__udivsi3>
 8002460:	0003      	movs	r3, r0
 8002462:	0019      	movs	r1, r3
 8002464:	4b1f      	ldr	r3, [pc, #124]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	0a1b      	lsrs	r3, r3, #8
 800246a:	227f      	movs	r2, #127	; 0x7f
 800246c:	4013      	ands	r3, r2
 800246e:	434b      	muls	r3, r1
 8002470:	617b      	str	r3, [r7, #20]
        break;
 8002472:	e00d      	b.n	8002490 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002474:	68b9      	ldr	r1, [r7, #8]
 8002476:	481c      	ldr	r0, [pc, #112]	; (80024e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002478:	f7fd fe56 	bl	8000128 <__udivsi3>
 800247c:	0003      	movs	r3, r0
 800247e:	0019      	movs	r1, r3
 8002480:	4b18      	ldr	r3, [pc, #96]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	0a1b      	lsrs	r3, r3, #8
 8002486:	227f      	movs	r2, #127	; 0x7f
 8002488:	4013      	ands	r3, r2
 800248a:	434b      	muls	r3, r1
 800248c:	617b      	str	r3, [r7, #20]
        break;
 800248e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002490:	4b14      	ldr	r3, [pc, #80]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	0f5b      	lsrs	r3, r3, #29
 8002496:	2207      	movs	r2, #7
 8002498:	4013      	ands	r3, r2
 800249a:	3301      	adds	r3, #1
 800249c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800249e:	6879      	ldr	r1, [r7, #4]
 80024a0:	6978      	ldr	r0, [r7, #20]
 80024a2:	f7fd fe41 	bl	8000128 <__udivsi3>
 80024a6:	0003      	movs	r3, r0
 80024a8:	613b      	str	r3, [r7, #16]
 80024aa:	e015      	b.n	80024d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80024ac:	4b0d      	ldr	r3, [pc, #52]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	2238      	movs	r2, #56	; 0x38
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b20      	cmp	r3, #32
 80024b6:	d103      	bne.n	80024c0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80024b8:	2380      	movs	r3, #128	; 0x80
 80024ba:	021b      	lsls	r3, r3, #8
 80024bc:	613b      	str	r3, [r7, #16]
 80024be:	e00b      	b.n	80024d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80024c0:	4b08      	ldr	r3, [pc, #32]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	2238      	movs	r2, #56	; 0x38
 80024c6:	4013      	ands	r3, r2
 80024c8:	2b18      	cmp	r3, #24
 80024ca:	d103      	bne.n	80024d4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80024cc:	23fa      	movs	r3, #250	; 0xfa
 80024ce:	01db      	lsls	r3, r3, #7
 80024d0:	613b      	str	r3, [r7, #16]
 80024d2:	e001      	b.n	80024d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80024d8:	693b      	ldr	r3, [r7, #16]
}
 80024da:	0018      	movs	r0, r3
 80024dc:	46bd      	mov	sp, r7
 80024de:	b006      	add	sp, #24
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	46c0      	nop			; (mov r8, r8)
 80024e4:	40021000 	.word	0x40021000
 80024e8:	00f42400 	.word	0x00f42400
 80024ec:	007a1200 	.word	0x007a1200

080024f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024f4:	4b02      	ldr	r3, [pc, #8]	; (8002500 <HAL_RCC_GetHCLKFreq+0x10>)
 80024f6:	681b      	ldr	r3, [r3, #0]
}
 80024f8:	0018      	movs	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	46c0      	nop			; (mov r8, r8)
 8002500:	20000008 	.word	0x20000008

08002504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002504:	b5b0      	push	{r4, r5, r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002508:	f7ff fff2 	bl	80024f0 <HAL_RCC_GetHCLKFreq>
 800250c:	0004      	movs	r4, r0
 800250e:	f7ff fb3f 	bl	8001b90 <LL_RCC_GetAPB1Prescaler>
 8002512:	0003      	movs	r3, r0
 8002514:	0b1a      	lsrs	r2, r3, #12
 8002516:	4b05      	ldr	r3, [pc, #20]	; (800252c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002518:	0092      	lsls	r2, r2, #2
 800251a:	58d3      	ldr	r3, [r2, r3]
 800251c:	221f      	movs	r2, #31
 800251e:	4013      	ands	r3, r2
 8002520:	40dc      	lsrs	r4, r3
 8002522:	0023      	movs	r3, r4
}
 8002524:	0018      	movs	r0, r3
 8002526:	46bd      	mov	sp, r7
 8002528:	bdb0      	pop	{r4, r5, r7, pc}
 800252a:	46c0      	nop			; (mov r8, r8)
 800252c:	080055f8 	.word	0x080055f8

08002530 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b086      	sub	sp, #24
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002538:	2313      	movs	r3, #19
 800253a:	18fb      	adds	r3, r7, r3
 800253c:	2200      	movs	r2, #0
 800253e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002540:	2312      	movs	r3, #18
 8002542:	18fb      	adds	r3, r7, r3
 8002544:	2200      	movs	r2, #0
 8002546:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	2380      	movs	r3, #128	; 0x80
 800254e:	029b      	lsls	r3, r3, #10
 8002550:	4013      	ands	r3, r2
 8002552:	d100      	bne.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002554:	e0a3      	b.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002556:	2011      	movs	r0, #17
 8002558:	183b      	adds	r3, r7, r0
 800255a:	2200      	movs	r2, #0
 800255c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800255e:	4bc3      	ldr	r3, [pc, #780]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002560:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002562:	2380      	movs	r3, #128	; 0x80
 8002564:	055b      	lsls	r3, r3, #21
 8002566:	4013      	ands	r3, r2
 8002568:	d110      	bne.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800256a:	4bc0      	ldr	r3, [pc, #768]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800256c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800256e:	4bbf      	ldr	r3, [pc, #764]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002570:	2180      	movs	r1, #128	; 0x80
 8002572:	0549      	lsls	r1, r1, #21
 8002574:	430a      	orrs	r2, r1
 8002576:	63da      	str	r2, [r3, #60]	; 0x3c
 8002578:	4bbc      	ldr	r3, [pc, #752]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800257a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800257c:	2380      	movs	r3, #128	; 0x80
 800257e:	055b      	lsls	r3, r3, #21
 8002580:	4013      	ands	r3, r2
 8002582:	60bb      	str	r3, [r7, #8]
 8002584:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002586:	183b      	adds	r3, r7, r0
 8002588:	2201      	movs	r2, #1
 800258a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800258c:	4bb8      	ldr	r3, [pc, #736]	; (8002870 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4bb7      	ldr	r3, [pc, #732]	; (8002870 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002592:	2180      	movs	r1, #128	; 0x80
 8002594:	0049      	lsls	r1, r1, #1
 8002596:	430a      	orrs	r2, r1
 8002598:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800259a:	f7fe fd09 	bl	8000fb0 <HAL_GetTick>
 800259e:	0003      	movs	r3, r0
 80025a0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025a2:	e00b      	b.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025a4:	f7fe fd04 	bl	8000fb0 <HAL_GetTick>
 80025a8:	0002      	movs	r2, r0
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d904      	bls.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80025b2:	2313      	movs	r3, #19
 80025b4:	18fb      	adds	r3, r7, r3
 80025b6:	2203      	movs	r2, #3
 80025b8:	701a      	strb	r2, [r3, #0]
        break;
 80025ba:	e005      	b.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025bc:	4bac      	ldr	r3, [pc, #688]	; (8002870 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	2380      	movs	r3, #128	; 0x80
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	4013      	ands	r3, r2
 80025c6:	d0ed      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80025c8:	2313      	movs	r3, #19
 80025ca:	18fb      	adds	r3, r7, r3
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d154      	bne.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80025d2:	4ba6      	ldr	r3, [pc, #664]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025d4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80025d6:	23c0      	movs	r3, #192	; 0xc0
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4013      	ands	r3, r2
 80025dc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d019      	beq.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d014      	beq.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80025ee:	4b9f      	ldr	r3, [pc, #636]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025f2:	4aa0      	ldr	r2, [pc, #640]	; (8002874 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80025f4:	4013      	ands	r3, r2
 80025f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80025f8:	4b9c      	ldr	r3, [pc, #624]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80025fc:	4b9b      	ldr	r3, [pc, #620]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025fe:	2180      	movs	r1, #128	; 0x80
 8002600:	0249      	lsls	r1, r1, #9
 8002602:	430a      	orrs	r2, r1
 8002604:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002606:	4b99      	ldr	r3, [pc, #612]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002608:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800260a:	4b98      	ldr	r3, [pc, #608]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800260c:	499a      	ldr	r1, [pc, #616]	; (8002878 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800260e:	400a      	ands	r2, r1
 8002610:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002612:	4b96      	ldr	r3, [pc, #600]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002614:	697a      	ldr	r2, [r7, #20]
 8002616:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	2201      	movs	r2, #1
 800261c:	4013      	ands	r3, r2
 800261e:	d016      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002620:	f7fe fcc6 	bl	8000fb0 <HAL_GetTick>
 8002624:	0003      	movs	r3, r0
 8002626:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002628:	e00c      	b.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800262a:	f7fe fcc1 	bl	8000fb0 <HAL_GetTick>
 800262e:	0002      	movs	r2, r0
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	4a91      	ldr	r2, [pc, #580]	; (800287c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d904      	bls.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800263a:	2313      	movs	r3, #19
 800263c:	18fb      	adds	r3, r7, r3
 800263e:	2203      	movs	r2, #3
 8002640:	701a      	strb	r2, [r3, #0]
            break;
 8002642:	e004      	b.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002644:	4b89      	ldr	r3, [pc, #548]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002648:	2202      	movs	r2, #2
 800264a:	4013      	ands	r3, r2
 800264c:	d0ed      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800264e:	2313      	movs	r3, #19
 8002650:	18fb      	adds	r3, r7, r3
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d10a      	bne.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002658:	4b84      	ldr	r3, [pc, #528]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800265a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800265c:	4a85      	ldr	r2, [pc, #532]	; (8002874 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800265e:	4013      	ands	r3, r2
 8002660:	0019      	movs	r1, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002666:	4b81      	ldr	r3, [pc, #516]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002668:	430a      	orrs	r2, r1
 800266a:	65da      	str	r2, [r3, #92]	; 0x5c
 800266c:	e00c      	b.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800266e:	2312      	movs	r3, #18
 8002670:	18fb      	adds	r3, r7, r3
 8002672:	2213      	movs	r2, #19
 8002674:	18ba      	adds	r2, r7, r2
 8002676:	7812      	ldrb	r2, [r2, #0]
 8002678:	701a      	strb	r2, [r3, #0]
 800267a:	e005      	b.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800267c:	2312      	movs	r3, #18
 800267e:	18fb      	adds	r3, r7, r3
 8002680:	2213      	movs	r2, #19
 8002682:	18ba      	adds	r2, r7, r2
 8002684:	7812      	ldrb	r2, [r2, #0]
 8002686:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002688:	2311      	movs	r3, #17
 800268a:	18fb      	adds	r3, r7, r3
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d105      	bne.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002692:	4b76      	ldr	r3, [pc, #472]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002694:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002696:	4b75      	ldr	r3, [pc, #468]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002698:	4979      	ldr	r1, [pc, #484]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800269a:	400a      	ands	r2, r1
 800269c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2201      	movs	r2, #1
 80026a4:	4013      	ands	r3, r2
 80026a6:	d009      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026a8:	4b70      	ldr	r3, [pc, #448]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ac:	2203      	movs	r2, #3
 80026ae:	4393      	bics	r3, r2
 80026b0:	0019      	movs	r1, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	4b6d      	ldr	r3, [pc, #436]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026b8:	430a      	orrs	r2, r1
 80026ba:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2202      	movs	r2, #2
 80026c2:	4013      	ands	r3, r2
 80026c4:	d009      	beq.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026c6:	4b69      	ldr	r3, [pc, #420]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ca:	220c      	movs	r2, #12
 80026cc:	4393      	bics	r3, r2
 80026ce:	0019      	movs	r1, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	4b65      	ldr	r3, [pc, #404]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026d6:	430a      	orrs	r2, r1
 80026d8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2210      	movs	r2, #16
 80026e0:	4013      	ands	r3, r2
 80026e2:	d009      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026e4:	4b61      	ldr	r3, [pc, #388]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e8:	4a66      	ldr	r2, [pc, #408]	; (8002884 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80026ea:	4013      	ands	r3, r2
 80026ec:	0019      	movs	r1, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	4b5e      	ldr	r3, [pc, #376]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026f4:	430a      	orrs	r2, r1
 80026f6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	2380      	movs	r3, #128	; 0x80
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4013      	ands	r3, r2
 8002702:	d009      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002704:	4b59      	ldr	r3, [pc, #356]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002708:	4a5f      	ldr	r2, [pc, #380]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800270a:	4013      	ands	r3, r2
 800270c:	0019      	movs	r1, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	699a      	ldr	r2, [r3, #24]
 8002712:	4b56      	ldr	r3, [pc, #344]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002714:	430a      	orrs	r2, r1
 8002716:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	2380      	movs	r3, #128	; 0x80
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	4013      	ands	r3, r2
 8002722:	d009      	beq.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002724:	4b51      	ldr	r3, [pc, #324]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002728:	4a58      	ldr	r2, [pc, #352]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800272a:	4013      	ands	r3, r2
 800272c:	0019      	movs	r1, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69da      	ldr	r2, [r3, #28]
 8002732:	4b4e      	ldr	r3, [pc, #312]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002734:	430a      	orrs	r2, r1
 8002736:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2220      	movs	r2, #32
 800273e:	4013      	ands	r3, r2
 8002740:	d009      	beq.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002742:	4b4a      	ldr	r3, [pc, #296]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002746:	4a52      	ldr	r2, [pc, #328]	; (8002890 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002748:	4013      	ands	r3, r2
 800274a:	0019      	movs	r1, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	691a      	ldr	r2, [r3, #16]
 8002750:	4b46      	ldr	r3, [pc, #280]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002752:	430a      	orrs	r2, r1
 8002754:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	2380      	movs	r3, #128	; 0x80
 800275c:	01db      	lsls	r3, r3, #7
 800275e:	4013      	ands	r3, r2
 8002760:	d015      	beq.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002762:	4b42      	ldr	r3, [pc, #264]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	0899      	lsrs	r1, r3, #2
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a1a      	ldr	r2, [r3, #32]
 800276e:	4b3f      	ldr	r3, [pc, #252]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002770:	430a      	orrs	r2, r1
 8002772:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a1a      	ldr	r2, [r3, #32]
 8002778:	2380      	movs	r3, #128	; 0x80
 800277a:	05db      	lsls	r3, r3, #23
 800277c:	429a      	cmp	r2, r3
 800277e:	d106      	bne.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002780:	4b3a      	ldr	r3, [pc, #232]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002782:	68da      	ldr	r2, [r3, #12]
 8002784:	4b39      	ldr	r3, [pc, #228]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002786:	2180      	movs	r1, #128	; 0x80
 8002788:	0249      	lsls	r1, r1, #9
 800278a:	430a      	orrs	r2, r1
 800278c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	2380      	movs	r3, #128	; 0x80
 8002794:	031b      	lsls	r3, r3, #12
 8002796:	4013      	ands	r3, r2
 8002798:	d009      	beq.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800279a:	4b34      	ldr	r3, [pc, #208]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800279c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800279e:	2240      	movs	r2, #64	; 0x40
 80027a0:	4393      	bics	r3, r2
 80027a2:	0019      	movs	r1, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027a8:	4b30      	ldr	r3, [pc, #192]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027aa:	430a      	orrs	r2, r1
 80027ac:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	2380      	movs	r3, #128	; 0x80
 80027b4:	039b      	lsls	r3, r3, #14
 80027b6:	4013      	ands	r3, r2
 80027b8:	d016      	beq.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80027ba:	4b2c      	ldr	r3, [pc, #176]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027be:	4a35      	ldr	r2, [pc, #212]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80027c0:	4013      	ands	r3, r2
 80027c2:	0019      	movs	r1, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027c8:	4b28      	ldr	r3, [pc, #160]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027ca:	430a      	orrs	r2, r1
 80027cc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027d2:	2380      	movs	r3, #128	; 0x80
 80027d4:	03db      	lsls	r3, r3, #15
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d106      	bne.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80027da:	4b24      	ldr	r3, [pc, #144]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	4b23      	ldr	r3, [pc, #140]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027e0:	2180      	movs	r1, #128	; 0x80
 80027e2:	0449      	lsls	r1, r1, #17
 80027e4:	430a      	orrs	r2, r1
 80027e6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	2380      	movs	r3, #128	; 0x80
 80027ee:	03db      	lsls	r3, r3, #15
 80027f0:	4013      	ands	r3, r2
 80027f2:	d016      	beq.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80027f4:	4b1d      	ldr	r3, [pc, #116]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f8:	4a27      	ldr	r2, [pc, #156]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80027fa:	4013      	ands	r3, r2
 80027fc:	0019      	movs	r1, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002802:	4b1a      	ldr	r3, [pc, #104]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002804:	430a      	orrs	r2, r1
 8002806:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800280c:	2380      	movs	r3, #128	; 0x80
 800280e:	045b      	lsls	r3, r3, #17
 8002810:	429a      	cmp	r2, r3
 8002812:	d106      	bne.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002814:	4b15      	ldr	r3, [pc, #84]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002816:	68da      	ldr	r2, [r3, #12]
 8002818:	4b14      	ldr	r3, [pc, #80]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800281a:	2180      	movs	r1, #128	; 0x80
 800281c:	0449      	lsls	r1, r1, #17
 800281e:	430a      	orrs	r2, r1
 8002820:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	2380      	movs	r3, #128	; 0x80
 8002828:	011b      	lsls	r3, r3, #4
 800282a:	4013      	ands	r3, r2
 800282c:	d016      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800282e:	4b0f      	ldr	r3, [pc, #60]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002832:	4a1a      	ldr	r2, [pc, #104]	; (800289c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002834:	4013      	ands	r3, r2
 8002836:	0019      	movs	r1, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	695a      	ldr	r2, [r3, #20]
 800283c:	4b0b      	ldr	r3, [pc, #44]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800283e:	430a      	orrs	r2, r1
 8002840:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	695a      	ldr	r2, [r3, #20]
 8002846:	2380      	movs	r3, #128	; 0x80
 8002848:	01db      	lsls	r3, r3, #7
 800284a:	429a      	cmp	r2, r3
 800284c:	d106      	bne.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800284e:	4b07      	ldr	r3, [pc, #28]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002850:	68da      	ldr	r2, [r3, #12]
 8002852:	4b06      	ldr	r3, [pc, #24]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002854:	2180      	movs	r1, #128	; 0x80
 8002856:	0249      	lsls	r1, r1, #9
 8002858:	430a      	orrs	r2, r1
 800285a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800285c:	2312      	movs	r3, #18
 800285e:	18fb      	adds	r3, r7, r3
 8002860:	781b      	ldrb	r3, [r3, #0]
}
 8002862:	0018      	movs	r0, r3
 8002864:	46bd      	mov	sp, r7
 8002866:	b006      	add	sp, #24
 8002868:	bd80      	pop	{r7, pc}
 800286a:	46c0      	nop			; (mov r8, r8)
 800286c:	40021000 	.word	0x40021000
 8002870:	40007000 	.word	0x40007000
 8002874:	fffffcff 	.word	0xfffffcff
 8002878:	fffeffff 	.word	0xfffeffff
 800287c:	00001388 	.word	0x00001388
 8002880:	efffffff 	.word	0xefffffff
 8002884:	fffff3ff 	.word	0xfffff3ff
 8002888:	fff3ffff 	.word	0xfff3ffff
 800288c:	ffcfffff 	.word	0xffcfffff
 8002890:	ffffcfff 	.word	0xffffcfff
 8002894:	ffbfffff 	.word	0xffbfffff
 8002898:	feffffff 	.word	0xfeffffff
 800289c:	ffff3fff 	.word	0xffff3fff

080028a0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80028a0:	b5b0      	push	{r4, r5, r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80028a8:	230f      	movs	r3, #15
 80028aa:	18fb      	adds	r3, r7, r3
 80028ac:	2201      	movs	r2, #1
 80028ae:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d100      	bne.n	80028b8 <HAL_RTC_Init+0x18>
 80028b6:	e08c      	b.n	80029d2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2229      	movs	r2, #41	; 0x29
 80028bc:	5c9b      	ldrb	r3, [r3, r2]
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d10b      	bne.n	80028dc <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2228      	movs	r2, #40	; 0x28
 80028c8:	2100      	movs	r1, #0
 80028ca:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2288      	movs	r2, #136	; 0x88
 80028d0:	0212      	lsls	r2, r2, #8
 80028d2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	0018      	movs	r0, r3
 80028d8:	f7fe f93c 	bl	8000b54 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2229      	movs	r2, #41	; 0x29
 80028e0:	2102      	movs	r1, #2
 80028e2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	2210      	movs	r2, #16
 80028ec:	4013      	ands	r3, r2
 80028ee:	2b10      	cmp	r3, #16
 80028f0:	d062      	beq.n	80029b8 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	22ca      	movs	r2, #202	; 0xca
 80028f8:	625a      	str	r2, [r3, #36]	; 0x24
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2253      	movs	r2, #83	; 0x53
 8002900:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002902:	250f      	movs	r5, #15
 8002904:	197c      	adds	r4, r7, r5
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	0018      	movs	r0, r3
 800290a:	f000 f892 	bl	8002a32 <RTC_EnterInitMode>
 800290e:	0003      	movs	r3, r0
 8002910:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8002912:	0028      	movs	r0, r5
 8002914:	183b      	adds	r3, r7, r0
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d12c      	bne.n	8002976 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	699a      	ldr	r2, [r3, #24]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	492e      	ldr	r1, [pc, #184]	; (80029e0 <HAL_RTC_Init+0x140>)
 8002928:	400a      	ands	r2, r1
 800292a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6999      	ldr	r1, [r3, #24]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	69db      	ldr	r3, [r3, #28]
 8002940:	431a      	orrs	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	6912      	ldr	r2, [r2, #16]
 8002952:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6919      	ldr	r1, [r3, #16]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	041a      	lsls	r2, r3, #16
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002968:	183c      	adds	r4, r7, r0
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	0018      	movs	r0, r3
 800296e:	f000 f8a3 	bl	8002ab8 <RTC_ExitInitMode>
 8002972:	0003      	movs	r3, r0
 8002974:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8002976:	230f      	movs	r3, #15
 8002978:	18fb      	adds	r3, r7, r3
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d116      	bne.n	80029ae <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699a      	ldr	r2, [r3, #24]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	00d2      	lsls	r2, r2, #3
 800298c:	08d2      	lsrs	r2, r2, #3
 800298e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6999      	ldr	r1, [r3, #24]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	431a      	orrs	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	431a      	orrs	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	22ff      	movs	r2, #255	; 0xff
 80029b4:	625a      	str	r2, [r3, #36]	; 0x24
 80029b6:	e003      	b.n	80029c0 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80029b8:	230f      	movs	r3, #15
 80029ba:	18fb      	adds	r3, r7, r3
 80029bc:	2200      	movs	r2, #0
 80029be:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80029c0:	230f      	movs	r3, #15
 80029c2:	18fb      	adds	r3, r7, r3
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d103      	bne.n	80029d2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2229      	movs	r2, #41	; 0x29
 80029ce:	2101      	movs	r1, #1
 80029d0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80029d2:	230f      	movs	r3, #15
 80029d4:	18fb      	adds	r3, r7, r3
 80029d6:	781b      	ldrb	r3, [r3, #0]
}
 80029d8:	0018      	movs	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	b004      	add	sp, #16
 80029de:	bdb0      	pop	{r4, r5, r7, pc}
 80029e0:	fb8fffbf 	.word	0xfb8fffbf

080029e4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68da      	ldr	r2, [r3, #12]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	21a0      	movs	r1, #160	; 0xa0
 80029f8:	438a      	bics	r2, r1
 80029fa:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80029fc:	f7fe fad8 	bl	8000fb0 <HAL_GetTick>
 8002a00:	0003      	movs	r3, r0
 8002a02:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002a04:	e00a      	b.n	8002a1c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002a06:	f7fe fad3 	bl	8000fb0 <HAL_GetTick>
 8002a0a:	0002      	movs	r2, r0
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	1ad2      	subs	r2, r2, r3
 8002a10:	23fa      	movs	r3, #250	; 0xfa
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d901      	bls.n	8002a1c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e006      	b.n	8002a2a <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	2220      	movs	r2, #32
 8002a24:	4013      	ands	r3, r2
 8002a26:	d0ee      	beq.n	8002a06 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	b004      	add	sp, #16
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b084      	sub	sp, #16
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8002a3a:	230f      	movs	r3, #15
 8002a3c:	18fb      	adds	r3, r7, r3
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	2240      	movs	r2, #64	; 0x40
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	d12c      	bne.n	8002aa8 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68da      	ldr	r2, [r3, #12]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2180      	movs	r1, #128	; 0x80
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002a5e:	f7fe faa7 	bl	8000fb0 <HAL_GetTick>
 8002a62:	0003      	movs	r3, r0
 8002a64:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002a66:	e014      	b.n	8002a92 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8002a68:	f7fe faa2 	bl	8000fb0 <HAL_GetTick>
 8002a6c:	0002      	movs	r2, r0
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	1ad2      	subs	r2, r2, r3
 8002a72:	200f      	movs	r0, #15
 8002a74:	183b      	adds	r3, r7, r0
 8002a76:	1839      	adds	r1, r7, r0
 8002a78:	7809      	ldrb	r1, [r1, #0]
 8002a7a:	7019      	strb	r1, [r3, #0]
 8002a7c:	23fa      	movs	r3, #250	; 0xfa
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d906      	bls.n	8002a92 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8002a84:	183b      	adds	r3, r7, r0
 8002a86:	2203      	movs	r2, #3
 8002a88:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2229      	movs	r2, #41	; 0x29
 8002a8e:	2103      	movs	r1, #3
 8002a90:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	2240      	movs	r2, #64	; 0x40
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	d104      	bne.n	8002aa8 <RTC_EnterInitMode+0x76>
 8002a9e:	230f      	movs	r3, #15
 8002aa0:	18fb      	adds	r3, r7, r3
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b03      	cmp	r3, #3
 8002aa6:	d1df      	bne.n	8002a68 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002aa8:	230f      	movs	r3, #15
 8002aaa:	18fb      	adds	r3, r7, r3
 8002aac:	781b      	ldrb	r3, [r3, #0]
}
 8002aae:	0018      	movs	r0, r3
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	b004      	add	sp, #16
 8002ab4:	bd80      	pop	{r7, pc}
	...

08002ab8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002ab8:	b590      	push	{r4, r7, lr}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac0:	240f      	movs	r4, #15
 8002ac2:	193b      	adds	r3, r7, r4
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8002ac8:	4b1c      	ldr	r3, [pc, #112]	; (8002b3c <RTC_ExitInitMode+0x84>)
 8002aca:	68da      	ldr	r2, [r3, #12]
 8002acc:	4b1b      	ldr	r3, [pc, #108]	; (8002b3c <RTC_ExitInitMode+0x84>)
 8002ace:	2180      	movs	r1, #128	; 0x80
 8002ad0:	438a      	bics	r2, r1
 8002ad2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002ad4:	4b19      	ldr	r3, [pc, #100]	; (8002b3c <RTC_ExitInitMode+0x84>)
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	4013      	ands	r3, r2
 8002adc:	d10d      	bne.n	8002afa <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	f7ff ff7f 	bl	80029e4 <HAL_RTC_WaitForSynchro>
 8002ae6:	1e03      	subs	r3, r0, #0
 8002ae8:	d021      	beq.n	8002b2e <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2229      	movs	r2, #41	; 0x29
 8002aee:	2103      	movs	r1, #3
 8002af0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002af2:	193b      	adds	r3, r7, r4
 8002af4:	2203      	movs	r2, #3
 8002af6:	701a      	strb	r2, [r3, #0]
 8002af8:	e019      	b.n	8002b2e <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002afa:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <RTC_ExitInitMode+0x84>)
 8002afc:	699a      	ldr	r2, [r3, #24]
 8002afe:	4b0f      	ldr	r3, [pc, #60]	; (8002b3c <RTC_ExitInitMode+0x84>)
 8002b00:	2120      	movs	r1, #32
 8002b02:	438a      	bics	r2, r1
 8002b04:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	0018      	movs	r0, r3
 8002b0a:	f7ff ff6b 	bl	80029e4 <HAL_RTC_WaitForSynchro>
 8002b0e:	1e03      	subs	r3, r0, #0
 8002b10:	d007      	beq.n	8002b22 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2229      	movs	r2, #41	; 0x29
 8002b16:	2103      	movs	r1, #3
 8002b18:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002b1a:	230f      	movs	r3, #15
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	2203      	movs	r2, #3
 8002b20:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002b22:	4b06      	ldr	r3, [pc, #24]	; (8002b3c <RTC_ExitInitMode+0x84>)
 8002b24:	699a      	ldr	r2, [r3, #24]
 8002b26:	4b05      	ldr	r3, [pc, #20]	; (8002b3c <RTC_ExitInitMode+0x84>)
 8002b28:	2120      	movs	r1, #32
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	619a      	str	r2, [r3, #24]
  }

  return status;
 8002b2e:	230f      	movs	r3, #15
 8002b30:	18fb      	adds	r3, r7, r3
 8002b32:	781b      	ldrb	r3, [r3, #0]
}
 8002b34:	0018      	movs	r0, r3
 8002b36:	46bd      	mov	sp, r7
 8002b38:	b005      	add	sp, #20
 8002b3a:	bd90      	pop	{r4, r7, pc}
 8002b3c:	40002800 	.word	0x40002800

08002b40 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2228      	movs	r2, #40	; 0x28
 8002b50:	5c9b      	ldrb	r3, [r3, r2]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d101      	bne.n	8002b5a <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8002b56:	2302      	movs	r3, #2
 8002b58:	e082      	b.n	8002c60 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2228      	movs	r2, #40	; 0x28
 8002b5e:	2101      	movs	r1, #1
 8002b60:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2229      	movs	r2, #41	; 0x29
 8002b66:	2102      	movs	r1, #2
 8002b68:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	22ca      	movs	r2, #202	; 0xca
 8002b70:	625a      	str	r2, [r3, #36]	; 0x24
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2253      	movs	r2, #83	; 0x53
 8002b78:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	699a      	ldr	r2, [r3, #24]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4938      	ldr	r1, [pc, #224]	; (8002c68 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 8002b86:	400a      	ands	r2, r1
 8002b88:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2104      	movs	r1, #4
 8002b96:	430a      	orrs	r2, r1
 8002b98:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8002b9a:	4b34      	ldr	r3, [pc, #208]	; (8002c6c <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	2240      	movs	r2, #64	; 0x40
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	d121      	bne.n	8002be8 <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 8002ba4:	f7fe fa04 	bl	8000fb0 <HAL_GetTick>
 8002ba8:	0003      	movs	r3, r0
 8002baa:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002bac:	e016      	b.n	8002bdc <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002bae:	f7fe f9ff 	bl	8000fb0 <HAL_GetTick>
 8002bb2:	0002      	movs	r2, r0
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	1ad2      	subs	r2, r2, r3
 8002bb8:	23fa      	movs	r3, #250	; 0xfa
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d90d      	bls.n	8002bdc <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	22ff      	movs	r2, #255	; 0xff
 8002bc6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2229      	movs	r2, #41	; 0x29
 8002bcc:	2103      	movs	r1, #3
 8002bce:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2228      	movs	r2, #40	; 0x28
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e041      	b.n	8002c60 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	2204      	movs	r2, #4
 8002be4:	4013      	ands	r3, r2
 8002be6:	d0e2      	beq.n	8002bae <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68ba      	ldr	r2, [r7, #8]
 8002bee:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	699a      	ldr	r2, [r3, #24]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2107      	movs	r1, #7
 8002bfc:	438a      	bics	r2, r1
 8002bfe:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6999      	ldr	r1, [r3, #24]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8002c10:	4a17      	ldr	r2, [pc, #92]	; (8002c70 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8002c12:	2380      	movs	r3, #128	; 0x80
 8002c14:	58d3      	ldr	r3, [r2, r3]
 8002c16:	4916      	ldr	r1, [pc, #88]	; (8002c70 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8002c18:	2280      	movs	r2, #128	; 0x80
 8002c1a:	0312      	lsls	r2, r2, #12
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	2280      	movs	r2, #128	; 0x80
 8002c20:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	699a      	ldr	r2, [r3, #24]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2180      	movs	r1, #128	; 0x80
 8002c2e:	01c9      	lsls	r1, r1, #7
 8002c30:	430a      	orrs	r2, r1
 8002c32:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	699a      	ldr	r2, [r3, #24]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2180      	movs	r1, #128	; 0x80
 8002c40:	00c9      	lsls	r1, r1, #3
 8002c42:	430a      	orrs	r2, r1
 8002c44:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	22ff      	movs	r2, #255	; 0xff
 8002c4c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2229      	movs	r2, #41	; 0x29
 8002c52:	2101      	movs	r1, #1
 8002c54:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2228      	movs	r2, #40	; 0x28
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	0018      	movs	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	b006      	add	sp, #24
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	fffffbff 	.word	0xfffffbff
 8002c6c:	40002800 	.word	0x40002800
 8002c70:	40021800 	.word	0x40021800

08002c74 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c82:	2204      	movs	r2, #4
 8002c84:	4013      	ands	r3, r2
 8002c86:	d00b      	beq.n	8002ca0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2104      	movs	r1, #4
 8002c94:	430a      	orrs	r2, r1
 8002c96:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	f000 f808 	bl	8002cb0 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2229      	movs	r2, #41	; 0x29
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	5499      	strb	r1, [r3, r2]
}
 8002ca8:	46c0      	nop			; (mov r8, r8)
 8002caa:	46bd      	mov	sp, r7
 8002cac:	b002      	add	sp, #8
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8002cb8:	46c0      	nop			; (mov r8, r8)
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	b002      	add	sp, #8
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e04a      	b.n	8002d68 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	223d      	movs	r2, #61	; 0x3d
 8002cd6:	5c9b      	ldrb	r3, [r3, r2]
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d107      	bne.n	8002cee <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	223c      	movs	r2, #60	; 0x3c
 8002ce2:	2100      	movs	r1, #0
 8002ce4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f7fd ff79 	bl	8000be0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	223d      	movs	r2, #61	; 0x3d
 8002cf2:	2102      	movs	r1, #2
 8002cf4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	3304      	adds	r3, #4
 8002cfe:	0019      	movs	r1, r3
 8002d00:	0010      	movs	r0, r2
 8002d02:	f000 fa11 	bl	8003128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2248      	movs	r2, #72	; 0x48
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	223e      	movs	r2, #62	; 0x3e
 8002d12:	2101      	movs	r1, #1
 8002d14:	5499      	strb	r1, [r3, r2]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	223f      	movs	r2, #63	; 0x3f
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	5499      	strb	r1, [r3, r2]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2240      	movs	r2, #64	; 0x40
 8002d22:	2101      	movs	r1, #1
 8002d24:	5499      	strb	r1, [r3, r2]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2241      	movs	r2, #65	; 0x41
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	5499      	strb	r1, [r3, r2]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2242      	movs	r2, #66	; 0x42
 8002d32:	2101      	movs	r1, #1
 8002d34:	5499      	strb	r1, [r3, r2]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2243      	movs	r2, #67	; 0x43
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2244      	movs	r2, #68	; 0x44
 8002d42:	2101      	movs	r1, #1
 8002d44:	5499      	strb	r1, [r3, r2]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2245      	movs	r2, #69	; 0x45
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	5499      	strb	r1, [r3, r2]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2246      	movs	r2, #70	; 0x46
 8002d52:	2101      	movs	r1, #1
 8002d54:	5499      	strb	r1, [r3, r2]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2247      	movs	r2, #71	; 0x47
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	223d      	movs	r2, #61	; 0x3d
 8002d62:	2101      	movs	r1, #1
 8002d64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	0018      	movs	r0, r3
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	b002      	add	sp, #8
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	223d      	movs	r2, #61	; 0x3d
 8002d7c:	5c9b      	ldrb	r3, [r3, r2]
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d001      	beq.n	8002d88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e042      	b.n	8002e0e <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	223d      	movs	r2, #61	; 0x3d
 8002d8c:	2102      	movs	r1, #2
 8002d8e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a1c      	ldr	r2, [pc, #112]	; (8002e18 <HAL_TIM_Base_Start_IT+0xa8>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d00f      	beq.n	8002dca <HAL_TIM_Base_Start_IT+0x5a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	2380      	movs	r3, #128	; 0x80
 8002db0:	05db      	lsls	r3, r3, #23
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d009      	beq.n	8002dca <HAL_TIM_Base_Start_IT+0x5a>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a18      	ldr	r2, [pc, #96]	; (8002e1c <HAL_TIM_Base_Start_IT+0xac>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d004      	beq.n	8002dca <HAL_TIM_Base_Start_IT+0x5a>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a16      	ldr	r2, [pc, #88]	; (8002e20 <HAL_TIM_Base_Start_IT+0xb0>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d116      	bne.n	8002df8 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	4a14      	ldr	r2, [pc, #80]	; (8002e24 <HAL_TIM_Base_Start_IT+0xb4>)
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2b06      	cmp	r3, #6
 8002dda:	d016      	beq.n	8002e0a <HAL_TIM_Base_Start_IT+0x9a>
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	2380      	movs	r3, #128	; 0x80
 8002de0:	025b      	lsls	r3, r3, #9
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d011      	beq.n	8002e0a <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2101      	movs	r1, #1
 8002df2:	430a      	orrs	r2, r1
 8002df4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002df6:	e008      	b.n	8002e0a <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2101      	movs	r1, #1
 8002e04:	430a      	orrs	r2, r1
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	e000      	b.n	8002e0c <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e0a:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	0018      	movs	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	b004      	add	sp, #16
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	46c0      	nop			; (mov r8, r8)
 8002e18:	40012c00 	.word	0x40012c00
 8002e1c:	40000400 	.word	0x40000400
 8002e20:	40014000 	.word	0x40014000
 8002e24:	00010007 	.word	0x00010007

08002e28 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68da      	ldr	r2, [r3, #12]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	438a      	bics	r2, r1
 8002e3e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6a1b      	ldr	r3, [r3, #32]
 8002e46:	4a0d      	ldr	r2, [pc, #52]	; (8002e7c <HAL_TIM_Base_Stop_IT+0x54>)
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d10d      	bne.n	8002e68 <HAL_TIM_Base_Stop_IT+0x40>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6a1b      	ldr	r3, [r3, #32]
 8002e52:	4a0b      	ldr	r2, [pc, #44]	; (8002e80 <HAL_TIM_Base_Stop_IT+0x58>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	d107      	bne.n	8002e68 <HAL_TIM_Base_Stop_IT+0x40>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2101      	movs	r1, #1
 8002e64:	438a      	bics	r2, r1
 8002e66:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	223d      	movs	r2, #61	; 0x3d
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	0018      	movs	r0, r3
 8002e74:	46bd      	mov	sp, r7
 8002e76:	b002      	add	sp, #8
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	46c0      	nop			; (mov r8, r8)
 8002e7c:	00001111 	.word	0x00001111
 8002e80:	00000444 	.word	0x00000444

08002e84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	691b      	ldr	r3, [r3, #16]
 8002e92:	2202      	movs	r2, #2
 8002e94:	4013      	ands	r3, r2
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d124      	bne.n	8002ee4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d11d      	bne.n	8002ee4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2203      	movs	r2, #3
 8002eae:	4252      	negs	r2, r2
 8002eb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	2203      	movs	r2, #3
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	d004      	beq.n	8002ece <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	f000 f916 	bl	80030f8 <HAL_TIM_IC_CaptureCallback>
 8002ecc:	e007      	b.n	8002ede <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	f000 f909 	bl	80030e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f000 f915 	bl	8003108 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	2204      	movs	r2, #4
 8002eec:	4013      	ands	r3, r2
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d125      	bne.n	8002f3e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	2204      	movs	r2, #4
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b04      	cmp	r3, #4
 8002efe:	d11e      	bne.n	8002f3e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2205      	movs	r2, #5
 8002f06:	4252      	negs	r2, r2
 8002f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2202      	movs	r2, #2
 8002f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	699a      	ldr	r2, [r3, #24]
 8002f16:	23c0      	movs	r3, #192	; 0xc0
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d004      	beq.n	8002f28 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	0018      	movs	r0, r3
 8002f22:	f000 f8e9 	bl	80030f8 <HAL_TIM_IC_CaptureCallback>
 8002f26:	e007      	b.n	8002f38 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f000 f8dc 	bl	80030e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	0018      	movs	r0, r3
 8002f34:	f000 f8e8 	bl	8003108 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	2208      	movs	r2, #8
 8002f46:	4013      	ands	r3, r2
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d124      	bne.n	8002f96 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	2208      	movs	r2, #8
 8002f54:	4013      	ands	r3, r2
 8002f56:	2b08      	cmp	r3, #8
 8002f58:	d11d      	bne.n	8002f96 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2209      	movs	r2, #9
 8002f60:	4252      	negs	r2, r2
 8002f62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2204      	movs	r2, #4
 8002f68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	69db      	ldr	r3, [r3, #28]
 8002f70:	2203      	movs	r2, #3
 8002f72:	4013      	ands	r3, r2
 8002f74:	d004      	beq.n	8002f80 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	0018      	movs	r0, r3
 8002f7a:	f000 f8bd 	bl	80030f8 <HAL_TIM_IC_CaptureCallback>
 8002f7e:	e007      	b.n	8002f90 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	0018      	movs	r0, r3
 8002f84:	f000 f8b0 	bl	80030e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	f000 f8bc 	bl	8003108 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	2210      	movs	r2, #16
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	2b10      	cmp	r3, #16
 8002fa2:	d125      	bne.n	8002ff0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	2210      	movs	r2, #16
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b10      	cmp	r3, #16
 8002fb0:	d11e      	bne.n	8002ff0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2211      	movs	r2, #17
 8002fb8:	4252      	negs	r2, r2
 8002fba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2208      	movs	r2, #8
 8002fc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	69da      	ldr	r2, [r3, #28]
 8002fc8:	23c0      	movs	r3, #192	; 0xc0
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4013      	ands	r3, r2
 8002fce:	d004      	beq.n	8002fda <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	f000 f890 	bl	80030f8 <HAL_TIM_IC_CaptureCallback>
 8002fd8:	e007      	b.n	8002fea <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f000 f883 	bl	80030e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	f000 f88f 	bl	8003108 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d10f      	bne.n	800301e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	2201      	movs	r2, #1
 8003006:	4013      	ands	r3, r2
 8003008:	2b01      	cmp	r3, #1
 800300a:	d108      	bne.n	800301e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2202      	movs	r2, #2
 8003012:	4252      	negs	r2, r2
 8003014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	0018      	movs	r0, r3
 800301a:	f7fd fd57 	bl	8000acc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	2280      	movs	r2, #128	; 0x80
 8003026:	4013      	ands	r3, r2
 8003028:	2b80      	cmp	r3, #128	; 0x80
 800302a:	d10f      	bne.n	800304c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	2280      	movs	r2, #128	; 0x80
 8003034:	4013      	ands	r3, r2
 8003036:	2b80      	cmp	r3, #128	; 0x80
 8003038:	d108      	bne.n	800304c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2281      	movs	r2, #129	; 0x81
 8003040:	4252      	negs	r2, r2
 8003042:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	0018      	movs	r0, r3
 8003048:	f000 f8f6 	bl	8003238 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	691a      	ldr	r2, [r3, #16]
 8003052:	2380      	movs	r3, #128	; 0x80
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	401a      	ands	r2, r3
 8003058:	2380      	movs	r3, #128	; 0x80
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	429a      	cmp	r2, r3
 800305e:	d10e      	bne.n	800307e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	2280      	movs	r2, #128	; 0x80
 8003068:	4013      	ands	r3, r2
 800306a:	2b80      	cmp	r3, #128	; 0x80
 800306c:	d107      	bne.n	800307e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a1c      	ldr	r2, [pc, #112]	; (80030e4 <HAL_TIM_IRQHandler+0x260>)
 8003074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	0018      	movs	r0, r3
 800307a:	f000 f8e5 	bl	8003248 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	2240      	movs	r2, #64	; 0x40
 8003086:	4013      	ands	r3, r2
 8003088:	2b40      	cmp	r3, #64	; 0x40
 800308a:	d10f      	bne.n	80030ac <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	2240      	movs	r2, #64	; 0x40
 8003094:	4013      	ands	r3, r2
 8003096:	2b40      	cmp	r3, #64	; 0x40
 8003098:	d108      	bne.n	80030ac <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2241      	movs	r2, #65	; 0x41
 80030a0:	4252      	negs	r2, r2
 80030a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	0018      	movs	r0, r3
 80030a8:	f000 f836 	bl	8003118 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	2220      	movs	r2, #32
 80030b4:	4013      	ands	r3, r2
 80030b6:	2b20      	cmp	r3, #32
 80030b8:	d10f      	bne.n	80030da <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	2220      	movs	r2, #32
 80030c2:	4013      	ands	r3, r2
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d108      	bne.n	80030da <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2221      	movs	r2, #33	; 0x21
 80030ce:	4252      	negs	r2, r2
 80030d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	0018      	movs	r0, r3
 80030d6:	f000 f8a7 	bl	8003228 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030da:	46c0      	nop			; (mov r8, r8)
 80030dc:	46bd      	mov	sp, r7
 80030de:	b002      	add	sp, #8
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	fffffeff 	.word	0xfffffeff

080030e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030f0:	46c0      	nop			; (mov r8, r8)
 80030f2:	46bd      	mov	sp, r7
 80030f4:	b002      	add	sp, #8
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003100:	46c0      	nop			; (mov r8, r8)
 8003102:	46bd      	mov	sp, r7
 8003104:	b002      	add	sp, #8
 8003106:	bd80      	pop	{r7, pc}

08003108 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003110:	46c0      	nop			; (mov r8, r8)
 8003112:	46bd      	mov	sp, r7
 8003114:	b002      	add	sp, #8
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003120:	46c0      	nop			; (mov r8, r8)
 8003122:	46bd      	mov	sp, r7
 8003124:	b002      	add	sp, #8
 8003126:	bd80      	pop	{r7, pc}

08003128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	4a34      	ldr	r2, [pc, #208]	; (800320c <TIM_Base_SetConfig+0xe4>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d008      	beq.n	8003152 <TIM_Base_SetConfig+0x2a>
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	2380      	movs	r3, #128	; 0x80
 8003144:	05db      	lsls	r3, r3, #23
 8003146:	429a      	cmp	r2, r3
 8003148:	d003      	beq.n	8003152 <TIM_Base_SetConfig+0x2a>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a30      	ldr	r2, [pc, #192]	; (8003210 <TIM_Base_SetConfig+0xe8>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d108      	bne.n	8003164 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2270      	movs	r2, #112	; 0x70
 8003156:	4393      	bics	r3, r2
 8003158:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	68fa      	ldr	r2, [r7, #12]
 8003160:	4313      	orrs	r3, r2
 8003162:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a29      	ldr	r2, [pc, #164]	; (800320c <TIM_Base_SetConfig+0xe4>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d018      	beq.n	800319e <TIM_Base_SetConfig+0x76>
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	2380      	movs	r3, #128	; 0x80
 8003170:	05db      	lsls	r3, r3, #23
 8003172:	429a      	cmp	r2, r3
 8003174:	d013      	beq.n	800319e <TIM_Base_SetConfig+0x76>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a25      	ldr	r2, [pc, #148]	; (8003210 <TIM_Base_SetConfig+0xe8>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d00f      	beq.n	800319e <TIM_Base_SetConfig+0x76>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a24      	ldr	r2, [pc, #144]	; (8003214 <TIM_Base_SetConfig+0xec>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d00b      	beq.n	800319e <TIM_Base_SetConfig+0x76>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a23      	ldr	r2, [pc, #140]	; (8003218 <TIM_Base_SetConfig+0xf0>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d007      	beq.n	800319e <TIM_Base_SetConfig+0x76>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a22      	ldr	r2, [pc, #136]	; (800321c <TIM_Base_SetConfig+0xf4>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d003      	beq.n	800319e <TIM_Base_SetConfig+0x76>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a21      	ldr	r2, [pc, #132]	; (8003220 <TIM_Base_SetConfig+0xf8>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d108      	bne.n	80031b0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	4a20      	ldr	r2, [pc, #128]	; (8003224 <TIM_Base_SetConfig+0xfc>)
 80031a2:	4013      	ands	r3, r2
 80031a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2280      	movs	r2, #128	; 0x80
 80031b4:	4393      	bics	r3, r2
 80031b6:	001a      	movs	r2, r3
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	695b      	ldr	r3, [r3, #20]
 80031bc:	4313      	orrs	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	689a      	ldr	r2, [r3, #8]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a0c      	ldr	r2, [pc, #48]	; (800320c <TIM_Base_SetConfig+0xe4>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d00b      	beq.n	80031f6 <TIM_Base_SetConfig+0xce>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a0d      	ldr	r2, [pc, #52]	; (8003218 <TIM_Base_SetConfig+0xf0>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d007      	beq.n	80031f6 <TIM_Base_SetConfig+0xce>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a0c      	ldr	r2, [pc, #48]	; (800321c <TIM_Base_SetConfig+0xf4>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d003      	beq.n	80031f6 <TIM_Base_SetConfig+0xce>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a0b      	ldr	r2, [pc, #44]	; (8003220 <TIM_Base_SetConfig+0xf8>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d103      	bne.n	80031fe <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	691a      	ldr	r2, [r3, #16]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2201      	movs	r2, #1
 8003202:	615a      	str	r2, [r3, #20]
}
 8003204:	46c0      	nop			; (mov r8, r8)
 8003206:	46bd      	mov	sp, r7
 8003208:	b004      	add	sp, #16
 800320a:	bd80      	pop	{r7, pc}
 800320c:	40012c00 	.word	0x40012c00
 8003210:	40000400 	.word	0x40000400
 8003214:	40002000 	.word	0x40002000
 8003218:	40014000 	.word	0x40014000
 800321c:	40014400 	.word	0x40014400
 8003220:	40014800 	.word	0x40014800
 8003224:	fffffcff 	.word	0xfffffcff

08003228 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003230:	46c0      	nop			; (mov r8, r8)
 8003232:	46bd      	mov	sp, r7
 8003234:	b002      	add	sp, #8
 8003236:	bd80      	pop	{r7, pc}

08003238 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003240:	46c0      	nop			; (mov r8, r8)
 8003242:	46bd      	mov	sp, r7
 8003244:	b002      	add	sp, #8
 8003246:	bd80      	pop	{r7, pc}

08003248 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003250:	46c0      	nop			; (mov r8, r8)
 8003252:	46bd      	mov	sp, r7
 8003254:	b002      	add	sp, #8
 8003256:	bd80      	pop	{r7, pc}

08003258 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e046      	b.n	80032f8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2288      	movs	r2, #136	; 0x88
 800326e:	589b      	ldr	r3, [r3, r2]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d107      	bne.n	8003284 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2284      	movs	r2, #132	; 0x84
 8003278:	2100      	movs	r1, #0
 800327a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	0018      	movs	r0, r3
 8003280:	f7fd fcd6 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2288      	movs	r2, #136	; 0x88
 8003288:	2124      	movs	r1, #36	; 0x24
 800328a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2101      	movs	r1, #1
 8003298:	438a      	bics	r2, r1
 800329a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	0018      	movs	r0, r3
 80032a0:	f000 fc12 	bl	8003ac8 <UART_SetConfig>
 80032a4:	0003      	movs	r3, r0
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d101      	bne.n	80032ae <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e024      	b.n	80032f8 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d003      	beq.n	80032be <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	0018      	movs	r0, r3
 80032ba:	f000 fec3 	bl	8004044 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	490d      	ldr	r1, [pc, #52]	; (8003300 <HAL_UART_Init+0xa8>)
 80032ca:	400a      	ands	r2, r1
 80032cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	689a      	ldr	r2, [r3, #8]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	212a      	movs	r1, #42	; 0x2a
 80032da:	438a      	bics	r2, r1
 80032dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2101      	movs	r1, #1
 80032ea:	430a      	orrs	r2, r1
 80032ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	0018      	movs	r0, r3
 80032f2:	f000 ff5b 	bl	80041ac <UART_CheckIdleState>
 80032f6:	0003      	movs	r3, r0
}
 80032f8:	0018      	movs	r0, r3
 80032fa:	46bd      	mov	sp, r7
 80032fc:	b002      	add	sp, #8
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	ffffb7ff 	.word	0xffffb7ff

08003304 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08a      	sub	sp, #40	; 0x28
 8003308:	af02      	add	r7, sp, #8
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	603b      	str	r3, [r7, #0]
 8003310:	1dbb      	adds	r3, r7, #6
 8003312:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2288      	movs	r2, #136	; 0x88
 8003318:	589b      	ldr	r3, [r3, r2]
 800331a:	2b20      	cmp	r3, #32
 800331c:	d000      	beq.n	8003320 <HAL_UART_Transmit+0x1c>
 800331e:	e088      	b.n	8003432 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_UART_Transmit+0x2a>
 8003326:	1dbb      	adds	r3, r7, #6
 8003328:	881b      	ldrh	r3, [r3, #0]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e080      	b.n	8003434 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	689a      	ldr	r2, [r3, #8]
 8003336:	2380      	movs	r3, #128	; 0x80
 8003338:	015b      	lsls	r3, r3, #5
 800333a:	429a      	cmp	r2, r3
 800333c:	d109      	bne.n	8003352 <HAL_UART_Transmit+0x4e>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d105      	bne.n	8003352 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	2201      	movs	r2, #1
 800334a:	4013      	ands	r3, r2
 800334c:	d001      	beq.n	8003352 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e070      	b.n	8003434 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2290      	movs	r2, #144	; 0x90
 8003356:	2100      	movs	r1, #0
 8003358:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2288      	movs	r2, #136	; 0x88
 800335e:	2121      	movs	r1, #33	; 0x21
 8003360:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003362:	f7fd fe25 	bl	8000fb0 <HAL_GetTick>
 8003366:	0003      	movs	r3, r0
 8003368:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	1dba      	adds	r2, r7, #6
 800336e:	2154      	movs	r1, #84	; 0x54
 8003370:	8812      	ldrh	r2, [r2, #0]
 8003372:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	1dba      	adds	r2, r7, #6
 8003378:	2156      	movs	r1, #86	; 0x56
 800337a:	8812      	ldrh	r2, [r2, #0]
 800337c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	2380      	movs	r3, #128	; 0x80
 8003384:	015b      	lsls	r3, r3, #5
 8003386:	429a      	cmp	r2, r3
 8003388:	d108      	bne.n	800339c <HAL_UART_Transmit+0x98>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d104      	bne.n	800339c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003392:	2300      	movs	r3, #0
 8003394:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	61bb      	str	r3, [r7, #24]
 800339a:	e003      	b.n	80033a4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033a0:	2300      	movs	r3, #0
 80033a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033a4:	e02c      	b.n	8003400 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	9300      	str	r3, [sp, #0]
 80033ae:	0013      	movs	r3, r2
 80033b0:	2200      	movs	r2, #0
 80033b2:	2180      	movs	r1, #128	; 0x80
 80033b4:	f000 ff48 	bl	8004248 <UART_WaitOnFlagUntilTimeout>
 80033b8:	1e03      	subs	r3, r0, #0
 80033ba:	d001      	beq.n	80033c0 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e039      	b.n	8003434 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10b      	bne.n	80033de <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	881b      	ldrh	r3, [r3, #0]
 80033ca:	001a      	movs	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	05d2      	lsls	r2, r2, #23
 80033d2:	0dd2      	lsrs	r2, r2, #23
 80033d4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	3302      	adds	r3, #2
 80033da:	61bb      	str	r3, [r7, #24]
 80033dc:	e007      	b.n	80033ee <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	781a      	ldrb	r2, [r3, #0]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	3301      	adds	r3, #1
 80033ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2256      	movs	r2, #86	; 0x56
 80033f2:	5a9b      	ldrh	r3, [r3, r2]
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	3b01      	subs	r3, #1
 80033f8:	b299      	uxth	r1, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2256      	movs	r2, #86	; 0x56
 80033fe:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2256      	movs	r2, #86	; 0x56
 8003404:	5a9b      	ldrh	r3, [r3, r2]
 8003406:	b29b      	uxth	r3, r3
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1cc      	bne.n	80033a6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	9300      	str	r3, [sp, #0]
 8003414:	0013      	movs	r3, r2
 8003416:	2200      	movs	r2, #0
 8003418:	2140      	movs	r1, #64	; 0x40
 800341a:	f000 ff15 	bl	8004248 <UART_WaitOnFlagUntilTimeout>
 800341e:	1e03      	subs	r3, r0, #0
 8003420:	d001      	beq.n	8003426 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e006      	b.n	8003434 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2288      	movs	r2, #136	; 0x88
 800342a:	2120      	movs	r1, #32
 800342c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800342e:	2300      	movs	r3, #0
 8003430:	e000      	b.n	8003434 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8003432:	2302      	movs	r3, #2
  }
}
 8003434:	0018      	movs	r0, r3
 8003436:	46bd      	mov	sp, r7
 8003438:	b008      	add	sp, #32
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800343c:	b5b0      	push	{r4, r5, r7, lr}
 800343e:	b0aa      	sub	sp, #168	; 0xa8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	22a4      	movs	r2, #164	; 0xa4
 800344c:	18b9      	adds	r1, r7, r2
 800344e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	20a0      	movs	r0, #160	; 0xa0
 8003458:	1839      	adds	r1, r7, r0
 800345a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	249c      	movs	r4, #156	; 0x9c
 8003464:	1939      	adds	r1, r7, r4
 8003466:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003468:	0011      	movs	r1, r2
 800346a:	18bb      	adds	r3, r7, r2
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4aa2      	ldr	r2, [pc, #648]	; (80036f8 <HAL_UART_IRQHandler+0x2bc>)
 8003470:	4013      	ands	r3, r2
 8003472:	2298      	movs	r2, #152	; 0x98
 8003474:	18bd      	adds	r5, r7, r2
 8003476:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8003478:	18bb      	adds	r3, r7, r2
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d11a      	bne.n	80034b6 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003480:	187b      	adds	r3, r7, r1
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2220      	movs	r2, #32
 8003486:	4013      	ands	r3, r2
 8003488:	d015      	beq.n	80034b6 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800348a:	183b      	adds	r3, r7, r0
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2220      	movs	r2, #32
 8003490:	4013      	ands	r3, r2
 8003492:	d105      	bne.n	80034a0 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003494:	193b      	adds	r3, r7, r4
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	2380      	movs	r3, #128	; 0x80
 800349a:	055b      	lsls	r3, r3, #21
 800349c:	4013      	ands	r3, r2
 800349e:	d00a      	beq.n	80034b6 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d100      	bne.n	80034aa <HAL_UART_IRQHandler+0x6e>
 80034a8:	e2dc      	b.n	8003a64 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	0010      	movs	r0, r2
 80034b2:	4798      	blx	r3
      }
      return;
 80034b4:	e2d6      	b.n	8003a64 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80034b6:	2398      	movs	r3, #152	; 0x98
 80034b8:	18fb      	adds	r3, r7, r3
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d100      	bne.n	80034c2 <HAL_UART_IRQHandler+0x86>
 80034c0:	e122      	b.n	8003708 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80034c2:	239c      	movs	r3, #156	; 0x9c
 80034c4:	18fb      	adds	r3, r7, r3
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a8c      	ldr	r2, [pc, #560]	; (80036fc <HAL_UART_IRQHandler+0x2c0>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	d106      	bne.n	80034dc <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80034ce:	23a0      	movs	r3, #160	; 0xa0
 80034d0:	18fb      	adds	r3, r7, r3
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a8a      	ldr	r2, [pc, #552]	; (8003700 <HAL_UART_IRQHandler+0x2c4>)
 80034d6:	4013      	ands	r3, r2
 80034d8:	d100      	bne.n	80034dc <HAL_UART_IRQHandler+0xa0>
 80034da:	e115      	b.n	8003708 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80034dc:	23a4      	movs	r3, #164	; 0xa4
 80034de:	18fb      	adds	r3, r7, r3
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2201      	movs	r2, #1
 80034e4:	4013      	ands	r3, r2
 80034e6:	d012      	beq.n	800350e <HAL_UART_IRQHandler+0xd2>
 80034e8:	23a0      	movs	r3, #160	; 0xa0
 80034ea:	18fb      	adds	r3, r7, r3
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	2380      	movs	r3, #128	; 0x80
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	4013      	ands	r3, r2
 80034f4:	d00b      	beq.n	800350e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2201      	movs	r2, #1
 80034fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2290      	movs	r2, #144	; 0x90
 8003502:	589b      	ldr	r3, [r3, r2]
 8003504:	2201      	movs	r2, #1
 8003506:	431a      	orrs	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2190      	movs	r1, #144	; 0x90
 800350c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800350e:	23a4      	movs	r3, #164	; 0xa4
 8003510:	18fb      	adds	r3, r7, r3
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2202      	movs	r2, #2
 8003516:	4013      	ands	r3, r2
 8003518:	d011      	beq.n	800353e <HAL_UART_IRQHandler+0x102>
 800351a:	239c      	movs	r3, #156	; 0x9c
 800351c:	18fb      	adds	r3, r7, r3
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2201      	movs	r2, #1
 8003522:	4013      	ands	r3, r2
 8003524:	d00b      	beq.n	800353e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2202      	movs	r2, #2
 800352c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2290      	movs	r2, #144	; 0x90
 8003532:	589b      	ldr	r3, [r3, r2]
 8003534:	2204      	movs	r2, #4
 8003536:	431a      	orrs	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2190      	movs	r1, #144	; 0x90
 800353c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800353e:	23a4      	movs	r3, #164	; 0xa4
 8003540:	18fb      	adds	r3, r7, r3
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2204      	movs	r2, #4
 8003546:	4013      	ands	r3, r2
 8003548:	d011      	beq.n	800356e <HAL_UART_IRQHandler+0x132>
 800354a:	239c      	movs	r3, #156	; 0x9c
 800354c:	18fb      	adds	r3, r7, r3
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2201      	movs	r2, #1
 8003552:	4013      	ands	r3, r2
 8003554:	d00b      	beq.n	800356e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2204      	movs	r2, #4
 800355c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2290      	movs	r2, #144	; 0x90
 8003562:	589b      	ldr	r3, [r3, r2]
 8003564:	2202      	movs	r2, #2
 8003566:	431a      	orrs	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2190      	movs	r1, #144	; 0x90
 800356c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800356e:	23a4      	movs	r3, #164	; 0xa4
 8003570:	18fb      	adds	r3, r7, r3
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2208      	movs	r2, #8
 8003576:	4013      	ands	r3, r2
 8003578:	d017      	beq.n	80035aa <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800357a:	23a0      	movs	r3, #160	; 0xa0
 800357c:	18fb      	adds	r3, r7, r3
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2220      	movs	r2, #32
 8003582:	4013      	ands	r3, r2
 8003584:	d105      	bne.n	8003592 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003586:	239c      	movs	r3, #156	; 0x9c
 8003588:	18fb      	adds	r3, r7, r3
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a5b      	ldr	r2, [pc, #364]	; (80036fc <HAL_UART_IRQHandler+0x2c0>)
 800358e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003590:	d00b      	beq.n	80035aa <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2208      	movs	r2, #8
 8003598:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2290      	movs	r2, #144	; 0x90
 800359e:	589b      	ldr	r3, [r3, r2]
 80035a0:	2208      	movs	r2, #8
 80035a2:	431a      	orrs	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2190      	movs	r1, #144	; 0x90
 80035a8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80035aa:	23a4      	movs	r3, #164	; 0xa4
 80035ac:	18fb      	adds	r3, r7, r3
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	2380      	movs	r3, #128	; 0x80
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	4013      	ands	r3, r2
 80035b6:	d013      	beq.n	80035e0 <HAL_UART_IRQHandler+0x1a4>
 80035b8:	23a0      	movs	r3, #160	; 0xa0
 80035ba:	18fb      	adds	r3, r7, r3
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	2380      	movs	r3, #128	; 0x80
 80035c0:	04db      	lsls	r3, r3, #19
 80035c2:	4013      	ands	r3, r2
 80035c4:	d00c      	beq.n	80035e0 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2280      	movs	r2, #128	; 0x80
 80035cc:	0112      	lsls	r2, r2, #4
 80035ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2290      	movs	r2, #144	; 0x90
 80035d4:	589b      	ldr	r3, [r3, r2]
 80035d6:	2220      	movs	r2, #32
 80035d8:	431a      	orrs	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2190      	movs	r1, #144	; 0x90
 80035de:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2290      	movs	r2, #144	; 0x90
 80035e4:	589b      	ldr	r3, [r3, r2]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d100      	bne.n	80035ec <HAL_UART_IRQHandler+0x1b0>
 80035ea:	e23d      	b.n	8003a68 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80035ec:	23a4      	movs	r3, #164	; 0xa4
 80035ee:	18fb      	adds	r3, r7, r3
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2220      	movs	r2, #32
 80035f4:	4013      	ands	r3, r2
 80035f6:	d015      	beq.n	8003624 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80035f8:	23a0      	movs	r3, #160	; 0xa0
 80035fa:	18fb      	adds	r3, r7, r3
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2220      	movs	r2, #32
 8003600:	4013      	ands	r3, r2
 8003602:	d106      	bne.n	8003612 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003604:	239c      	movs	r3, #156	; 0x9c
 8003606:	18fb      	adds	r3, r7, r3
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	2380      	movs	r3, #128	; 0x80
 800360c:	055b      	lsls	r3, r3, #21
 800360e:	4013      	ands	r3, r2
 8003610:	d008      	beq.n	8003624 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003616:	2b00      	cmp	r3, #0
 8003618:	d004      	beq.n	8003624 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	0010      	movs	r0, r2
 8003622:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2290      	movs	r2, #144	; 0x90
 8003628:	589b      	ldr	r3, [r3, r2]
 800362a:	2194      	movs	r1, #148	; 0x94
 800362c:	187a      	adds	r2, r7, r1
 800362e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	2240      	movs	r2, #64	; 0x40
 8003638:	4013      	ands	r3, r2
 800363a:	2b40      	cmp	r3, #64	; 0x40
 800363c:	d004      	beq.n	8003648 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800363e:	187b      	adds	r3, r7, r1
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2228      	movs	r2, #40	; 0x28
 8003644:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003646:	d04c      	beq.n	80036e2 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	0018      	movs	r0, r3
 800364c:	f000 ffaa 	bl	80045a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	2240      	movs	r2, #64	; 0x40
 8003658:	4013      	ands	r3, r2
 800365a:	2b40      	cmp	r3, #64	; 0x40
 800365c:	d13c      	bne.n	80036d8 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800365e:	f3ef 8310 	mrs	r3, PRIMASK
 8003662:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003664:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003666:	2090      	movs	r0, #144	; 0x90
 8003668:	183a      	adds	r2, r7, r0
 800366a:	6013      	str	r3, [r2, #0]
 800366c:	2301      	movs	r3, #1
 800366e:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003670:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003672:	f383 8810 	msr	PRIMASK, r3
}
 8003676:	46c0      	nop			; (mov r8, r8)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2140      	movs	r1, #64	; 0x40
 8003684:	438a      	bics	r2, r1
 8003686:	609a      	str	r2, [r3, #8]
 8003688:	183b      	adds	r3, r7, r0
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800368e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003690:	f383 8810 	msr	PRIMASK, r3
}
 8003694:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2280      	movs	r2, #128	; 0x80
 800369a:	589b      	ldr	r3, [r3, r2]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d016      	beq.n	80036ce <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2280      	movs	r2, #128	; 0x80
 80036a4:	589b      	ldr	r3, [r3, r2]
 80036a6:	4a17      	ldr	r2, [pc, #92]	; (8003704 <HAL_UART_IRQHandler+0x2c8>)
 80036a8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2280      	movs	r2, #128	; 0x80
 80036ae:	589b      	ldr	r3, [r3, r2]
 80036b0:	0018      	movs	r0, r3
 80036b2:	f7fd fed7 	bl	8001464 <HAL_DMA_Abort_IT>
 80036b6:	1e03      	subs	r3, r0, #0
 80036b8:	d01c      	beq.n	80036f4 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2280      	movs	r2, #128	; 0x80
 80036be:	589b      	ldr	r3, [r3, r2]
 80036c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	2180      	movs	r1, #128	; 0x80
 80036c6:	5852      	ldr	r2, [r2, r1]
 80036c8:	0010      	movs	r0, r2
 80036ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036cc:	e012      	b.n	80036f4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	0018      	movs	r0, r3
 80036d2:	f000 f9f1 	bl	8003ab8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036d6:	e00d      	b.n	80036f4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	0018      	movs	r0, r3
 80036dc:	f000 f9ec 	bl	8003ab8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036e0:	e008      	b.n	80036f4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	0018      	movs	r0, r3
 80036e6:	f000 f9e7 	bl	8003ab8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2290      	movs	r2, #144	; 0x90
 80036ee:	2100      	movs	r1, #0
 80036f0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80036f2:	e1b9      	b.n	8003a68 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036f4:	46c0      	nop			; (mov r8, r8)
    return;
 80036f6:	e1b7      	b.n	8003a68 <HAL_UART_IRQHandler+0x62c>
 80036f8:	0000080f 	.word	0x0000080f
 80036fc:	10000001 	.word	0x10000001
 8003700:	04000120 	.word	0x04000120
 8003704:	08004869 	.word	0x08004869

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800370c:	2b01      	cmp	r3, #1
 800370e:	d000      	beq.n	8003712 <HAL_UART_IRQHandler+0x2d6>
 8003710:	e13e      	b.n	8003990 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003712:	23a4      	movs	r3, #164	; 0xa4
 8003714:	18fb      	adds	r3, r7, r3
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2210      	movs	r2, #16
 800371a:	4013      	ands	r3, r2
 800371c:	d100      	bne.n	8003720 <HAL_UART_IRQHandler+0x2e4>
 800371e:	e137      	b.n	8003990 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003720:	23a0      	movs	r3, #160	; 0xa0
 8003722:	18fb      	adds	r3, r7, r3
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2210      	movs	r2, #16
 8003728:	4013      	ands	r3, r2
 800372a:	d100      	bne.n	800372e <HAL_UART_IRQHandler+0x2f2>
 800372c:	e130      	b.n	8003990 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2210      	movs	r2, #16
 8003734:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	2240      	movs	r2, #64	; 0x40
 800373e:	4013      	ands	r3, r2
 8003740:	2b40      	cmp	r3, #64	; 0x40
 8003742:	d000      	beq.n	8003746 <HAL_UART_IRQHandler+0x30a>
 8003744:	e0a4      	b.n	8003890 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2280      	movs	r2, #128	; 0x80
 800374a:	589b      	ldr	r3, [r3, r2]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	217e      	movs	r1, #126	; 0x7e
 8003752:	187b      	adds	r3, r7, r1
 8003754:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003756:	187b      	adds	r3, r7, r1
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d100      	bne.n	8003760 <HAL_UART_IRQHandler+0x324>
 800375e:	e185      	b.n	8003a6c <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	225c      	movs	r2, #92	; 0x5c
 8003764:	5a9b      	ldrh	r3, [r3, r2]
 8003766:	187a      	adds	r2, r7, r1
 8003768:	8812      	ldrh	r2, [r2, #0]
 800376a:	429a      	cmp	r2, r3
 800376c:	d300      	bcc.n	8003770 <HAL_UART_IRQHandler+0x334>
 800376e:	e17d      	b.n	8003a6c <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	187a      	adds	r2, r7, r1
 8003774:	215e      	movs	r1, #94	; 0x5e
 8003776:	8812      	ldrh	r2, [r2, #0]
 8003778:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2280      	movs	r2, #128	; 0x80
 800377e:	589b      	ldr	r3, [r3, r2]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2220      	movs	r2, #32
 8003786:	4013      	ands	r3, r2
 8003788:	d170      	bne.n	800386c <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800378a:	f3ef 8310 	mrs	r3, PRIMASK
 800378e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003792:	67bb      	str	r3, [r7, #120]	; 0x78
 8003794:	2301      	movs	r3, #1
 8003796:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800379a:	f383 8810 	msr	PRIMASK, r3
}
 800379e:	46c0      	nop			; (mov r8, r8)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	49b4      	ldr	r1, [pc, #720]	; (8003a7c <HAL_UART_IRQHandler+0x640>)
 80037ac:	400a      	ands	r2, r1
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037b2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037b6:	f383 8810 	msr	PRIMASK, r3
}
 80037ba:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037bc:	f3ef 8310 	mrs	r3, PRIMASK
 80037c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80037c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037c4:	677b      	str	r3, [r7, #116]	; 0x74
 80037c6:	2301      	movs	r3, #1
 80037c8:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037cc:	f383 8810 	msr	PRIMASK, r3
}
 80037d0:	46c0      	nop			; (mov r8, r8)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2101      	movs	r1, #1
 80037de:	438a      	bics	r2, r1
 80037e0:	609a      	str	r2, [r3, #8]
 80037e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037e4:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037e8:	f383 8810 	msr	PRIMASK, r3
}
 80037ec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037ee:	f3ef 8310 	mrs	r3, PRIMASK
 80037f2:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80037f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037f6:	673b      	str	r3, [r7, #112]	; 0x70
 80037f8:	2301      	movs	r3, #1
 80037fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037fe:	f383 8810 	msr	PRIMASK, r3
}
 8003802:	46c0      	nop			; (mov r8, r8)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2140      	movs	r1, #64	; 0x40
 8003810:	438a      	bics	r2, r1
 8003812:	609a      	str	r2, [r3, #8]
 8003814:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003816:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003818:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800381a:	f383 8810 	msr	PRIMASK, r3
}
 800381e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	228c      	movs	r2, #140	; 0x8c
 8003824:	2120      	movs	r1, #32
 8003826:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800382e:	f3ef 8310 	mrs	r3, PRIMASK
 8003832:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003834:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003836:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003838:	2301      	movs	r3, #1
 800383a:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800383c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800383e:	f383 8810 	msr	PRIMASK, r3
}
 8003842:	46c0      	nop			; (mov r8, r8)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2110      	movs	r1, #16
 8003850:	438a      	bics	r2, r1
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003856:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003858:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800385a:	f383 8810 	msr	PRIMASK, r3
}
 800385e:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2280      	movs	r2, #128	; 0x80
 8003864:	589b      	ldr	r3, [r3, r2]
 8003866:	0018      	movs	r0, r3
 8003868:	f7fd fd9a 	bl	80013a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2202      	movs	r2, #2
 8003870:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	225c      	movs	r2, #92	; 0x5c
 8003876:	5a9a      	ldrh	r2, [r3, r2]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	215e      	movs	r1, #94	; 0x5e
 800387c:	5a5b      	ldrh	r3, [r3, r1]
 800387e:	b29b      	uxth	r3, r3
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	b29a      	uxth	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	0011      	movs	r1, r2
 8003888:	0018      	movs	r0, r3
 800388a:	f7fd f901 	bl	8000a90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800388e:	e0ed      	b.n	8003a6c <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	225c      	movs	r2, #92	; 0x5c
 8003894:	5a99      	ldrh	r1, [r3, r2]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	225e      	movs	r2, #94	; 0x5e
 800389a:	5a9b      	ldrh	r3, [r3, r2]
 800389c:	b29a      	uxth	r2, r3
 800389e:	208e      	movs	r0, #142	; 0x8e
 80038a0:	183b      	adds	r3, r7, r0
 80038a2:	1a8a      	subs	r2, r1, r2
 80038a4:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	225e      	movs	r2, #94	; 0x5e
 80038aa:	5a9b      	ldrh	r3, [r3, r2]
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d100      	bne.n	80038b4 <HAL_UART_IRQHandler+0x478>
 80038b2:	e0dd      	b.n	8003a70 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 80038b4:	183b      	adds	r3, r7, r0
 80038b6:	881b      	ldrh	r3, [r3, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d100      	bne.n	80038be <HAL_UART_IRQHandler+0x482>
 80038bc:	e0d8      	b.n	8003a70 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038be:	f3ef 8310 	mrs	r3, PRIMASK
 80038c2:	60fb      	str	r3, [r7, #12]
  return(result);
 80038c4:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80038c6:	2488      	movs	r4, #136	; 0x88
 80038c8:	193a      	adds	r2, r7, r4
 80038ca:	6013      	str	r3, [r2, #0]
 80038cc:	2301      	movs	r3, #1
 80038ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	f383 8810 	msr	PRIMASK, r3
}
 80038d6:	46c0      	nop			; (mov r8, r8)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4967      	ldr	r1, [pc, #412]	; (8003a80 <HAL_UART_IRQHandler+0x644>)
 80038e4:	400a      	ands	r2, r1
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	193b      	adds	r3, r7, r4
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	f383 8810 	msr	PRIMASK, r3
}
 80038f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f6:	f3ef 8310 	mrs	r3, PRIMASK
 80038fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80038fc:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80038fe:	2484      	movs	r4, #132	; 0x84
 8003900:	193a      	adds	r2, r7, r4
 8003902:	6013      	str	r3, [r2, #0]
 8003904:	2301      	movs	r3, #1
 8003906:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	f383 8810 	msr	PRIMASK, r3
}
 800390e:	46c0      	nop			; (mov r8, r8)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	495a      	ldr	r1, [pc, #360]	; (8003a84 <HAL_UART_IRQHandler+0x648>)
 800391c:	400a      	ands	r2, r1
 800391e:	609a      	str	r2, [r3, #8]
 8003920:	193b      	adds	r3, r7, r4
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003926:	6a3b      	ldr	r3, [r7, #32]
 8003928:	f383 8810 	msr	PRIMASK, r3
}
 800392c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	228c      	movs	r2, #140	; 0x8c
 8003932:	2120      	movs	r1, #32
 8003934:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003942:	f3ef 8310 	mrs	r3, PRIMASK
 8003946:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003948:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800394a:	2480      	movs	r4, #128	; 0x80
 800394c:	193a      	adds	r2, r7, r4
 800394e:	6013      	str	r3, [r2, #0]
 8003950:	2301      	movs	r3, #1
 8003952:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003956:	f383 8810 	msr	PRIMASK, r3
}
 800395a:	46c0      	nop			; (mov r8, r8)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2110      	movs	r1, #16
 8003968:	438a      	bics	r2, r1
 800396a:	601a      	str	r2, [r3, #0]
 800396c:	193b      	adds	r3, r7, r4
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003974:	f383 8810 	msr	PRIMASK, r3
}
 8003978:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2202      	movs	r2, #2
 800397e:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003980:	183b      	adds	r3, r7, r0
 8003982:	881a      	ldrh	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	0011      	movs	r1, r2
 8003988:	0018      	movs	r0, r3
 800398a:	f7fd f881 	bl	8000a90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800398e:	e06f      	b.n	8003a70 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003990:	23a4      	movs	r3, #164	; 0xa4
 8003992:	18fb      	adds	r3, r7, r3
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	2380      	movs	r3, #128	; 0x80
 8003998:	035b      	lsls	r3, r3, #13
 800399a:	4013      	ands	r3, r2
 800399c:	d010      	beq.n	80039c0 <HAL_UART_IRQHandler+0x584>
 800399e:	239c      	movs	r3, #156	; 0x9c
 80039a0:	18fb      	adds	r3, r7, r3
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	2380      	movs	r3, #128	; 0x80
 80039a6:	03db      	lsls	r3, r3, #15
 80039a8:	4013      	ands	r3, r2
 80039aa:	d009      	beq.n	80039c0 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2280      	movs	r2, #128	; 0x80
 80039b2:	0352      	lsls	r2, r2, #13
 80039b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	0018      	movs	r0, r3
 80039ba:	f000 ff98 	bl	80048ee <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80039be:	e05a      	b.n	8003a76 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80039c0:	23a4      	movs	r3, #164	; 0xa4
 80039c2:	18fb      	adds	r3, r7, r3
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2280      	movs	r2, #128	; 0x80
 80039c8:	4013      	ands	r3, r2
 80039ca:	d016      	beq.n	80039fa <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80039cc:	23a0      	movs	r3, #160	; 0xa0
 80039ce:	18fb      	adds	r3, r7, r3
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2280      	movs	r2, #128	; 0x80
 80039d4:	4013      	ands	r3, r2
 80039d6:	d106      	bne.n	80039e6 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80039d8:	239c      	movs	r3, #156	; 0x9c
 80039da:	18fb      	adds	r3, r7, r3
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	2380      	movs	r3, #128	; 0x80
 80039e0:	041b      	lsls	r3, r3, #16
 80039e2:	4013      	ands	r3, r2
 80039e4:	d009      	beq.n	80039fa <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d042      	beq.n	8003a74 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	0010      	movs	r0, r2
 80039f6:	4798      	blx	r3
    }
    return;
 80039f8:	e03c      	b.n	8003a74 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80039fa:	23a4      	movs	r3, #164	; 0xa4
 80039fc:	18fb      	adds	r3, r7, r3
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2240      	movs	r2, #64	; 0x40
 8003a02:	4013      	ands	r3, r2
 8003a04:	d00a      	beq.n	8003a1c <HAL_UART_IRQHandler+0x5e0>
 8003a06:	23a0      	movs	r3, #160	; 0xa0
 8003a08:	18fb      	adds	r3, r7, r3
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2240      	movs	r2, #64	; 0x40
 8003a0e:	4013      	ands	r3, r2
 8003a10:	d004      	beq.n	8003a1c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	0018      	movs	r0, r3
 8003a16:	f000 ff3e 	bl	8004896 <UART_EndTransmit_IT>
    return;
 8003a1a:	e02c      	b.n	8003a76 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003a1c:	23a4      	movs	r3, #164	; 0xa4
 8003a1e:	18fb      	adds	r3, r7, r3
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	2380      	movs	r3, #128	; 0x80
 8003a24:	041b      	lsls	r3, r3, #16
 8003a26:	4013      	ands	r3, r2
 8003a28:	d00b      	beq.n	8003a42 <HAL_UART_IRQHandler+0x606>
 8003a2a:	23a0      	movs	r3, #160	; 0xa0
 8003a2c:	18fb      	adds	r3, r7, r3
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	2380      	movs	r3, #128	; 0x80
 8003a32:	05db      	lsls	r3, r3, #23
 8003a34:	4013      	ands	r3, r2
 8003a36:	d004      	beq.n	8003a42 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	f000 ff67 	bl	800490e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a40:	e019      	b.n	8003a76 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003a42:	23a4      	movs	r3, #164	; 0xa4
 8003a44:	18fb      	adds	r3, r7, r3
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	2380      	movs	r3, #128	; 0x80
 8003a4a:	045b      	lsls	r3, r3, #17
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d012      	beq.n	8003a76 <HAL_UART_IRQHandler+0x63a>
 8003a50:	23a0      	movs	r3, #160	; 0xa0
 8003a52:	18fb      	adds	r3, r7, r3
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	da0d      	bge.n	8003a76 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f000 ff4e 	bl	80048fe <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a62:	e008      	b.n	8003a76 <HAL_UART_IRQHandler+0x63a>
      return;
 8003a64:	46c0      	nop			; (mov r8, r8)
 8003a66:	e006      	b.n	8003a76 <HAL_UART_IRQHandler+0x63a>
    return;
 8003a68:	46c0      	nop			; (mov r8, r8)
 8003a6a:	e004      	b.n	8003a76 <HAL_UART_IRQHandler+0x63a>
      return;
 8003a6c:	46c0      	nop			; (mov r8, r8)
 8003a6e:	e002      	b.n	8003a76 <HAL_UART_IRQHandler+0x63a>
      return;
 8003a70:	46c0      	nop			; (mov r8, r8)
 8003a72:	e000      	b.n	8003a76 <HAL_UART_IRQHandler+0x63a>
    return;
 8003a74:	46c0      	nop			; (mov r8, r8)
  }
}
 8003a76:	46bd      	mov	sp, r7
 8003a78:	b02a      	add	sp, #168	; 0xa8
 8003a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8003a7c:	fffffeff 	.word	0xfffffeff
 8003a80:	fffffedf 	.word	0xfffffedf
 8003a84:	effffffe 	.word	0xeffffffe

08003a88 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003a90:	46c0      	nop			; (mov r8, r8)
 8003a92:	46bd      	mov	sp, r7
 8003a94:	b002      	add	sp, #8
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	b002      	add	sp, #8
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003ab0:	46c0      	nop			; (mov r8, r8)
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b002      	add	sp, #8
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003ac0:	46c0      	nop			; (mov r8, r8)
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	b002      	add	sp, #8
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ac8:	b5b0      	push	{r4, r5, r7, lr}
 8003aca:	b090      	sub	sp, #64	; 0x40
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ad0:	231a      	movs	r3, #26
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	189b      	adds	r3, r3, r2
 8003ad6:	19db      	adds	r3, r3, r7
 8003ad8:	2200      	movs	r2, #0
 8003ada:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	431a      	orrs	r2, r3
 8003aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4aaf      	ldr	r2, [pc, #700]	; (8003db8 <UART_SetConfig+0x2f0>)
 8003afc:	4013      	ands	r3, r2
 8003afe:	0019      	movs	r1, r3
 8003b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b06:	430b      	orrs	r3, r1
 8003b08:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	4aaa      	ldr	r2, [pc, #680]	; (8003dbc <UART_SetConfig+0x2f4>)
 8003b12:	4013      	ands	r3, r2
 8003b14:	0018      	movs	r0, r3
 8003b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b18:	68d9      	ldr	r1, [r3, #12]
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	0003      	movs	r3, r0
 8003b20:	430b      	orrs	r3, r1
 8003b22:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4aa4      	ldr	r2, [pc, #656]	; (8003dc0 <UART_SetConfig+0x2f8>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d004      	beq.n	8003b3e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	4a9f      	ldr	r2, [pc, #636]	; (8003dc4 <UART_SetConfig+0x2fc>)
 8003b46:	4013      	ands	r3, r2
 8003b48:	0019      	movs	r1, r3
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b50:	430b      	orrs	r3, r1
 8003b52:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5a:	220f      	movs	r2, #15
 8003b5c:	4393      	bics	r3, r2
 8003b5e:	0018      	movs	r0, r3
 8003b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b62:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	0003      	movs	r3, r0
 8003b6a:	430b      	orrs	r3, r1
 8003b6c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a95      	ldr	r2, [pc, #596]	; (8003dc8 <UART_SetConfig+0x300>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d131      	bne.n	8003bdc <UART_SetConfig+0x114>
 8003b78:	4b94      	ldr	r3, [pc, #592]	; (8003dcc <UART_SetConfig+0x304>)
 8003b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b7c:	2203      	movs	r2, #3
 8003b7e:	4013      	ands	r3, r2
 8003b80:	2b03      	cmp	r3, #3
 8003b82:	d01d      	beq.n	8003bc0 <UART_SetConfig+0xf8>
 8003b84:	d823      	bhi.n	8003bce <UART_SetConfig+0x106>
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d00c      	beq.n	8003ba4 <UART_SetConfig+0xdc>
 8003b8a:	d820      	bhi.n	8003bce <UART_SetConfig+0x106>
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d002      	beq.n	8003b96 <UART_SetConfig+0xce>
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d00e      	beq.n	8003bb2 <UART_SetConfig+0xea>
 8003b94:	e01b      	b.n	8003bce <UART_SetConfig+0x106>
 8003b96:	231b      	movs	r3, #27
 8003b98:	2220      	movs	r2, #32
 8003b9a:	189b      	adds	r3, r3, r2
 8003b9c:	19db      	adds	r3, r3, r7
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	701a      	strb	r2, [r3, #0]
 8003ba2:	e0b4      	b.n	8003d0e <UART_SetConfig+0x246>
 8003ba4:	231b      	movs	r3, #27
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	189b      	adds	r3, r3, r2
 8003baa:	19db      	adds	r3, r3, r7
 8003bac:	2202      	movs	r2, #2
 8003bae:	701a      	strb	r2, [r3, #0]
 8003bb0:	e0ad      	b.n	8003d0e <UART_SetConfig+0x246>
 8003bb2:	231b      	movs	r3, #27
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	189b      	adds	r3, r3, r2
 8003bb8:	19db      	adds	r3, r3, r7
 8003bba:	2204      	movs	r2, #4
 8003bbc:	701a      	strb	r2, [r3, #0]
 8003bbe:	e0a6      	b.n	8003d0e <UART_SetConfig+0x246>
 8003bc0:	231b      	movs	r3, #27
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	189b      	adds	r3, r3, r2
 8003bc6:	19db      	adds	r3, r3, r7
 8003bc8:	2208      	movs	r2, #8
 8003bca:	701a      	strb	r2, [r3, #0]
 8003bcc:	e09f      	b.n	8003d0e <UART_SetConfig+0x246>
 8003bce:	231b      	movs	r3, #27
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	189b      	adds	r3, r3, r2
 8003bd4:	19db      	adds	r3, r3, r7
 8003bd6:	2210      	movs	r2, #16
 8003bd8:	701a      	strb	r2, [r3, #0]
 8003bda:	e098      	b.n	8003d0e <UART_SetConfig+0x246>
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a7b      	ldr	r2, [pc, #492]	; (8003dd0 <UART_SetConfig+0x308>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d131      	bne.n	8003c4a <UART_SetConfig+0x182>
 8003be6:	4b79      	ldr	r3, [pc, #484]	; (8003dcc <UART_SetConfig+0x304>)
 8003be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bea:	220c      	movs	r2, #12
 8003bec:	4013      	ands	r3, r2
 8003bee:	2b0c      	cmp	r3, #12
 8003bf0:	d01d      	beq.n	8003c2e <UART_SetConfig+0x166>
 8003bf2:	d823      	bhi.n	8003c3c <UART_SetConfig+0x174>
 8003bf4:	2b08      	cmp	r3, #8
 8003bf6:	d00c      	beq.n	8003c12 <UART_SetConfig+0x14a>
 8003bf8:	d820      	bhi.n	8003c3c <UART_SetConfig+0x174>
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d002      	beq.n	8003c04 <UART_SetConfig+0x13c>
 8003bfe:	2b04      	cmp	r3, #4
 8003c00:	d00e      	beq.n	8003c20 <UART_SetConfig+0x158>
 8003c02:	e01b      	b.n	8003c3c <UART_SetConfig+0x174>
 8003c04:	231b      	movs	r3, #27
 8003c06:	2220      	movs	r2, #32
 8003c08:	189b      	adds	r3, r3, r2
 8003c0a:	19db      	adds	r3, r3, r7
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	701a      	strb	r2, [r3, #0]
 8003c10:	e07d      	b.n	8003d0e <UART_SetConfig+0x246>
 8003c12:	231b      	movs	r3, #27
 8003c14:	2220      	movs	r2, #32
 8003c16:	189b      	adds	r3, r3, r2
 8003c18:	19db      	adds	r3, r3, r7
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	701a      	strb	r2, [r3, #0]
 8003c1e:	e076      	b.n	8003d0e <UART_SetConfig+0x246>
 8003c20:	231b      	movs	r3, #27
 8003c22:	2220      	movs	r2, #32
 8003c24:	189b      	adds	r3, r3, r2
 8003c26:	19db      	adds	r3, r3, r7
 8003c28:	2204      	movs	r2, #4
 8003c2a:	701a      	strb	r2, [r3, #0]
 8003c2c:	e06f      	b.n	8003d0e <UART_SetConfig+0x246>
 8003c2e:	231b      	movs	r3, #27
 8003c30:	2220      	movs	r2, #32
 8003c32:	189b      	adds	r3, r3, r2
 8003c34:	19db      	adds	r3, r3, r7
 8003c36:	2208      	movs	r2, #8
 8003c38:	701a      	strb	r2, [r3, #0]
 8003c3a:	e068      	b.n	8003d0e <UART_SetConfig+0x246>
 8003c3c:	231b      	movs	r3, #27
 8003c3e:	2220      	movs	r2, #32
 8003c40:	189b      	adds	r3, r3, r2
 8003c42:	19db      	adds	r3, r3, r7
 8003c44:	2210      	movs	r2, #16
 8003c46:	701a      	strb	r2, [r3, #0]
 8003c48:	e061      	b.n	8003d0e <UART_SetConfig+0x246>
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a61      	ldr	r2, [pc, #388]	; (8003dd4 <UART_SetConfig+0x30c>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d106      	bne.n	8003c62 <UART_SetConfig+0x19a>
 8003c54:	231b      	movs	r3, #27
 8003c56:	2220      	movs	r2, #32
 8003c58:	189b      	adds	r3, r3, r2
 8003c5a:	19db      	adds	r3, r3, r7
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	701a      	strb	r2, [r3, #0]
 8003c60:	e055      	b.n	8003d0e <UART_SetConfig+0x246>
 8003c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a5c      	ldr	r2, [pc, #368]	; (8003dd8 <UART_SetConfig+0x310>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d106      	bne.n	8003c7a <UART_SetConfig+0x1b2>
 8003c6c:	231b      	movs	r3, #27
 8003c6e:	2220      	movs	r2, #32
 8003c70:	189b      	adds	r3, r3, r2
 8003c72:	19db      	adds	r3, r3, r7
 8003c74:	2200      	movs	r2, #0
 8003c76:	701a      	strb	r2, [r3, #0]
 8003c78:	e049      	b.n	8003d0e <UART_SetConfig+0x246>
 8003c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a50      	ldr	r2, [pc, #320]	; (8003dc0 <UART_SetConfig+0x2f8>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d13e      	bne.n	8003d02 <UART_SetConfig+0x23a>
 8003c84:	4b51      	ldr	r3, [pc, #324]	; (8003dcc <UART_SetConfig+0x304>)
 8003c86:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003c88:	23c0      	movs	r3, #192	; 0xc0
 8003c8a:	011b      	lsls	r3, r3, #4
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	22c0      	movs	r2, #192	; 0xc0
 8003c90:	0112      	lsls	r2, r2, #4
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d027      	beq.n	8003ce6 <UART_SetConfig+0x21e>
 8003c96:	22c0      	movs	r2, #192	; 0xc0
 8003c98:	0112      	lsls	r2, r2, #4
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d82a      	bhi.n	8003cf4 <UART_SetConfig+0x22c>
 8003c9e:	2280      	movs	r2, #128	; 0x80
 8003ca0:	0112      	lsls	r2, r2, #4
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d011      	beq.n	8003cca <UART_SetConfig+0x202>
 8003ca6:	2280      	movs	r2, #128	; 0x80
 8003ca8:	0112      	lsls	r2, r2, #4
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d822      	bhi.n	8003cf4 <UART_SetConfig+0x22c>
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d004      	beq.n	8003cbc <UART_SetConfig+0x1f4>
 8003cb2:	2280      	movs	r2, #128	; 0x80
 8003cb4:	00d2      	lsls	r2, r2, #3
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d00e      	beq.n	8003cd8 <UART_SetConfig+0x210>
 8003cba:	e01b      	b.n	8003cf4 <UART_SetConfig+0x22c>
 8003cbc:	231b      	movs	r3, #27
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	189b      	adds	r3, r3, r2
 8003cc2:	19db      	adds	r3, r3, r7
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	701a      	strb	r2, [r3, #0]
 8003cc8:	e021      	b.n	8003d0e <UART_SetConfig+0x246>
 8003cca:	231b      	movs	r3, #27
 8003ccc:	2220      	movs	r2, #32
 8003cce:	189b      	adds	r3, r3, r2
 8003cd0:	19db      	adds	r3, r3, r7
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	701a      	strb	r2, [r3, #0]
 8003cd6:	e01a      	b.n	8003d0e <UART_SetConfig+0x246>
 8003cd8:	231b      	movs	r3, #27
 8003cda:	2220      	movs	r2, #32
 8003cdc:	189b      	adds	r3, r3, r2
 8003cde:	19db      	adds	r3, r3, r7
 8003ce0:	2204      	movs	r2, #4
 8003ce2:	701a      	strb	r2, [r3, #0]
 8003ce4:	e013      	b.n	8003d0e <UART_SetConfig+0x246>
 8003ce6:	231b      	movs	r3, #27
 8003ce8:	2220      	movs	r2, #32
 8003cea:	189b      	adds	r3, r3, r2
 8003cec:	19db      	adds	r3, r3, r7
 8003cee:	2208      	movs	r2, #8
 8003cf0:	701a      	strb	r2, [r3, #0]
 8003cf2:	e00c      	b.n	8003d0e <UART_SetConfig+0x246>
 8003cf4:	231b      	movs	r3, #27
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	189b      	adds	r3, r3, r2
 8003cfa:	19db      	adds	r3, r3, r7
 8003cfc:	2210      	movs	r2, #16
 8003cfe:	701a      	strb	r2, [r3, #0]
 8003d00:	e005      	b.n	8003d0e <UART_SetConfig+0x246>
 8003d02:	231b      	movs	r3, #27
 8003d04:	2220      	movs	r2, #32
 8003d06:	189b      	adds	r3, r3, r2
 8003d08:	19db      	adds	r3, r3, r7
 8003d0a:	2210      	movs	r2, #16
 8003d0c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a2b      	ldr	r2, [pc, #172]	; (8003dc0 <UART_SetConfig+0x2f8>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d000      	beq.n	8003d1a <UART_SetConfig+0x252>
 8003d18:	e0a9      	b.n	8003e6e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003d1a:	231b      	movs	r3, #27
 8003d1c:	2220      	movs	r2, #32
 8003d1e:	189b      	adds	r3, r3, r2
 8003d20:	19db      	adds	r3, r3, r7
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d015      	beq.n	8003d54 <UART_SetConfig+0x28c>
 8003d28:	dc18      	bgt.n	8003d5c <UART_SetConfig+0x294>
 8003d2a:	2b04      	cmp	r3, #4
 8003d2c:	d00d      	beq.n	8003d4a <UART_SetConfig+0x282>
 8003d2e:	dc15      	bgt.n	8003d5c <UART_SetConfig+0x294>
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d002      	beq.n	8003d3a <UART_SetConfig+0x272>
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d005      	beq.n	8003d44 <UART_SetConfig+0x27c>
 8003d38:	e010      	b.n	8003d5c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d3a:	f7fe fbe3 	bl	8002504 <HAL_RCC_GetPCLK1Freq>
 8003d3e:	0003      	movs	r3, r0
 8003d40:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003d42:	e014      	b.n	8003d6e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d44:	4b25      	ldr	r3, [pc, #148]	; (8003ddc <UART_SetConfig+0x314>)
 8003d46:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003d48:	e011      	b.n	8003d6e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d4a:	f7fe fb4f 	bl	80023ec <HAL_RCC_GetSysClockFreq>
 8003d4e:	0003      	movs	r3, r0
 8003d50:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003d52:	e00c      	b.n	8003d6e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d54:	2380      	movs	r3, #128	; 0x80
 8003d56:	021b      	lsls	r3, r3, #8
 8003d58:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003d5a:	e008      	b.n	8003d6e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003d60:	231a      	movs	r3, #26
 8003d62:	2220      	movs	r2, #32
 8003d64:	189b      	adds	r3, r3, r2
 8003d66:	19db      	adds	r3, r3, r7
 8003d68:	2201      	movs	r2, #1
 8003d6a:	701a      	strb	r2, [r3, #0]
        break;
 8003d6c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d100      	bne.n	8003d76 <UART_SetConfig+0x2ae>
 8003d74:	e14b      	b.n	800400e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d7a:	4b19      	ldr	r3, [pc, #100]	; (8003de0 <UART_SetConfig+0x318>)
 8003d7c:	0052      	lsls	r2, r2, #1
 8003d7e:	5ad3      	ldrh	r3, [r2, r3]
 8003d80:	0019      	movs	r1, r3
 8003d82:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003d84:	f7fc f9d0 	bl	8000128 <__udivsi3>
 8003d88:	0003      	movs	r3, r0
 8003d8a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	0013      	movs	r3, r2
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	189b      	adds	r3, r3, r2
 8003d96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d305      	bcc.n	8003da8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003da2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d91d      	bls.n	8003de4 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003da8:	231a      	movs	r3, #26
 8003daa:	2220      	movs	r2, #32
 8003dac:	189b      	adds	r3, r3, r2
 8003dae:	19db      	adds	r3, r3, r7
 8003db0:	2201      	movs	r2, #1
 8003db2:	701a      	strb	r2, [r3, #0]
 8003db4:	e12b      	b.n	800400e <UART_SetConfig+0x546>
 8003db6:	46c0      	nop			; (mov r8, r8)
 8003db8:	cfff69f3 	.word	0xcfff69f3
 8003dbc:	ffffcfff 	.word	0xffffcfff
 8003dc0:	40008000 	.word	0x40008000
 8003dc4:	11fff4ff 	.word	0x11fff4ff
 8003dc8:	40013800 	.word	0x40013800
 8003dcc:	40021000 	.word	0x40021000
 8003dd0:	40004400 	.word	0x40004400
 8003dd4:	40004800 	.word	0x40004800
 8003dd8:	40004c00 	.word	0x40004c00
 8003ddc:	00f42400 	.word	0x00f42400
 8003de0:	08005618 	.word	0x08005618
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003de6:	61bb      	str	r3, [r7, #24]
 8003de8:	2300      	movs	r3, #0
 8003dea:	61fb      	str	r3, [r7, #28]
 8003dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003df0:	4b92      	ldr	r3, [pc, #584]	; (800403c <UART_SetConfig+0x574>)
 8003df2:	0052      	lsls	r2, r2, #1
 8003df4:	5ad3      	ldrh	r3, [r2, r3]
 8003df6:	613b      	str	r3, [r7, #16]
 8003df8:	2300      	movs	r3, #0
 8003dfa:	617b      	str	r3, [r7, #20]
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	69b8      	ldr	r0, [r7, #24]
 8003e02:	69f9      	ldr	r1, [r7, #28]
 8003e04:	f7fc fb06 	bl	8000414 <__aeabi_uldivmod>
 8003e08:	0002      	movs	r2, r0
 8003e0a:	000b      	movs	r3, r1
 8003e0c:	0e11      	lsrs	r1, r2, #24
 8003e0e:	021d      	lsls	r5, r3, #8
 8003e10:	430d      	orrs	r5, r1
 8003e12:	0214      	lsls	r4, r2, #8
 8003e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	085b      	lsrs	r3, r3, #1
 8003e1a:	60bb      	str	r3, [r7, #8]
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	60fb      	str	r3, [r7, #12]
 8003e20:	68b8      	ldr	r0, [r7, #8]
 8003e22:	68f9      	ldr	r1, [r7, #12]
 8003e24:	1900      	adds	r0, r0, r4
 8003e26:	4169      	adcs	r1, r5
 8003e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	603b      	str	r3, [r7, #0]
 8003e2e:	2300      	movs	r3, #0
 8003e30:	607b      	str	r3, [r7, #4]
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f7fc faed 	bl	8000414 <__aeabi_uldivmod>
 8003e3a:	0002      	movs	r2, r0
 8003e3c:	000b      	movs	r3, r1
 8003e3e:	0013      	movs	r3, r2
 8003e40:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e44:	23c0      	movs	r3, #192	; 0xc0
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d309      	bcc.n	8003e60 <UART_SetConfig+0x398>
 8003e4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e4e:	2380      	movs	r3, #128	; 0x80
 8003e50:	035b      	lsls	r3, r3, #13
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d204      	bcs.n	8003e60 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e5c:	60da      	str	r2, [r3, #12]
 8003e5e:	e0d6      	b.n	800400e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003e60:	231a      	movs	r3, #26
 8003e62:	2220      	movs	r2, #32
 8003e64:	189b      	adds	r3, r3, r2
 8003e66:	19db      	adds	r3, r3, r7
 8003e68:	2201      	movs	r2, #1
 8003e6a:	701a      	strb	r2, [r3, #0]
 8003e6c:	e0cf      	b.n	800400e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e70:	69da      	ldr	r2, [r3, #28]
 8003e72:	2380      	movs	r3, #128	; 0x80
 8003e74:	021b      	lsls	r3, r3, #8
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d000      	beq.n	8003e7c <UART_SetConfig+0x3b4>
 8003e7a:	e070      	b.n	8003f5e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003e7c:	231b      	movs	r3, #27
 8003e7e:	2220      	movs	r2, #32
 8003e80:	189b      	adds	r3, r3, r2
 8003e82:	19db      	adds	r3, r3, r7
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	2b08      	cmp	r3, #8
 8003e88:	d015      	beq.n	8003eb6 <UART_SetConfig+0x3ee>
 8003e8a:	dc18      	bgt.n	8003ebe <UART_SetConfig+0x3f6>
 8003e8c:	2b04      	cmp	r3, #4
 8003e8e:	d00d      	beq.n	8003eac <UART_SetConfig+0x3e4>
 8003e90:	dc15      	bgt.n	8003ebe <UART_SetConfig+0x3f6>
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d002      	beq.n	8003e9c <UART_SetConfig+0x3d4>
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d005      	beq.n	8003ea6 <UART_SetConfig+0x3de>
 8003e9a:	e010      	b.n	8003ebe <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e9c:	f7fe fb32 	bl	8002504 <HAL_RCC_GetPCLK1Freq>
 8003ea0:	0003      	movs	r3, r0
 8003ea2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ea4:	e014      	b.n	8003ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ea6:	4b66      	ldr	r3, [pc, #408]	; (8004040 <UART_SetConfig+0x578>)
 8003ea8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003eaa:	e011      	b.n	8003ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003eac:	f7fe fa9e 	bl	80023ec <HAL_RCC_GetSysClockFreq>
 8003eb0:	0003      	movs	r3, r0
 8003eb2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003eb4:	e00c      	b.n	8003ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003eb6:	2380      	movs	r3, #128	; 0x80
 8003eb8:	021b      	lsls	r3, r3, #8
 8003eba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ebc:	e008      	b.n	8003ed0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003ec2:	231a      	movs	r3, #26
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	189b      	adds	r3, r3, r2
 8003ec8:	19db      	adds	r3, r3, r7
 8003eca:	2201      	movs	r2, #1
 8003ecc:	701a      	strb	r2, [r3, #0]
        break;
 8003ece:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d100      	bne.n	8003ed8 <UART_SetConfig+0x410>
 8003ed6:	e09a      	b.n	800400e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003edc:	4b57      	ldr	r3, [pc, #348]	; (800403c <UART_SetConfig+0x574>)
 8003ede:	0052      	lsls	r2, r2, #1
 8003ee0:	5ad3      	ldrh	r3, [r2, r3]
 8003ee2:	0019      	movs	r1, r3
 8003ee4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003ee6:	f7fc f91f 	bl	8000128 <__udivsi3>
 8003eea:	0003      	movs	r3, r0
 8003eec:	005a      	lsls	r2, r3, #1
 8003eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	085b      	lsrs	r3, r3, #1
 8003ef4:	18d2      	adds	r2, r2, r3
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	0019      	movs	r1, r3
 8003efc:	0010      	movs	r0, r2
 8003efe:	f7fc f913 	bl	8000128 <__udivsi3>
 8003f02:	0003      	movs	r3, r0
 8003f04:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f08:	2b0f      	cmp	r3, #15
 8003f0a:	d921      	bls.n	8003f50 <UART_SetConfig+0x488>
 8003f0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f0e:	2380      	movs	r3, #128	; 0x80
 8003f10:	025b      	lsls	r3, r3, #9
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d21c      	bcs.n	8003f50 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	200e      	movs	r0, #14
 8003f1c:	2420      	movs	r4, #32
 8003f1e:	1903      	adds	r3, r0, r4
 8003f20:	19db      	adds	r3, r3, r7
 8003f22:	210f      	movs	r1, #15
 8003f24:	438a      	bics	r2, r1
 8003f26:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f2a:	085b      	lsrs	r3, r3, #1
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	2207      	movs	r2, #7
 8003f30:	4013      	ands	r3, r2
 8003f32:	b299      	uxth	r1, r3
 8003f34:	1903      	adds	r3, r0, r4
 8003f36:	19db      	adds	r3, r3, r7
 8003f38:	1902      	adds	r2, r0, r4
 8003f3a:	19d2      	adds	r2, r2, r7
 8003f3c:	8812      	ldrh	r2, [r2, #0]
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	1902      	adds	r2, r0, r4
 8003f48:	19d2      	adds	r2, r2, r7
 8003f4a:	8812      	ldrh	r2, [r2, #0]
 8003f4c:	60da      	str	r2, [r3, #12]
 8003f4e:	e05e      	b.n	800400e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003f50:	231a      	movs	r3, #26
 8003f52:	2220      	movs	r2, #32
 8003f54:	189b      	adds	r3, r3, r2
 8003f56:	19db      	adds	r3, r3, r7
 8003f58:	2201      	movs	r2, #1
 8003f5a:	701a      	strb	r2, [r3, #0]
 8003f5c:	e057      	b.n	800400e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f5e:	231b      	movs	r3, #27
 8003f60:	2220      	movs	r2, #32
 8003f62:	189b      	adds	r3, r3, r2
 8003f64:	19db      	adds	r3, r3, r7
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	2b08      	cmp	r3, #8
 8003f6a:	d015      	beq.n	8003f98 <UART_SetConfig+0x4d0>
 8003f6c:	dc18      	bgt.n	8003fa0 <UART_SetConfig+0x4d8>
 8003f6e:	2b04      	cmp	r3, #4
 8003f70:	d00d      	beq.n	8003f8e <UART_SetConfig+0x4c6>
 8003f72:	dc15      	bgt.n	8003fa0 <UART_SetConfig+0x4d8>
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <UART_SetConfig+0x4b6>
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d005      	beq.n	8003f88 <UART_SetConfig+0x4c0>
 8003f7c:	e010      	b.n	8003fa0 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f7e:	f7fe fac1 	bl	8002504 <HAL_RCC_GetPCLK1Freq>
 8003f82:	0003      	movs	r3, r0
 8003f84:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f86:	e014      	b.n	8003fb2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f88:	4b2d      	ldr	r3, [pc, #180]	; (8004040 <UART_SetConfig+0x578>)
 8003f8a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f8c:	e011      	b.n	8003fb2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f8e:	f7fe fa2d 	bl	80023ec <HAL_RCC_GetSysClockFreq>
 8003f92:	0003      	movs	r3, r0
 8003f94:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f96:	e00c      	b.n	8003fb2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f98:	2380      	movs	r3, #128	; 0x80
 8003f9a:	021b      	lsls	r3, r3, #8
 8003f9c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f9e:	e008      	b.n	8003fb2 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003fa4:	231a      	movs	r3, #26
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	189b      	adds	r3, r3, r2
 8003faa:	19db      	adds	r3, r3, r7
 8003fac:	2201      	movs	r2, #1
 8003fae:	701a      	strb	r2, [r3, #0]
        break;
 8003fb0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003fb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d02a      	beq.n	800400e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fbc:	4b1f      	ldr	r3, [pc, #124]	; (800403c <UART_SetConfig+0x574>)
 8003fbe:	0052      	lsls	r2, r2, #1
 8003fc0:	5ad3      	ldrh	r3, [r2, r3]
 8003fc2:	0019      	movs	r1, r3
 8003fc4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003fc6:	f7fc f8af 	bl	8000128 <__udivsi3>
 8003fca:	0003      	movs	r3, r0
 8003fcc:	001a      	movs	r2, r3
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	085b      	lsrs	r3, r3, #1
 8003fd4:	18d2      	adds	r2, r2, r3
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	0019      	movs	r1, r3
 8003fdc:	0010      	movs	r0, r2
 8003fde:	f7fc f8a3 	bl	8000128 <__udivsi3>
 8003fe2:	0003      	movs	r3, r0
 8003fe4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe8:	2b0f      	cmp	r3, #15
 8003fea:	d90a      	bls.n	8004002 <UART_SetConfig+0x53a>
 8003fec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fee:	2380      	movs	r3, #128	; 0x80
 8003ff0:	025b      	lsls	r3, r3, #9
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d205      	bcs.n	8004002 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	60da      	str	r2, [r3, #12]
 8004000:	e005      	b.n	800400e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004002:	231a      	movs	r3, #26
 8004004:	2220      	movs	r2, #32
 8004006:	189b      	adds	r3, r3, r2
 8004008:	19db      	adds	r3, r3, r7
 800400a:	2201      	movs	r2, #1
 800400c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800400e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004010:	226a      	movs	r2, #106	; 0x6a
 8004012:	2101      	movs	r1, #1
 8004014:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004018:	2268      	movs	r2, #104	; 0x68
 800401a:	2101      	movs	r1, #1
 800401c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800401e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004020:	2200      	movs	r2, #0
 8004022:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004026:	2200      	movs	r2, #0
 8004028:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800402a:	231a      	movs	r3, #26
 800402c:	2220      	movs	r2, #32
 800402e:	189b      	adds	r3, r3, r2
 8004030:	19db      	adds	r3, r3, r7
 8004032:	781b      	ldrb	r3, [r3, #0]
}
 8004034:	0018      	movs	r0, r3
 8004036:	46bd      	mov	sp, r7
 8004038:	b010      	add	sp, #64	; 0x40
 800403a:	bdb0      	pop	{r4, r5, r7, pc}
 800403c:	08005618 	.word	0x08005618
 8004040:	00f42400 	.word	0x00f42400

08004044 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004050:	2201      	movs	r2, #1
 8004052:	4013      	ands	r3, r2
 8004054:	d00b      	beq.n	800406e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	4a4a      	ldr	r2, [pc, #296]	; (8004188 <UART_AdvFeatureConfig+0x144>)
 800405e:	4013      	ands	r3, r2
 8004060:	0019      	movs	r1, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	430a      	orrs	r2, r1
 800406c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004072:	2202      	movs	r2, #2
 8004074:	4013      	ands	r3, r2
 8004076:	d00b      	beq.n	8004090 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	4a43      	ldr	r2, [pc, #268]	; (800418c <UART_AdvFeatureConfig+0x148>)
 8004080:	4013      	ands	r3, r2
 8004082:	0019      	movs	r1, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	430a      	orrs	r2, r1
 800408e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004094:	2204      	movs	r2, #4
 8004096:	4013      	ands	r3, r2
 8004098:	d00b      	beq.n	80040b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	4a3b      	ldr	r2, [pc, #236]	; (8004190 <UART_AdvFeatureConfig+0x14c>)
 80040a2:	4013      	ands	r3, r2
 80040a4:	0019      	movs	r1, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b6:	2208      	movs	r2, #8
 80040b8:	4013      	ands	r3, r2
 80040ba:	d00b      	beq.n	80040d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	4a34      	ldr	r2, [pc, #208]	; (8004194 <UART_AdvFeatureConfig+0x150>)
 80040c4:	4013      	ands	r3, r2
 80040c6:	0019      	movs	r1, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d8:	2210      	movs	r2, #16
 80040da:	4013      	ands	r3, r2
 80040dc:	d00b      	beq.n	80040f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	4a2c      	ldr	r2, [pc, #176]	; (8004198 <UART_AdvFeatureConfig+0x154>)
 80040e6:	4013      	ands	r3, r2
 80040e8:	0019      	movs	r1, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	430a      	orrs	r2, r1
 80040f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fa:	2220      	movs	r2, #32
 80040fc:	4013      	ands	r3, r2
 80040fe:	d00b      	beq.n	8004118 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	4a25      	ldr	r2, [pc, #148]	; (800419c <UART_AdvFeatureConfig+0x158>)
 8004108:	4013      	ands	r3, r2
 800410a:	0019      	movs	r1, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	430a      	orrs	r2, r1
 8004116:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800411c:	2240      	movs	r2, #64	; 0x40
 800411e:	4013      	ands	r3, r2
 8004120:	d01d      	beq.n	800415e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	4a1d      	ldr	r2, [pc, #116]	; (80041a0 <UART_AdvFeatureConfig+0x15c>)
 800412a:	4013      	ands	r3, r2
 800412c:	0019      	movs	r1, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800413e:	2380      	movs	r3, #128	; 0x80
 8004140:	035b      	lsls	r3, r3, #13
 8004142:	429a      	cmp	r2, r3
 8004144:	d10b      	bne.n	800415e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	4a15      	ldr	r2, [pc, #84]	; (80041a4 <UART_AdvFeatureConfig+0x160>)
 800414e:	4013      	ands	r3, r2
 8004150:	0019      	movs	r1, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	430a      	orrs	r2, r1
 800415c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004162:	2280      	movs	r2, #128	; 0x80
 8004164:	4013      	ands	r3, r2
 8004166:	d00b      	beq.n	8004180 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	4a0e      	ldr	r2, [pc, #56]	; (80041a8 <UART_AdvFeatureConfig+0x164>)
 8004170:	4013      	ands	r3, r2
 8004172:	0019      	movs	r1, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	605a      	str	r2, [r3, #4]
  }
}
 8004180:	46c0      	nop			; (mov r8, r8)
 8004182:	46bd      	mov	sp, r7
 8004184:	b002      	add	sp, #8
 8004186:	bd80      	pop	{r7, pc}
 8004188:	fffdffff 	.word	0xfffdffff
 800418c:	fffeffff 	.word	0xfffeffff
 8004190:	fffbffff 	.word	0xfffbffff
 8004194:	ffff7fff 	.word	0xffff7fff
 8004198:	ffffefff 	.word	0xffffefff
 800419c:	ffffdfff 	.word	0xffffdfff
 80041a0:	ffefffff 	.word	0xffefffff
 80041a4:	ff9fffff 	.word	0xff9fffff
 80041a8:	fff7ffff 	.word	0xfff7ffff

080041ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b086      	sub	sp, #24
 80041b0:	af02      	add	r7, sp, #8
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2290      	movs	r2, #144	; 0x90
 80041b8:	2100      	movs	r1, #0
 80041ba:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041bc:	f7fc fef8 	bl	8000fb0 <HAL_GetTick>
 80041c0:	0003      	movs	r3, r0
 80041c2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2208      	movs	r2, #8
 80041cc:	4013      	ands	r3, r2
 80041ce:	2b08      	cmp	r3, #8
 80041d0:	d10c      	bne.n	80041ec <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2280      	movs	r2, #128	; 0x80
 80041d6:	0391      	lsls	r1, r2, #14
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	4a1a      	ldr	r2, [pc, #104]	; (8004244 <UART_CheckIdleState+0x98>)
 80041dc:	9200      	str	r2, [sp, #0]
 80041de:	2200      	movs	r2, #0
 80041e0:	f000 f832 	bl	8004248 <UART_WaitOnFlagUntilTimeout>
 80041e4:	1e03      	subs	r3, r0, #0
 80041e6:	d001      	beq.n	80041ec <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e026      	b.n	800423a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2204      	movs	r2, #4
 80041f4:	4013      	ands	r3, r2
 80041f6:	2b04      	cmp	r3, #4
 80041f8:	d10c      	bne.n	8004214 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2280      	movs	r2, #128	; 0x80
 80041fe:	03d1      	lsls	r1, r2, #15
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	4a10      	ldr	r2, [pc, #64]	; (8004244 <UART_CheckIdleState+0x98>)
 8004204:	9200      	str	r2, [sp, #0]
 8004206:	2200      	movs	r2, #0
 8004208:	f000 f81e 	bl	8004248 <UART_WaitOnFlagUntilTimeout>
 800420c:	1e03      	subs	r3, r0, #0
 800420e:	d001      	beq.n	8004214 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e012      	b.n	800423a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2288      	movs	r2, #136	; 0x88
 8004218:	2120      	movs	r1, #32
 800421a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	228c      	movs	r2, #140	; 0x8c
 8004220:	2120      	movs	r1, #32
 8004222:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2284      	movs	r2, #132	; 0x84
 8004234:	2100      	movs	r1, #0
 8004236:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	0018      	movs	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	b004      	add	sp, #16
 8004240:	bd80      	pop	{r7, pc}
 8004242:	46c0      	nop			; (mov r8, r8)
 8004244:	01ffffff 	.word	0x01ffffff

08004248 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b094      	sub	sp, #80	; 0x50
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	603b      	str	r3, [r7, #0]
 8004254:	1dfb      	adds	r3, r7, #7
 8004256:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004258:	e0a7      	b.n	80043aa <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800425a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800425c:	3301      	adds	r3, #1
 800425e:	d100      	bne.n	8004262 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004260:	e0a3      	b.n	80043aa <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004262:	f7fc fea5 	bl	8000fb0 <HAL_GetTick>
 8004266:	0002      	movs	r2, r0
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800426e:	429a      	cmp	r2, r3
 8004270:	d302      	bcc.n	8004278 <UART_WaitOnFlagUntilTimeout+0x30>
 8004272:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004274:	2b00      	cmp	r3, #0
 8004276:	d13f      	bne.n	80042f8 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004278:	f3ef 8310 	mrs	r3, PRIMASK
 800427c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800427e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004280:	647b      	str	r3, [r7, #68]	; 0x44
 8004282:	2301      	movs	r3, #1
 8004284:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004288:	f383 8810 	msr	PRIMASK, r3
}
 800428c:	46c0      	nop			; (mov r8, r8)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	494e      	ldr	r1, [pc, #312]	; (80043d4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800429a:	400a      	ands	r2, r1
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042a0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042a4:	f383 8810 	msr	PRIMASK, r3
}
 80042a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042aa:	f3ef 8310 	mrs	r3, PRIMASK
 80042ae:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80042b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042b2:	643b      	str	r3, [r7, #64]	; 0x40
 80042b4:	2301      	movs	r3, #1
 80042b6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ba:	f383 8810 	msr	PRIMASK, r3
}
 80042be:	46c0      	nop			; (mov r8, r8)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689a      	ldr	r2, [r3, #8]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	2101      	movs	r1, #1
 80042cc:	438a      	bics	r2, r1
 80042ce:	609a      	str	r2, [r3, #8]
 80042d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042d6:	f383 8810 	msr	PRIMASK, r3
}
 80042da:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2288      	movs	r2, #136	; 0x88
 80042e0:	2120      	movs	r1, #32
 80042e2:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	228c      	movs	r2, #140	; 0x8c
 80042e8:	2120      	movs	r1, #32
 80042ea:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2284      	movs	r2, #132	; 0x84
 80042f0:	2100      	movs	r1, #0
 80042f2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e069      	b.n	80043cc <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2204      	movs	r2, #4
 8004300:	4013      	ands	r3, r2
 8004302:	d052      	beq.n	80043aa <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	69da      	ldr	r2, [r3, #28]
 800430a:	2380      	movs	r3, #128	; 0x80
 800430c:	011b      	lsls	r3, r3, #4
 800430e:	401a      	ands	r2, r3
 8004310:	2380      	movs	r3, #128	; 0x80
 8004312:	011b      	lsls	r3, r3, #4
 8004314:	429a      	cmp	r2, r3
 8004316:	d148      	bne.n	80043aa <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2280      	movs	r2, #128	; 0x80
 800431e:	0112      	lsls	r2, r2, #4
 8004320:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004322:	f3ef 8310 	mrs	r3, PRIMASK
 8004326:	613b      	str	r3, [r7, #16]
  return(result);
 8004328:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800432a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800432c:	2301      	movs	r3, #1
 800432e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	f383 8810 	msr	PRIMASK, r3
}
 8004336:	46c0      	nop			; (mov r8, r8)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4924      	ldr	r1, [pc, #144]	; (80043d4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004344:	400a      	ands	r2, r1
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800434a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	f383 8810 	msr	PRIMASK, r3
}
 8004352:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004354:	f3ef 8310 	mrs	r3, PRIMASK
 8004358:	61fb      	str	r3, [r7, #28]
  return(result);
 800435a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800435c:	64bb      	str	r3, [r7, #72]	; 0x48
 800435e:	2301      	movs	r3, #1
 8004360:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004362:	6a3b      	ldr	r3, [r7, #32]
 8004364:	f383 8810 	msr	PRIMASK, r3
}
 8004368:	46c0      	nop			; (mov r8, r8)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2101      	movs	r1, #1
 8004376:	438a      	bics	r2, r1
 8004378:	609a      	str	r2, [r3, #8]
 800437a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800437c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800437e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004380:	f383 8810 	msr	PRIMASK, r3
}
 8004384:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2288      	movs	r2, #136	; 0x88
 800438a:	2120      	movs	r1, #32
 800438c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	228c      	movs	r2, #140	; 0x8c
 8004392:	2120      	movs	r1, #32
 8004394:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2290      	movs	r2, #144	; 0x90
 800439a:	2120      	movs	r1, #32
 800439c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2284      	movs	r2, #132	; 0x84
 80043a2:	2100      	movs	r1, #0
 80043a4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e010      	b.n	80043cc <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	69db      	ldr	r3, [r3, #28]
 80043b0:	68ba      	ldr	r2, [r7, #8]
 80043b2:	4013      	ands	r3, r2
 80043b4:	68ba      	ldr	r2, [r7, #8]
 80043b6:	1ad3      	subs	r3, r2, r3
 80043b8:	425a      	negs	r2, r3
 80043ba:	4153      	adcs	r3, r2
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	001a      	movs	r2, r3
 80043c0:	1dfb      	adds	r3, r7, #7
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d100      	bne.n	80043ca <UART_WaitOnFlagUntilTimeout+0x182>
 80043c8:	e747      	b.n	800425a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	0018      	movs	r0, r3
 80043ce:	46bd      	mov	sp, r7
 80043d0:	b014      	add	sp, #80	; 0x50
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	fffffe5f 	.word	0xfffffe5f

080043d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b090      	sub	sp, #64	; 0x40
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	1dbb      	adds	r3, r7, #6
 80043e4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	68ba      	ldr	r2, [r7, #8]
 80043ea:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	1dba      	adds	r2, r7, #6
 80043f0:	215c      	movs	r1, #92	; 0x5c
 80043f2:	8812      	ldrh	r2, [r2, #0]
 80043f4:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2290      	movs	r2, #144	; 0x90
 80043fa:	2100      	movs	r1, #0
 80043fc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	228c      	movs	r2, #140	; 0x8c
 8004402:	2122      	movs	r1, #34	; 0x22
 8004404:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2280      	movs	r2, #128	; 0x80
 800440a:	589b      	ldr	r3, [r3, r2]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d02d      	beq.n	800446c <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2280      	movs	r2, #128	; 0x80
 8004414:	589b      	ldr	r3, [r3, r2]
 8004416:	4a40      	ldr	r2, [pc, #256]	; (8004518 <UART_Start_Receive_DMA+0x140>)
 8004418:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2280      	movs	r2, #128	; 0x80
 800441e:	589b      	ldr	r3, [r3, r2]
 8004420:	4a3e      	ldr	r2, [pc, #248]	; (800451c <UART_Start_Receive_DMA+0x144>)
 8004422:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2280      	movs	r2, #128	; 0x80
 8004428:	589b      	ldr	r3, [r3, r2]
 800442a:	4a3d      	ldr	r2, [pc, #244]	; (8004520 <UART_Start_Receive_DMA+0x148>)
 800442c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2280      	movs	r2, #128	; 0x80
 8004432:	589b      	ldr	r3, [r3, r2]
 8004434:	2200      	movs	r2, #0
 8004436:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2280      	movs	r2, #128	; 0x80
 800443c:	5898      	ldr	r0, [r3, r2]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	3324      	adds	r3, #36	; 0x24
 8004444:	0019      	movs	r1, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800444a:	001a      	movs	r2, r3
 800444c:	1dbb      	adds	r3, r7, #6
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	f7fc ff20 	bl	8001294 <HAL_DMA_Start_IT>
 8004454:	1e03      	subs	r3, r0, #0
 8004456:	d009      	beq.n	800446c <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2290      	movs	r2, #144	; 0x90
 800445c:	2110      	movs	r1, #16
 800445e:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	228c      	movs	r2, #140	; 0x8c
 8004464:	2120      	movs	r1, #32
 8004466:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e050      	b.n	800450e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d019      	beq.n	80044a8 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004474:	f3ef 8310 	mrs	r3, PRIMASK
 8004478:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800447a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800447c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800447e:	2301      	movs	r3, #1
 8004480:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004484:	f383 8810 	msr	PRIMASK, r3
}
 8004488:	46c0      	nop			; (mov r8, r8)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2180      	movs	r1, #128	; 0x80
 8004496:	0049      	lsls	r1, r1, #1
 8004498:	430a      	orrs	r2, r1
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800449e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a2:	f383 8810 	msr	PRIMASK, r3
}
 80044a6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044a8:	f3ef 8310 	mrs	r3, PRIMASK
 80044ac:	613b      	str	r3, [r7, #16]
  return(result);
 80044ae:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80044b2:	2301      	movs	r3, #1
 80044b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	f383 8810 	msr	PRIMASK, r3
}
 80044bc:	46c0      	nop			; (mov r8, r8)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689a      	ldr	r2, [r3, #8]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2101      	movs	r1, #1
 80044ca:	430a      	orrs	r2, r1
 80044cc:	609a      	str	r2, [r3, #8]
 80044ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044d2:	69bb      	ldr	r3, [r7, #24]
 80044d4:	f383 8810 	msr	PRIMASK, r3
}
 80044d8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044da:	f3ef 8310 	mrs	r3, PRIMASK
 80044de:	61fb      	str	r3, [r7, #28]
  return(result);
 80044e0:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044e2:	637b      	str	r3, [r7, #52]	; 0x34
 80044e4:	2301      	movs	r3, #1
 80044e6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	f383 8810 	msr	PRIMASK, r3
}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	689a      	ldr	r2, [r3, #8]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2140      	movs	r1, #64	; 0x40
 80044fc:	430a      	orrs	r2, r1
 80044fe:	609a      	str	r2, [r3, #8]
 8004500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004502:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004506:	f383 8810 	msr	PRIMASK, r3
}
 800450a:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	0018      	movs	r0, r3
 8004510:	46bd      	mov	sp, r7
 8004512:	b010      	add	sp, #64	; 0x40
 8004514:	bd80      	pop	{r7, pc}
 8004516:	46c0      	nop			; (mov r8, r8)
 8004518:	08004671 	.word	0x08004671
 800451c:	080047a1 	.word	0x080047a1
 8004520:	080047e3 	.word	0x080047e3

08004524 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b08a      	sub	sp, #40	; 0x28
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800452c:	f3ef 8310 	mrs	r3, PRIMASK
 8004530:	60bb      	str	r3, [r7, #8]
  return(result);
 8004532:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004534:	627b      	str	r3, [r7, #36]	; 0x24
 8004536:	2301      	movs	r3, #1
 8004538:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f383 8810 	msr	PRIMASK, r3
}
 8004540:	46c0      	nop			; (mov r8, r8)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	21c0      	movs	r1, #192	; 0xc0
 800454e:	438a      	bics	r2, r1
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	f383 8810 	msr	PRIMASK, r3
}
 800455c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800455e:	f3ef 8310 	mrs	r3, PRIMASK
 8004562:	617b      	str	r3, [r7, #20]
  return(result);
 8004564:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004566:	623b      	str	r3, [r7, #32]
 8004568:	2301      	movs	r3, #1
 800456a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	f383 8810 	msr	PRIMASK, r3
}
 8004572:	46c0      	nop			; (mov r8, r8)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	689a      	ldr	r2, [r3, #8]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4908      	ldr	r1, [pc, #32]	; (80045a0 <UART_EndTxTransfer+0x7c>)
 8004580:	400a      	ands	r2, r1
 8004582:	609a      	str	r2, [r3, #8]
 8004584:	6a3b      	ldr	r3, [r7, #32]
 8004586:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	f383 8810 	msr	PRIMASK, r3
}
 800458e:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2288      	movs	r2, #136	; 0x88
 8004594:	2120      	movs	r1, #32
 8004596:	5099      	str	r1, [r3, r2]
}
 8004598:	46c0      	nop			; (mov r8, r8)
 800459a:	46bd      	mov	sp, r7
 800459c:	b00a      	add	sp, #40	; 0x28
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	ff7fffff 	.word	0xff7fffff

080045a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b08e      	sub	sp, #56	; 0x38
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045ac:	f3ef 8310 	mrs	r3, PRIMASK
 80045b0:	617b      	str	r3, [r7, #20]
  return(result);
 80045b2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80045b4:	637b      	str	r3, [r7, #52]	; 0x34
 80045b6:	2301      	movs	r3, #1
 80045b8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	f383 8810 	msr	PRIMASK, r3
}
 80045c0:	46c0      	nop			; (mov r8, r8)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4926      	ldr	r1, [pc, #152]	; (8004668 <UART_EndRxTransfer+0xc4>)
 80045ce:	400a      	ands	r2, r1
 80045d0:	601a      	str	r2, [r3, #0]
 80045d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	f383 8810 	msr	PRIMASK, r3
}
 80045dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045de:	f3ef 8310 	mrs	r3, PRIMASK
 80045e2:	623b      	str	r3, [r7, #32]
  return(result);
 80045e4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80045e6:	633b      	str	r3, [r7, #48]	; 0x30
 80045e8:	2301      	movs	r3, #1
 80045ea:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ee:	f383 8810 	msr	PRIMASK, r3
}
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689a      	ldr	r2, [r3, #8]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	491b      	ldr	r1, [pc, #108]	; (800466c <UART_EndRxTransfer+0xc8>)
 8004600:	400a      	ands	r2, r1
 8004602:	609a      	str	r2, [r3, #8]
 8004604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004606:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800460a:	f383 8810 	msr	PRIMASK, r3
}
 800460e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004614:	2b01      	cmp	r3, #1
 8004616:	d118      	bne.n	800464a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004618:	f3ef 8310 	mrs	r3, PRIMASK
 800461c:	60bb      	str	r3, [r7, #8]
  return(result);
 800461e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004620:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004622:	2301      	movs	r3, #1
 8004624:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f383 8810 	msr	PRIMASK, r3
}
 800462c:	46c0      	nop			; (mov r8, r8)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2110      	movs	r1, #16
 800463a:	438a      	bics	r2, r1
 800463c:	601a      	str	r2, [r3, #0]
 800463e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004640:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	f383 8810 	msr	PRIMASK, r3
}
 8004648:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	228c      	movs	r2, #140	; 0x8c
 800464e:	2120      	movs	r1, #32
 8004650:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800465e:	46c0      	nop			; (mov r8, r8)
 8004660:	46bd      	mov	sp, r7
 8004662:	b00e      	add	sp, #56	; 0x38
 8004664:	bd80      	pop	{r7, pc}
 8004666:	46c0      	nop			; (mov r8, r8)
 8004668:	fffffedf 	.word	0xfffffedf
 800466c:	effffffe 	.word	0xeffffffe

08004670 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b094      	sub	sp, #80	; 0x50
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467c:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2220      	movs	r2, #32
 8004686:	4013      	ands	r3, r2
 8004688:	d16f      	bne.n	800476a <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800468a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800468c:	225e      	movs	r2, #94	; 0x5e
 800468e:	2100      	movs	r1, #0
 8004690:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004692:	f3ef 8310 	mrs	r3, PRIMASK
 8004696:	61bb      	str	r3, [r7, #24]
  return(result);
 8004698:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800469a:	64bb      	str	r3, [r7, #72]	; 0x48
 800469c:	2301      	movs	r3, #1
 800469e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	f383 8810 	msr	PRIMASK, r3
}
 80046a6:	46c0      	nop			; (mov r8, r8)
 80046a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	493a      	ldr	r1, [pc, #232]	; (800479c <UART_DMAReceiveCplt+0x12c>)
 80046b4:	400a      	ands	r2, r1
 80046b6:	601a      	str	r2, [r3, #0]
 80046b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80046ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046bc:	6a3b      	ldr	r3, [r7, #32]
 80046be:	f383 8810 	msr	PRIMASK, r3
}
 80046c2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046c4:	f3ef 8310 	mrs	r3, PRIMASK
 80046c8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80046ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046cc:	647b      	str	r3, [r7, #68]	; 0x44
 80046ce:	2301      	movs	r3, #1
 80046d0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d4:	f383 8810 	msr	PRIMASK, r3
}
 80046d8:	46c0      	nop			; (mov r8, r8)
 80046da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	689a      	ldr	r2, [r3, #8]
 80046e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2101      	movs	r1, #1
 80046e6:	438a      	bics	r2, r1
 80046e8:	609a      	str	r2, [r3, #8]
 80046ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046f0:	f383 8810 	msr	PRIMASK, r3
}
 80046f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046f6:	f3ef 8310 	mrs	r3, PRIMASK
 80046fa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80046fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046fe:	643b      	str	r3, [r7, #64]	; 0x40
 8004700:	2301      	movs	r3, #1
 8004702:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004706:	f383 8810 	msr	PRIMASK, r3
}
 800470a:	46c0      	nop			; (mov r8, r8)
 800470c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	689a      	ldr	r2, [r3, #8]
 8004712:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2140      	movs	r1, #64	; 0x40
 8004718:	438a      	bics	r2, r1
 800471a:	609a      	str	r2, [r3, #8]
 800471c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800471e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004722:	f383 8810 	msr	PRIMASK, r3
}
 8004726:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800472a:	228c      	movs	r2, #140	; 0x8c
 800472c:	2120      	movs	r1, #32
 800472e:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004730:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004732:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004734:	2b01      	cmp	r3, #1
 8004736:	d118      	bne.n	800476a <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004738:	f3ef 8310 	mrs	r3, PRIMASK
 800473c:	60fb      	str	r3, [r7, #12]
  return(result);
 800473e:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004740:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004742:	2301      	movs	r3, #1
 8004744:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	f383 8810 	msr	PRIMASK, r3
}
 800474c:	46c0      	nop			; (mov r8, r8)
 800474e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2110      	movs	r1, #16
 800475a:	438a      	bics	r2, r1
 800475c:	601a      	str	r2, [r3, #0]
 800475e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004760:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	f383 8810 	msr	PRIMASK, r3
}
 8004768:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800476a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800476c:	2200      	movs	r2, #0
 800476e:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004770:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004772:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004774:	2b01      	cmp	r3, #1
 8004776:	d108      	bne.n	800478a <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004778:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800477a:	225c      	movs	r2, #92	; 0x5c
 800477c:	5a9a      	ldrh	r2, [r3, r2]
 800477e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004780:	0011      	movs	r1, r2
 8004782:	0018      	movs	r0, r3
 8004784:	f7fc f984 	bl	8000a90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004788:	e003      	b.n	8004792 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800478a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800478c:	0018      	movs	r0, r3
 800478e:	f7ff f983 	bl	8003a98 <HAL_UART_RxCpltCallback>
}
 8004792:	46c0      	nop			; (mov r8, r8)
 8004794:	46bd      	mov	sp, r7
 8004796:	b014      	add	sp, #80	; 0x50
 8004798:	bd80      	pop	{r7, pc}
 800479a:	46c0      	nop			; (mov r8, r8)
 800479c:	fffffeff 	.word	0xfffffeff

080047a0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ac:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2201      	movs	r2, #1
 80047b2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d10a      	bne.n	80047d2 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	225c      	movs	r2, #92	; 0x5c
 80047c0:	5a9b      	ldrh	r3, [r3, r2]
 80047c2:	085b      	lsrs	r3, r3, #1
 80047c4:	b29a      	uxth	r2, r3
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	0011      	movs	r1, r2
 80047ca:	0018      	movs	r0, r3
 80047cc:	f7fc f960 	bl	8000a90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80047d0:	e003      	b.n	80047da <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	0018      	movs	r0, r3
 80047d6:	f7ff f967 	bl	8003aa8 <HAL_UART_RxHalfCpltCallback>
}
 80047da:	46c0      	nop			; (mov r8, r8)
 80047dc:	46bd      	mov	sp, r7
 80047de:	b004      	add	sp, #16
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b086      	sub	sp, #24
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ee:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	2288      	movs	r2, #136	; 0x88
 80047f4:	589b      	ldr	r3, [r3, r2]
 80047f6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	228c      	movs	r2, #140	; 0x8c
 80047fc:	589b      	ldr	r3, [r3, r2]
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	2280      	movs	r2, #128	; 0x80
 8004808:	4013      	ands	r3, r2
 800480a:	2b80      	cmp	r3, #128	; 0x80
 800480c:	d10a      	bne.n	8004824 <UART_DMAError+0x42>
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	2b21      	cmp	r3, #33	; 0x21
 8004812:	d107      	bne.n	8004824 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	2256      	movs	r2, #86	; 0x56
 8004818:	2100      	movs	r1, #0
 800481a:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	0018      	movs	r0, r3
 8004820:	f7ff fe80 	bl	8004524 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	2240      	movs	r2, #64	; 0x40
 800482c:	4013      	ands	r3, r2
 800482e:	2b40      	cmp	r3, #64	; 0x40
 8004830:	d10a      	bne.n	8004848 <UART_DMAError+0x66>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2b22      	cmp	r3, #34	; 0x22
 8004836:	d107      	bne.n	8004848 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	225e      	movs	r2, #94	; 0x5e
 800483c:	2100      	movs	r1, #0
 800483e:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	0018      	movs	r0, r3
 8004844:	f7ff feae 	bl	80045a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	2290      	movs	r2, #144	; 0x90
 800484c:	589b      	ldr	r3, [r3, r2]
 800484e:	2210      	movs	r2, #16
 8004850:	431a      	orrs	r2, r3
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	2190      	movs	r1, #144	; 0x90
 8004856:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	0018      	movs	r0, r3
 800485c:	f7ff f92c 	bl	8003ab8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004860:	46c0      	nop			; (mov r8, r8)
 8004862:	46bd      	mov	sp, r7
 8004864:	b006      	add	sp, #24
 8004866:	bd80      	pop	{r7, pc}

08004868 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004874:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	225e      	movs	r2, #94	; 0x5e
 800487a:	2100      	movs	r1, #0
 800487c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2256      	movs	r2, #86	; 0x56
 8004882:	2100      	movs	r1, #0
 8004884:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	0018      	movs	r0, r3
 800488a:	f7ff f915 	bl	8003ab8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800488e:	46c0      	nop			; (mov r8, r8)
 8004890:	46bd      	mov	sp, r7
 8004892:	b004      	add	sp, #16
 8004894:	bd80      	pop	{r7, pc}

08004896 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004896:	b580      	push	{r7, lr}
 8004898:	b086      	sub	sp, #24
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800489e:	f3ef 8310 	mrs	r3, PRIMASK
 80048a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80048a4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80048a6:	617b      	str	r3, [r7, #20]
 80048a8:	2301      	movs	r3, #1
 80048aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f383 8810 	msr	PRIMASK, r3
}
 80048b2:	46c0      	nop			; (mov r8, r8)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2140      	movs	r1, #64	; 0x40
 80048c0:	438a      	bics	r2, r1
 80048c2:	601a      	str	r2, [r3, #0]
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	f383 8810 	msr	PRIMASK, r3
}
 80048ce:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2288      	movs	r2, #136	; 0x88
 80048d4:	2120      	movs	r1, #32
 80048d6:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	0018      	movs	r0, r3
 80048e2:	f7ff f8d1 	bl	8003a88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048e6:	46c0      	nop			; (mov r8, r8)
 80048e8:	46bd      	mov	sp, r7
 80048ea:	b006      	add	sp, #24
 80048ec:	bd80      	pop	{r7, pc}

080048ee <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80048ee:	b580      	push	{r7, lr}
 80048f0:	b082      	sub	sp, #8
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80048f6:	46c0      	nop			; (mov r8, r8)
 80048f8:	46bd      	mov	sp, r7
 80048fa:	b002      	add	sp, #8
 80048fc:	bd80      	pop	{r7, pc}

080048fe <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80048fe:	b580      	push	{r7, lr}
 8004900:	b082      	sub	sp, #8
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004906:	46c0      	nop			; (mov r8, r8)
 8004908:	46bd      	mov	sp, r7
 800490a:	b002      	add	sp, #8
 800490c:	bd80      	pop	{r7, pc}

0800490e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b082      	sub	sp, #8
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004916:	46c0      	nop			; (mov r8, r8)
 8004918:	46bd      	mov	sp, r7
 800491a:	b002      	add	sp, #8
 800491c:	bd80      	pop	{r7, pc}
	...

08004920 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2284      	movs	r2, #132	; 0x84
 800492c:	5c9b      	ldrb	r3, [r3, r2]
 800492e:	2b01      	cmp	r3, #1
 8004930:	d101      	bne.n	8004936 <HAL_UARTEx_DisableFifoMode+0x16>
 8004932:	2302      	movs	r3, #2
 8004934:	e027      	b.n	8004986 <HAL_UARTEx_DisableFifoMode+0x66>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2284      	movs	r2, #132	; 0x84
 800493a:	2101      	movs	r1, #1
 800493c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2288      	movs	r2, #136	; 0x88
 8004942:	2124      	movs	r1, #36	; 0x24
 8004944:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2101      	movs	r1, #1
 800495a:	438a      	bics	r2, r1
 800495c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	4a0b      	ldr	r2, [pc, #44]	; (8004990 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004962:	4013      	ands	r3, r2
 8004964:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68fa      	ldr	r2, [r7, #12]
 8004972:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2288      	movs	r2, #136	; 0x88
 8004978:	2120      	movs	r1, #32
 800497a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2284      	movs	r2, #132	; 0x84
 8004980:	2100      	movs	r1, #0
 8004982:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	0018      	movs	r0, r3
 8004988:	46bd      	mov	sp, r7
 800498a:	b004      	add	sp, #16
 800498c:	bd80      	pop	{r7, pc}
 800498e:	46c0      	nop			; (mov r8, r8)
 8004990:	dfffffff 	.word	0xdfffffff

08004994 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2284      	movs	r2, #132	; 0x84
 80049a2:	5c9b      	ldrb	r3, [r3, r2]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d101      	bne.n	80049ac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80049a8:	2302      	movs	r3, #2
 80049aa:	e02e      	b.n	8004a0a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2284      	movs	r2, #132	; 0x84
 80049b0:	2101      	movs	r1, #1
 80049b2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2288      	movs	r2, #136	; 0x88
 80049b8:	2124      	movs	r1, #36	; 0x24
 80049ba:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2101      	movs	r1, #1
 80049d0:	438a      	bics	r2, r1
 80049d2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	00db      	lsls	r3, r3, #3
 80049dc:	08d9      	lsrs	r1, r3, #3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	430a      	orrs	r2, r1
 80049e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	0018      	movs	r0, r3
 80049ec:	f000 f8bc 	bl	8004b68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2288      	movs	r2, #136	; 0x88
 80049fc:	2120      	movs	r1, #32
 80049fe:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2284      	movs	r2, #132	; 0x84
 8004a04:	2100      	movs	r1, #0
 8004a06:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	0018      	movs	r0, r3
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	b004      	add	sp, #16
 8004a10:	bd80      	pop	{r7, pc}
	...

08004a14 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2284      	movs	r2, #132	; 0x84
 8004a22:	5c9b      	ldrb	r3, [r3, r2]
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d101      	bne.n	8004a2c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004a28:	2302      	movs	r3, #2
 8004a2a:	e02f      	b.n	8004a8c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2284      	movs	r2, #132	; 0x84
 8004a30:	2101      	movs	r1, #1
 8004a32:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2288      	movs	r2, #136	; 0x88
 8004a38:	2124      	movs	r1, #36	; 0x24
 8004a3a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2101      	movs	r1, #1
 8004a50:	438a      	bics	r2, r1
 8004a52:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	4a0e      	ldr	r2, [pc, #56]	; (8004a94 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	0019      	movs	r1, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	0018      	movs	r0, r3
 8004a6e:	f000 f87b 	bl	8004b68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2288      	movs	r2, #136	; 0x88
 8004a7e:	2120      	movs	r1, #32
 8004a80:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2284      	movs	r2, #132	; 0x84
 8004a86:	2100      	movs	r1, #0
 8004a88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	0018      	movs	r0, r3
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	b004      	add	sp, #16
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	f1ffffff 	.word	0xf1ffffff

08004a98 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a98:	b5b0      	push	{r4, r5, r7, lr}
 8004a9a:	b08a      	sub	sp, #40	; 0x28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	1dbb      	adds	r3, r7, #6
 8004aa4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	228c      	movs	r2, #140	; 0x8c
 8004aaa:	589b      	ldr	r3, [r3, r2]
 8004aac:	2b20      	cmp	r3, #32
 8004aae:	d156      	bne.n	8004b5e <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004ab6:	1dbb      	adds	r3, r7, #6
 8004ab8:	881b      	ldrh	r3, [r3, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e04e      	b.n	8004b60 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	689a      	ldr	r2, [r3, #8]
 8004ac6:	2380      	movs	r3, #128	; 0x80
 8004ac8:	015b      	lsls	r3, r3, #5
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d109      	bne.n	8004ae2 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d105      	bne.n	8004ae2 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	4013      	ands	r3, r2
 8004adc:	d001      	beq.n	8004ae2 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e03e      	b.n	8004b60 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2200      	movs	r2, #0
 8004aec:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004aee:	2527      	movs	r5, #39	; 0x27
 8004af0:	197c      	adds	r4, r7, r5
 8004af2:	1dbb      	adds	r3, r7, #6
 8004af4:	881a      	ldrh	r2, [r3, #0]
 8004af6:	68b9      	ldr	r1, [r7, #8]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	0018      	movs	r0, r3
 8004afc:	f7ff fc6c 	bl	80043d8 <UART_Start_Receive_DMA>
 8004b00:	0003      	movs	r3, r0
 8004b02:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004b04:	197b      	adds	r3, r7, r5
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d124      	bne.n	8004b56 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d11c      	bne.n	8004b4e <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2210      	movs	r2, #16
 8004b1a:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b1c:	f3ef 8310 	mrs	r3, PRIMASK
 8004b20:	617b      	str	r3, [r7, #20]
  return(result);
 8004b22:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b24:	623b      	str	r3, [r7, #32]
 8004b26:	2301      	movs	r3, #1
 8004b28:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	f383 8810 	msr	PRIMASK, r3
}
 8004b30:	46c0      	nop			; (mov r8, r8)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2110      	movs	r1, #16
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	6a3b      	ldr	r3, [r7, #32]
 8004b44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	f383 8810 	msr	PRIMASK, r3
}
 8004b4c:	e003      	b.n	8004b56 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004b4e:	2327      	movs	r3, #39	; 0x27
 8004b50:	18fb      	adds	r3, r7, r3
 8004b52:	2201      	movs	r2, #1
 8004b54:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8004b56:	2327      	movs	r3, #39	; 0x27
 8004b58:	18fb      	adds	r3, r7, r3
 8004b5a:	781b      	ldrb	r3, [r3, #0]
 8004b5c:	e000      	b.n	8004b60 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8004b5e:	2302      	movs	r3, #2
  }
}
 8004b60:	0018      	movs	r0, r3
 8004b62:	46bd      	mov	sp, r7
 8004b64:	b00a      	add	sp, #40	; 0x28
 8004b66:	bdb0      	pop	{r4, r5, r7, pc}

08004b68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d108      	bne.n	8004b8a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	226a      	movs	r2, #106	; 0x6a
 8004b7c:	2101      	movs	r1, #1
 8004b7e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2268      	movs	r2, #104	; 0x68
 8004b84:	2101      	movs	r1, #1
 8004b86:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004b88:	e043      	b.n	8004c12 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004b8a:	260f      	movs	r6, #15
 8004b8c:	19bb      	adds	r3, r7, r6
 8004b8e:	2208      	movs	r2, #8
 8004b90:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004b92:	200e      	movs	r0, #14
 8004b94:	183b      	adds	r3, r7, r0
 8004b96:	2208      	movs	r2, #8
 8004b98:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	0e5b      	lsrs	r3, r3, #25
 8004ba2:	b2da      	uxtb	r2, r3
 8004ba4:	240d      	movs	r4, #13
 8004ba6:	193b      	adds	r3, r7, r4
 8004ba8:	2107      	movs	r1, #7
 8004baa:	400a      	ands	r2, r1
 8004bac:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	0f5b      	lsrs	r3, r3, #29
 8004bb6:	b2da      	uxtb	r2, r3
 8004bb8:	250c      	movs	r5, #12
 8004bba:	197b      	adds	r3, r7, r5
 8004bbc:	2107      	movs	r1, #7
 8004bbe:	400a      	ands	r2, r1
 8004bc0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004bc2:	183b      	adds	r3, r7, r0
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	197a      	adds	r2, r7, r5
 8004bc8:	7812      	ldrb	r2, [r2, #0]
 8004bca:	4914      	ldr	r1, [pc, #80]	; (8004c1c <UARTEx_SetNbDataToProcess+0xb4>)
 8004bcc:	5c8a      	ldrb	r2, [r1, r2]
 8004bce:	435a      	muls	r2, r3
 8004bd0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004bd2:	197b      	adds	r3, r7, r5
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	4a12      	ldr	r2, [pc, #72]	; (8004c20 <UARTEx_SetNbDataToProcess+0xb8>)
 8004bd8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004bda:	0019      	movs	r1, r3
 8004bdc:	f7fb fb2e 	bl	800023c <__divsi3>
 8004be0:	0003      	movs	r3, r0
 8004be2:	b299      	uxth	r1, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	226a      	movs	r2, #106	; 0x6a
 8004be8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004bea:	19bb      	adds	r3, r7, r6
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	193a      	adds	r2, r7, r4
 8004bf0:	7812      	ldrb	r2, [r2, #0]
 8004bf2:	490a      	ldr	r1, [pc, #40]	; (8004c1c <UARTEx_SetNbDataToProcess+0xb4>)
 8004bf4:	5c8a      	ldrb	r2, [r1, r2]
 8004bf6:	435a      	muls	r2, r3
 8004bf8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004bfa:	193b      	adds	r3, r7, r4
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	4a08      	ldr	r2, [pc, #32]	; (8004c20 <UARTEx_SetNbDataToProcess+0xb8>)
 8004c00:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004c02:	0019      	movs	r1, r3
 8004c04:	f7fb fb1a 	bl	800023c <__divsi3>
 8004c08:	0003      	movs	r3, r0
 8004c0a:	b299      	uxth	r1, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2268      	movs	r2, #104	; 0x68
 8004c10:	5299      	strh	r1, [r3, r2]
}
 8004c12:	46c0      	nop			; (mov r8, r8)
 8004c14:	46bd      	mov	sp, r7
 8004c16:	b005      	add	sp, #20
 8004c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c1a:	46c0      	nop			; (mov r8, r8)
 8004c1c:	08005630 	.word	0x08005630
 8004c20:	08005638 	.word	0x08005638

08004c24 <__errno>:
 8004c24:	4b01      	ldr	r3, [pc, #4]	; (8004c2c <__errno+0x8>)
 8004c26:	6818      	ldr	r0, [r3, #0]
 8004c28:	4770      	bx	lr
 8004c2a:	46c0      	nop			; (mov r8, r8)
 8004c2c:	20000014 	.word	0x20000014

08004c30 <__libc_init_array>:
 8004c30:	b570      	push	{r4, r5, r6, lr}
 8004c32:	2600      	movs	r6, #0
 8004c34:	4d0c      	ldr	r5, [pc, #48]	; (8004c68 <__libc_init_array+0x38>)
 8004c36:	4c0d      	ldr	r4, [pc, #52]	; (8004c6c <__libc_init_array+0x3c>)
 8004c38:	1b64      	subs	r4, r4, r5
 8004c3a:	10a4      	asrs	r4, r4, #2
 8004c3c:	42a6      	cmp	r6, r4
 8004c3e:	d109      	bne.n	8004c54 <__libc_init_array+0x24>
 8004c40:	2600      	movs	r6, #0
 8004c42:	f000 fc9d 	bl	8005580 <_init>
 8004c46:	4d0a      	ldr	r5, [pc, #40]	; (8004c70 <__libc_init_array+0x40>)
 8004c48:	4c0a      	ldr	r4, [pc, #40]	; (8004c74 <__libc_init_array+0x44>)
 8004c4a:	1b64      	subs	r4, r4, r5
 8004c4c:	10a4      	asrs	r4, r4, #2
 8004c4e:	42a6      	cmp	r6, r4
 8004c50:	d105      	bne.n	8004c5e <__libc_init_array+0x2e>
 8004c52:	bd70      	pop	{r4, r5, r6, pc}
 8004c54:	00b3      	lsls	r3, r6, #2
 8004c56:	58eb      	ldr	r3, [r5, r3]
 8004c58:	4798      	blx	r3
 8004c5a:	3601      	adds	r6, #1
 8004c5c:	e7ee      	b.n	8004c3c <__libc_init_array+0xc>
 8004c5e:	00b3      	lsls	r3, r6, #2
 8004c60:	58eb      	ldr	r3, [r5, r3]
 8004c62:	4798      	blx	r3
 8004c64:	3601      	adds	r6, #1
 8004c66:	e7f2      	b.n	8004c4e <__libc_init_array+0x1e>
 8004c68:	0800567c 	.word	0x0800567c
 8004c6c:	0800567c 	.word	0x0800567c
 8004c70:	0800567c 	.word	0x0800567c
 8004c74:	08005680 	.word	0x08005680

08004c78 <memset>:
 8004c78:	0003      	movs	r3, r0
 8004c7a:	1882      	adds	r2, r0, r2
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d100      	bne.n	8004c82 <memset+0xa>
 8004c80:	4770      	bx	lr
 8004c82:	7019      	strb	r1, [r3, #0]
 8004c84:	3301      	adds	r3, #1
 8004c86:	e7f9      	b.n	8004c7c <memset+0x4>

08004c88 <siprintf>:
 8004c88:	b40e      	push	{r1, r2, r3}
 8004c8a:	b500      	push	{lr}
 8004c8c:	490b      	ldr	r1, [pc, #44]	; (8004cbc <siprintf+0x34>)
 8004c8e:	b09c      	sub	sp, #112	; 0x70
 8004c90:	ab1d      	add	r3, sp, #116	; 0x74
 8004c92:	9002      	str	r0, [sp, #8]
 8004c94:	9006      	str	r0, [sp, #24]
 8004c96:	9107      	str	r1, [sp, #28]
 8004c98:	9104      	str	r1, [sp, #16]
 8004c9a:	4809      	ldr	r0, [pc, #36]	; (8004cc0 <siprintf+0x38>)
 8004c9c:	4909      	ldr	r1, [pc, #36]	; (8004cc4 <siprintf+0x3c>)
 8004c9e:	cb04      	ldmia	r3!, {r2}
 8004ca0:	9105      	str	r1, [sp, #20]
 8004ca2:	6800      	ldr	r0, [r0, #0]
 8004ca4:	a902      	add	r1, sp, #8
 8004ca6:	9301      	str	r3, [sp, #4]
 8004ca8:	f000 f882 	bl	8004db0 <_svfiprintf_r>
 8004cac:	2300      	movs	r3, #0
 8004cae:	9a02      	ldr	r2, [sp, #8]
 8004cb0:	7013      	strb	r3, [r2, #0]
 8004cb2:	b01c      	add	sp, #112	; 0x70
 8004cb4:	bc08      	pop	{r3}
 8004cb6:	b003      	add	sp, #12
 8004cb8:	4718      	bx	r3
 8004cba:	46c0      	nop			; (mov r8, r8)
 8004cbc:	7fffffff 	.word	0x7fffffff
 8004cc0:	20000014 	.word	0x20000014
 8004cc4:	ffff0208 	.word	0xffff0208

08004cc8 <strncmp>:
 8004cc8:	b530      	push	{r4, r5, lr}
 8004cca:	0005      	movs	r5, r0
 8004ccc:	1e10      	subs	r0, r2, #0
 8004cce:	d008      	beq.n	8004ce2 <strncmp+0x1a>
 8004cd0:	2400      	movs	r4, #0
 8004cd2:	3a01      	subs	r2, #1
 8004cd4:	5d2b      	ldrb	r3, [r5, r4]
 8004cd6:	5d08      	ldrb	r0, [r1, r4]
 8004cd8:	4283      	cmp	r3, r0
 8004cda:	d101      	bne.n	8004ce0 <strncmp+0x18>
 8004cdc:	4294      	cmp	r4, r2
 8004cde:	d101      	bne.n	8004ce4 <strncmp+0x1c>
 8004ce0:	1a18      	subs	r0, r3, r0
 8004ce2:	bd30      	pop	{r4, r5, pc}
 8004ce4:	3401      	adds	r4, #1
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1f4      	bne.n	8004cd4 <strncmp+0xc>
 8004cea:	e7f9      	b.n	8004ce0 <strncmp+0x18>

08004cec <__ssputs_r>:
 8004cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cee:	688e      	ldr	r6, [r1, #8]
 8004cf0:	b085      	sub	sp, #20
 8004cf2:	0007      	movs	r7, r0
 8004cf4:	000c      	movs	r4, r1
 8004cf6:	9203      	str	r2, [sp, #12]
 8004cf8:	9301      	str	r3, [sp, #4]
 8004cfa:	429e      	cmp	r6, r3
 8004cfc:	d83c      	bhi.n	8004d78 <__ssputs_r+0x8c>
 8004cfe:	2390      	movs	r3, #144	; 0x90
 8004d00:	898a      	ldrh	r2, [r1, #12]
 8004d02:	00db      	lsls	r3, r3, #3
 8004d04:	421a      	tst	r2, r3
 8004d06:	d034      	beq.n	8004d72 <__ssputs_r+0x86>
 8004d08:	6909      	ldr	r1, [r1, #16]
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	6960      	ldr	r0, [r4, #20]
 8004d0e:	1a5b      	subs	r3, r3, r1
 8004d10:	9302      	str	r3, [sp, #8]
 8004d12:	2303      	movs	r3, #3
 8004d14:	4343      	muls	r3, r0
 8004d16:	0fdd      	lsrs	r5, r3, #31
 8004d18:	18ed      	adds	r5, r5, r3
 8004d1a:	9b01      	ldr	r3, [sp, #4]
 8004d1c:	9802      	ldr	r0, [sp, #8]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	181b      	adds	r3, r3, r0
 8004d22:	106d      	asrs	r5, r5, #1
 8004d24:	42ab      	cmp	r3, r5
 8004d26:	d900      	bls.n	8004d2a <__ssputs_r+0x3e>
 8004d28:	001d      	movs	r5, r3
 8004d2a:	0553      	lsls	r3, r2, #21
 8004d2c:	d532      	bpl.n	8004d94 <__ssputs_r+0xa8>
 8004d2e:	0029      	movs	r1, r5
 8004d30:	0038      	movs	r0, r7
 8004d32:	f000 fb53 	bl	80053dc <_malloc_r>
 8004d36:	1e06      	subs	r6, r0, #0
 8004d38:	d109      	bne.n	8004d4e <__ssputs_r+0x62>
 8004d3a:	230c      	movs	r3, #12
 8004d3c:	603b      	str	r3, [r7, #0]
 8004d3e:	2340      	movs	r3, #64	; 0x40
 8004d40:	2001      	movs	r0, #1
 8004d42:	89a2      	ldrh	r2, [r4, #12]
 8004d44:	4240      	negs	r0, r0
 8004d46:	4313      	orrs	r3, r2
 8004d48:	81a3      	strh	r3, [r4, #12]
 8004d4a:	b005      	add	sp, #20
 8004d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d4e:	9a02      	ldr	r2, [sp, #8]
 8004d50:	6921      	ldr	r1, [r4, #16]
 8004d52:	f000 faba 	bl	80052ca <memcpy>
 8004d56:	89a3      	ldrh	r3, [r4, #12]
 8004d58:	4a14      	ldr	r2, [pc, #80]	; (8004dac <__ssputs_r+0xc0>)
 8004d5a:	401a      	ands	r2, r3
 8004d5c:	2380      	movs	r3, #128	; 0x80
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	81a3      	strh	r3, [r4, #12]
 8004d62:	9b02      	ldr	r3, [sp, #8]
 8004d64:	6126      	str	r6, [r4, #16]
 8004d66:	18f6      	adds	r6, r6, r3
 8004d68:	6026      	str	r6, [r4, #0]
 8004d6a:	6165      	str	r5, [r4, #20]
 8004d6c:	9e01      	ldr	r6, [sp, #4]
 8004d6e:	1aed      	subs	r5, r5, r3
 8004d70:	60a5      	str	r5, [r4, #8]
 8004d72:	9b01      	ldr	r3, [sp, #4]
 8004d74:	429e      	cmp	r6, r3
 8004d76:	d900      	bls.n	8004d7a <__ssputs_r+0x8e>
 8004d78:	9e01      	ldr	r6, [sp, #4]
 8004d7a:	0032      	movs	r2, r6
 8004d7c:	9903      	ldr	r1, [sp, #12]
 8004d7e:	6820      	ldr	r0, [r4, #0]
 8004d80:	f000 faac 	bl	80052dc <memmove>
 8004d84:	68a3      	ldr	r3, [r4, #8]
 8004d86:	2000      	movs	r0, #0
 8004d88:	1b9b      	subs	r3, r3, r6
 8004d8a:	60a3      	str	r3, [r4, #8]
 8004d8c:	6823      	ldr	r3, [r4, #0]
 8004d8e:	199e      	adds	r6, r3, r6
 8004d90:	6026      	str	r6, [r4, #0]
 8004d92:	e7da      	b.n	8004d4a <__ssputs_r+0x5e>
 8004d94:	002a      	movs	r2, r5
 8004d96:	0038      	movs	r0, r7
 8004d98:	f000 fb96 	bl	80054c8 <_realloc_r>
 8004d9c:	1e06      	subs	r6, r0, #0
 8004d9e:	d1e0      	bne.n	8004d62 <__ssputs_r+0x76>
 8004da0:	0038      	movs	r0, r7
 8004da2:	6921      	ldr	r1, [r4, #16]
 8004da4:	f000 faae 	bl	8005304 <_free_r>
 8004da8:	e7c7      	b.n	8004d3a <__ssputs_r+0x4e>
 8004daa:	46c0      	nop			; (mov r8, r8)
 8004dac:	fffffb7f 	.word	0xfffffb7f

08004db0 <_svfiprintf_r>:
 8004db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004db2:	b0a1      	sub	sp, #132	; 0x84
 8004db4:	9003      	str	r0, [sp, #12]
 8004db6:	001d      	movs	r5, r3
 8004db8:	898b      	ldrh	r3, [r1, #12]
 8004dba:	000f      	movs	r7, r1
 8004dbc:	0016      	movs	r6, r2
 8004dbe:	061b      	lsls	r3, r3, #24
 8004dc0:	d511      	bpl.n	8004de6 <_svfiprintf_r+0x36>
 8004dc2:	690b      	ldr	r3, [r1, #16]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d10e      	bne.n	8004de6 <_svfiprintf_r+0x36>
 8004dc8:	2140      	movs	r1, #64	; 0x40
 8004dca:	f000 fb07 	bl	80053dc <_malloc_r>
 8004dce:	6038      	str	r0, [r7, #0]
 8004dd0:	6138      	str	r0, [r7, #16]
 8004dd2:	2800      	cmp	r0, #0
 8004dd4:	d105      	bne.n	8004de2 <_svfiprintf_r+0x32>
 8004dd6:	230c      	movs	r3, #12
 8004dd8:	9a03      	ldr	r2, [sp, #12]
 8004dda:	3801      	subs	r0, #1
 8004ddc:	6013      	str	r3, [r2, #0]
 8004dde:	b021      	add	sp, #132	; 0x84
 8004de0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004de2:	2340      	movs	r3, #64	; 0x40
 8004de4:	617b      	str	r3, [r7, #20]
 8004de6:	2300      	movs	r3, #0
 8004de8:	ac08      	add	r4, sp, #32
 8004dea:	6163      	str	r3, [r4, #20]
 8004dec:	3320      	adds	r3, #32
 8004dee:	7663      	strb	r3, [r4, #25]
 8004df0:	3310      	adds	r3, #16
 8004df2:	76a3      	strb	r3, [r4, #26]
 8004df4:	9507      	str	r5, [sp, #28]
 8004df6:	0035      	movs	r5, r6
 8004df8:	782b      	ldrb	r3, [r5, #0]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d001      	beq.n	8004e02 <_svfiprintf_r+0x52>
 8004dfe:	2b25      	cmp	r3, #37	; 0x25
 8004e00:	d147      	bne.n	8004e92 <_svfiprintf_r+0xe2>
 8004e02:	1bab      	subs	r3, r5, r6
 8004e04:	9305      	str	r3, [sp, #20]
 8004e06:	42b5      	cmp	r5, r6
 8004e08:	d00c      	beq.n	8004e24 <_svfiprintf_r+0x74>
 8004e0a:	0032      	movs	r2, r6
 8004e0c:	0039      	movs	r1, r7
 8004e0e:	9803      	ldr	r0, [sp, #12]
 8004e10:	f7ff ff6c 	bl	8004cec <__ssputs_r>
 8004e14:	1c43      	adds	r3, r0, #1
 8004e16:	d100      	bne.n	8004e1a <_svfiprintf_r+0x6a>
 8004e18:	e0ae      	b.n	8004f78 <_svfiprintf_r+0x1c8>
 8004e1a:	6962      	ldr	r2, [r4, #20]
 8004e1c:	9b05      	ldr	r3, [sp, #20]
 8004e1e:	4694      	mov	ip, r2
 8004e20:	4463      	add	r3, ip
 8004e22:	6163      	str	r3, [r4, #20]
 8004e24:	782b      	ldrb	r3, [r5, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d100      	bne.n	8004e2c <_svfiprintf_r+0x7c>
 8004e2a:	e0a5      	b.n	8004f78 <_svfiprintf_r+0x1c8>
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	2300      	movs	r3, #0
 8004e30:	4252      	negs	r2, r2
 8004e32:	6062      	str	r2, [r4, #4]
 8004e34:	a904      	add	r1, sp, #16
 8004e36:	3254      	adds	r2, #84	; 0x54
 8004e38:	1852      	adds	r2, r2, r1
 8004e3a:	1c6e      	adds	r6, r5, #1
 8004e3c:	6023      	str	r3, [r4, #0]
 8004e3e:	60e3      	str	r3, [r4, #12]
 8004e40:	60a3      	str	r3, [r4, #8]
 8004e42:	7013      	strb	r3, [r2, #0]
 8004e44:	65a3      	str	r3, [r4, #88]	; 0x58
 8004e46:	2205      	movs	r2, #5
 8004e48:	7831      	ldrb	r1, [r6, #0]
 8004e4a:	4854      	ldr	r0, [pc, #336]	; (8004f9c <_svfiprintf_r+0x1ec>)
 8004e4c:	f000 fa32 	bl	80052b4 <memchr>
 8004e50:	1c75      	adds	r5, r6, #1
 8004e52:	2800      	cmp	r0, #0
 8004e54:	d11f      	bne.n	8004e96 <_svfiprintf_r+0xe6>
 8004e56:	6822      	ldr	r2, [r4, #0]
 8004e58:	06d3      	lsls	r3, r2, #27
 8004e5a:	d504      	bpl.n	8004e66 <_svfiprintf_r+0xb6>
 8004e5c:	2353      	movs	r3, #83	; 0x53
 8004e5e:	a904      	add	r1, sp, #16
 8004e60:	185b      	adds	r3, r3, r1
 8004e62:	2120      	movs	r1, #32
 8004e64:	7019      	strb	r1, [r3, #0]
 8004e66:	0713      	lsls	r3, r2, #28
 8004e68:	d504      	bpl.n	8004e74 <_svfiprintf_r+0xc4>
 8004e6a:	2353      	movs	r3, #83	; 0x53
 8004e6c:	a904      	add	r1, sp, #16
 8004e6e:	185b      	adds	r3, r3, r1
 8004e70:	212b      	movs	r1, #43	; 0x2b
 8004e72:	7019      	strb	r1, [r3, #0]
 8004e74:	7833      	ldrb	r3, [r6, #0]
 8004e76:	2b2a      	cmp	r3, #42	; 0x2a
 8004e78:	d016      	beq.n	8004ea8 <_svfiprintf_r+0xf8>
 8004e7a:	0035      	movs	r5, r6
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	200a      	movs	r0, #10
 8004e80:	68e3      	ldr	r3, [r4, #12]
 8004e82:	782a      	ldrb	r2, [r5, #0]
 8004e84:	1c6e      	adds	r6, r5, #1
 8004e86:	3a30      	subs	r2, #48	; 0x30
 8004e88:	2a09      	cmp	r2, #9
 8004e8a:	d94e      	bls.n	8004f2a <_svfiprintf_r+0x17a>
 8004e8c:	2900      	cmp	r1, #0
 8004e8e:	d111      	bne.n	8004eb4 <_svfiprintf_r+0x104>
 8004e90:	e017      	b.n	8004ec2 <_svfiprintf_r+0x112>
 8004e92:	3501      	adds	r5, #1
 8004e94:	e7b0      	b.n	8004df8 <_svfiprintf_r+0x48>
 8004e96:	4b41      	ldr	r3, [pc, #260]	; (8004f9c <_svfiprintf_r+0x1ec>)
 8004e98:	6822      	ldr	r2, [r4, #0]
 8004e9a:	1ac0      	subs	r0, r0, r3
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	4083      	lsls	r3, r0
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	002e      	movs	r6, r5
 8004ea4:	6023      	str	r3, [r4, #0]
 8004ea6:	e7ce      	b.n	8004e46 <_svfiprintf_r+0x96>
 8004ea8:	9b07      	ldr	r3, [sp, #28]
 8004eaa:	1d19      	adds	r1, r3, #4
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	9107      	str	r1, [sp, #28]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	db01      	blt.n	8004eb8 <_svfiprintf_r+0x108>
 8004eb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8004eb6:	e004      	b.n	8004ec2 <_svfiprintf_r+0x112>
 8004eb8:	425b      	negs	r3, r3
 8004eba:	60e3      	str	r3, [r4, #12]
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	6023      	str	r3, [r4, #0]
 8004ec2:	782b      	ldrb	r3, [r5, #0]
 8004ec4:	2b2e      	cmp	r3, #46	; 0x2e
 8004ec6:	d10a      	bne.n	8004ede <_svfiprintf_r+0x12e>
 8004ec8:	786b      	ldrb	r3, [r5, #1]
 8004eca:	2b2a      	cmp	r3, #42	; 0x2a
 8004ecc:	d135      	bne.n	8004f3a <_svfiprintf_r+0x18a>
 8004ece:	9b07      	ldr	r3, [sp, #28]
 8004ed0:	3502      	adds	r5, #2
 8004ed2:	1d1a      	adds	r2, r3, #4
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	9207      	str	r2, [sp, #28]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	db2b      	blt.n	8004f34 <_svfiprintf_r+0x184>
 8004edc:	9309      	str	r3, [sp, #36]	; 0x24
 8004ede:	4e30      	ldr	r6, [pc, #192]	; (8004fa0 <_svfiprintf_r+0x1f0>)
 8004ee0:	2203      	movs	r2, #3
 8004ee2:	0030      	movs	r0, r6
 8004ee4:	7829      	ldrb	r1, [r5, #0]
 8004ee6:	f000 f9e5 	bl	80052b4 <memchr>
 8004eea:	2800      	cmp	r0, #0
 8004eec:	d006      	beq.n	8004efc <_svfiprintf_r+0x14c>
 8004eee:	2340      	movs	r3, #64	; 0x40
 8004ef0:	1b80      	subs	r0, r0, r6
 8004ef2:	4083      	lsls	r3, r0
 8004ef4:	6822      	ldr	r2, [r4, #0]
 8004ef6:	3501      	adds	r5, #1
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	6023      	str	r3, [r4, #0]
 8004efc:	7829      	ldrb	r1, [r5, #0]
 8004efe:	2206      	movs	r2, #6
 8004f00:	4828      	ldr	r0, [pc, #160]	; (8004fa4 <_svfiprintf_r+0x1f4>)
 8004f02:	1c6e      	adds	r6, r5, #1
 8004f04:	7621      	strb	r1, [r4, #24]
 8004f06:	f000 f9d5 	bl	80052b4 <memchr>
 8004f0a:	2800      	cmp	r0, #0
 8004f0c:	d03c      	beq.n	8004f88 <_svfiprintf_r+0x1d8>
 8004f0e:	4b26      	ldr	r3, [pc, #152]	; (8004fa8 <_svfiprintf_r+0x1f8>)
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d125      	bne.n	8004f60 <_svfiprintf_r+0x1b0>
 8004f14:	2207      	movs	r2, #7
 8004f16:	9b07      	ldr	r3, [sp, #28]
 8004f18:	3307      	adds	r3, #7
 8004f1a:	4393      	bics	r3, r2
 8004f1c:	3308      	adds	r3, #8
 8004f1e:	9307      	str	r3, [sp, #28]
 8004f20:	6963      	ldr	r3, [r4, #20]
 8004f22:	9a04      	ldr	r2, [sp, #16]
 8004f24:	189b      	adds	r3, r3, r2
 8004f26:	6163      	str	r3, [r4, #20]
 8004f28:	e765      	b.n	8004df6 <_svfiprintf_r+0x46>
 8004f2a:	4343      	muls	r3, r0
 8004f2c:	0035      	movs	r5, r6
 8004f2e:	2101      	movs	r1, #1
 8004f30:	189b      	adds	r3, r3, r2
 8004f32:	e7a6      	b.n	8004e82 <_svfiprintf_r+0xd2>
 8004f34:	2301      	movs	r3, #1
 8004f36:	425b      	negs	r3, r3
 8004f38:	e7d0      	b.n	8004edc <_svfiprintf_r+0x12c>
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	200a      	movs	r0, #10
 8004f3e:	001a      	movs	r2, r3
 8004f40:	3501      	adds	r5, #1
 8004f42:	6063      	str	r3, [r4, #4]
 8004f44:	7829      	ldrb	r1, [r5, #0]
 8004f46:	1c6e      	adds	r6, r5, #1
 8004f48:	3930      	subs	r1, #48	; 0x30
 8004f4a:	2909      	cmp	r1, #9
 8004f4c:	d903      	bls.n	8004f56 <_svfiprintf_r+0x1a6>
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d0c5      	beq.n	8004ede <_svfiprintf_r+0x12e>
 8004f52:	9209      	str	r2, [sp, #36]	; 0x24
 8004f54:	e7c3      	b.n	8004ede <_svfiprintf_r+0x12e>
 8004f56:	4342      	muls	r2, r0
 8004f58:	0035      	movs	r5, r6
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	1852      	adds	r2, r2, r1
 8004f5e:	e7f1      	b.n	8004f44 <_svfiprintf_r+0x194>
 8004f60:	ab07      	add	r3, sp, #28
 8004f62:	9300      	str	r3, [sp, #0]
 8004f64:	003a      	movs	r2, r7
 8004f66:	0021      	movs	r1, r4
 8004f68:	4b10      	ldr	r3, [pc, #64]	; (8004fac <_svfiprintf_r+0x1fc>)
 8004f6a:	9803      	ldr	r0, [sp, #12]
 8004f6c:	e000      	b.n	8004f70 <_svfiprintf_r+0x1c0>
 8004f6e:	bf00      	nop
 8004f70:	9004      	str	r0, [sp, #16]
 8004f72:	9b04      	ldr	r3, [sp, #16]
 8004f74:	3301      	adds	r3, #1
 8004f76:	d1d3      	bne.n	8004f20 <_svfiprintf_r+0x170>
 8004f78:	89bb      	ldrh	r3, [r7, #12]
 8004f7a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004f7c:	065b      	lsls	r3, r3, #25
 8004f7e:	d400      	bmi.n	8004f82 <_svfiprintf_r+0x1d2>
 8004f80:	e72d      	b.n	8004dde <_svfiprintf_r+0x2e>
 8004f82:	2001      	movs	r0, #1
 8004f84:	4240      	negs	r0, r0
 8004f86:	e72a      	b.n	8004dde <_svfiprintf_r+0x2e>
 8004f88:	ab07      	add	r3, sp, #28
 8004f8a:	9300      	str	r3, [sp, #0]
 8004f8c:	003a      	movs	r2, r7
 8004f8e:	0021      	movs	r1, r4
 8004f90:	4b06      	ldr	r3, [pc, #24]	; (8004fac <_svfiprintf_r+0x1fc>)
 8004f92:	9803      	ldr	r0, [sp, #12]
 8004f94:	f000 f87c 	bl	8005090 <_printf_i>
 8004f98:	e7ea      	b.n	8004f70 <_svfiprintf_r+0x1c0>
 8004f9a:	46c0      	nop			; (mov r8, r8)
 8004f9c:	08005640 	.word	0x08005640
 8004fa0:	08005646 	.word	0x08005646
 8004fa4:	0800564a 	.word	0x0800564a
 8004fa8:	00000000 	.word	0x00000000
 8004fac:	08004ced 	.word	0x08004ced

08004fb0 <_printf_common>:
 8004fb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fb2:	0015      	movs	r5, r2
 8004fb4:	9301      	str	r3, [sp, #4]
 8004fb6:	688a      	ldr	r2, [r1, #8]
 8004fb8:	690b      	ldr	r3, [r1, #16]
 8004fba:	000c      	movs	r4, r1
 8004fbc:	9000      	str	r0, [sp, #0]
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	da00      	bge.n	8004fc4 <_printf_common+0x14>
 8004fc2:	0013      	movs	r3, r2
 8004fc4:	0022      	movs	r2, r4
 8004fc6:	602b      	str	r3, [r5, #0]
 8004fc8:	3243      	adds	r2, #67	; 0x43
 8004fca:	7812      	ldrb	r2, [r2, #0]
 8004fcc:	2a00      	cmp	r2, #0
 8004fce:	d001      	beq.n	8004fd4 <_printf_common+0x24>
 8004fd0:	3301      	adds	r3, #1
 8004fd2:	602b      	str	r3, [r5, #0]
 8004fd4:	6823      	ldr	r3, [r4, #0]
 8004fd6:	069b      	lsls	r3, r3, #26
 8004fd8:	d502      	bpl.n	8004fe0 <_printf_common+0x30>
 8004fda:	682b      	ldr	r3, [r5, #0]
 8004fdc:	3302      	adds	r3, #2
 8004fde:	602b      	str	r3, [r5, #0]
 8004fe0:	6822      	ldr	r2, [r4, #0]
 8004fe2:	2306      	movs	r3, #6
 8004fe4:	0017      	movs	r7, r2
 8004fe6:	401f      	ands	r7, r3
 8004fe8:	421a      	tst	r2, r3
 8004fea:	d027      	beq.n	800503c <_printf_common+0x8c>
 8004fec:	0023      	movs	r3, r4
 8004fee:	3343      	adds	r3, #67	; 0x43
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	1e5a      	subs	r2, r3, #1
 8004ff4:	4193      	sbcs	r3, r2
 8004ff6:	6822      	ldr	r2, [r4, #0]
 8004ff8:	0692      	lsls	r2, r2, #26
 8004ffa:	d430      	bmi.n	800505e <_printf_common+0xae>
 8004ffc:	0022      	movs	r2, r4
 8004ffe:	9901      	ldr	r1, [sp, #4]
 8005000:	9800      	ldr	r0, [sp, #0]
 8005002:	9e08      	ldr	r6, [sp, #32]
 8005004:	3243      	adds	r2, #67	; 0x43
 8005006:	47b0      	blx	r6
 8005008:	1c43      	adds	r3, r0, #1
 800500a:	d025      	beq.n	8005058 <_printf_common+0xa8>
 800500c:	2306      	movs	r3, #6
 800500e:	6820      	ldr	r0, [r4, #0]
 8005010:	682a      	ldr	r2, [r5, #0]
 8005012:	68e1      	ldr	r1, [r4, #12]
 8005014:	2500      	movs	r5, #0
 8005016:	4003      	ands	r3, r0
 8005018:	2b04      	cmp	r3, #4
 800501a:	d103      	bne.n	8005024 <_printf_common+0x74>
 800501c:	1a8d      	subs	r5, r1, r2
 800501e:	43eb      	mvns	r3, r5
 8005020:	17db      	asrs	r3, r3, #31
 8005022:	401d      	ands	r5, r3
 8005024:	68a3      	ldr	r3, [r4, #8]
 8005026:	6922      	ldr	r2, [r4, #16]
 8005028:	4293      	cmp	r3, r2
 800502a:	dd01      	ble.n	8005030 <_printf_common+0x80>
 800502c:	1a9b      	subs	r3, r3, r2
 800502e:	18ed      	adds	r5, r5, r3
 8005030:	2700      	movs	r7, #0
 8005032:	42bd      	cmp	r5, r7
 8005034:	d120      	bne.n	8005078 <_printf_common+0xc8>
 8005036:	2000      	movs	r0, #0
 8005038:	e010      	b.n	800505c <_printf_common+0xac>
 800503a:	3701      	adds	r7, #1
 800503c:	68e3      	ldr	r3, [r4, #12]
 800503e:	682a      	ldr	r2, [r5, #0]
 8005040:	1a9b      	subs	r3, r3, r2
 8005042:	42bb      	cmp	r3, r7
 8005044:	ddd2      	ble.n	8004fec <_printf_common+0x3c>
 8005046:	0022      	movs	r2, r4
 8005048:	2301      	movs	r3, #1
 800504a:	9901      	ldr	r1, [sp, #4]
 800504c:	9800      	ldr	r0, [sp, #0]
 800504e:	9e08      	ldr	r6, [sp, #32]
 8005050:	3219      	adds	r2, #25
 8005052:	47b0      	blx	r6
 8005054:	1c43      	adds	r3, r0, #1
 8005056:	d1f0      	bne.n	800503a <_printf_common+0x8a>
 8005058:	2001      	movs	r0, #1
 800505a:	4240      	negs	r0, r0
 800505c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800505e:	2030      	movs	r0, #48	; 0x30
 8005060:	18e1      	adds	r1, r4, r3
 8005062:	3143      	adds	r1, #67	; 0x43
 8005064:	7008      	strb	r0, [r1, #0]
 8005066:	0021      	movs	r1, r4
 8005068:	1c5a      	adds	r2, r3, #1
 800506a:	3145      	adds	r1, #69	; 0x45
 800506c:	7809      	ldrb	r1, [r1, #0]
 800506e:	18a2      	adds	r2, r4, r2
 8005070:	3243      	adds	r2, #67	; 0x43
 8005072:	3302      	adds	r3, #2
 8005074:	7011      	strb	r1, [r2, #0]
 8005076:	e7c1      	b.n	8004ffc <_printf_common+0x4c>
 8005078:	0022      	movs	r2, r4
 800507a:	2301      	movs	r3, #1
 800507c:	9901      	ldr	r1, [sp, #4]
 800507e:	9800      	ldr	r0, [sp, #0]
 8005080:	9e08      	ldr	r6, [sp, #32]
 8005082:	321a      	adds	r2, #26
 8005084:	47b0      	blx	r6
 8005086:	1c43      	adds	r3, r0, #1
 8005088:	d0e6      	beq.n	8005058 <_printf_common+0xa8>
 800508a:	3701      	adds	r7, #1
 800508c:	e7d1      	b.n	8005032 <_printf_common+0x82>
	...

08005090 <_printf_i>:
 8005090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005092:	b08b      	sub	sp, #44	; 0x2c
 8005094:	9206      	str	r2, [sp, #24]
 8005096:	000a      	movs	r2, r1
 8005098:	3243      	adds	r2, #67	; 0x43
 800509a:	9307      	str	r3, [sp, #28]
 800509c:	9005      	str	r0, [sp, #20]
 800509e:	9204      	str	r2, [sp, #16]
 80050a0:	7e0a      	ldrb	r2, [r1, #24]
 80050a2:	000c      	movs	r4, r1
 80050a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80050a6:	2a78      	cmp	r2, #120	; 0x78
 80050a8:	d807      	bhi.n	80050ba <_printf_i+0x2a>
 80050aa:	2a62      	cmp	r2, #98	; 0x62
 80050ac:	d809      	bhi.n	80050c2 <_printf_i+0x32>
 80050ae:	2a00      	cmp	r2, #0
 80050b0:	d100      	bne.n	80050b4 <_printf_i+0x24>
 80050b2:	e0c1      	b.n	8005238 <_printf_i+0x1a8>
 80050b4:	2a58      	cmp	r2, #88	; 0x58
 80050b6:	d100      	bne.n	80050ba <_printf_i+0x2a>
 80050b8:	e08c      	b.n	80051d4 <_printf_i+0x144>
 80050ba:	0026      	movs	r6, r4
 80050bc:	3642      	adds	r6, #66	; 0x42
 80050be:	7032      	strb	r2, [r6, #0]
 80050c0:	e022      	b.n	8005108 <_printf_i+0x78>
 80050c2:	0010      	movs	r0, r2
 80050c4:	3863      	subs	r0, #99	; 0x63
 80050c6:	2815      	cmp	r0, #21
 80050c8:	d8f7      	bhi.n	80050ba <_printf_i+0x2a>
 80050ca:	f7fb f823 	bl	8000114 <__gnu_thumb1_case_shi>
 80050ce:	0016      	.short	0x0016
 80050d0:	fff6001f 	.word	0xfff6001f
 80050d4:	fff6fff6 	.word	0xfff6fff6
 80050d8:	001ffff6 	.word	0x001ffff6
 80050dc:	fff6fff6 	.word	0xfff6fff6
 80050e0:	fff6fff6 	.word	0xfff6fff6
 80050e4:	003600a8 	.word	0x003600a8
 80050e8:	fff6009a 	.word	0xfff6009a
 80050ec:	00b9fff6 	.word	0x00b9fff6
 80050f0:	0036fff6 	.word	0x0036fff6
 80050f4:	fff6fff6 	.word	0xfff6fff6
 80050f8:	009e      	.short	0x009e
 80050fa:	0026      	movs	r6, r4
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	3642      	adds	r6, #66	; 0x42
 8005100:	1d11      	adds	r1, r2, #4
 8005102:	6019      	str	r1, [r3, #0]
 8005104:	6813      	ldr	r3, [r2, #0]
 8005106:	7033      	strb	r3, [r6, #0]
 8005108:	2301      	movs	r3, #1
 800510a:	e0a7      	b.n	800525c <_printf_i+0x1cc>
 800510c:	6808      	ldr	r0, [r1, #0]
 800510e:	6819      	ldr	r1, [r3, #0]
 8005110:	1d0a      	adds	r2, r1, #4
 8005112:	0605      	lsls	r5, r0, #24
 8005114:	d50b      	bpl.n	800512e <_printf_i+0x9e>
 8005116:	680d      	ldr	r5, [r1, #0]
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	2d00      	cmp	r5, #0
 800511c:	da03      	bge.n	8005126 <_printf_i+0x96>
 800511e:	232d      	movs	r3, #45	; 0x2d
 8005120:	9a04      	ldr	r2, [sp, #16]
 8005122:	426d      	negs	r5, r5
 8005124:	7013      	strb	r3, [r2, #0]
 8005126:	4b61      	ldr	r3, [pc, #388]	; (80052ac <_printf_i+0x21c>)
 8005128:	270a      	movs	r7, #10
 800512a:	9303      	str	r3, [sp, #12]
 800512c:	e01b      	b.n	8005166 <_printf_i+0xd6>
 800512e:	680d      	ldr	r5, [r1, #0]
 8005130:	601a      	str	r2, [r3, #0]
 8005132:	0641      	lsls	r1, r0, #25
 8005134:	d5f1      	bpl.n	800511a <_printf_i+0x8a>
 8005136:	b22d      	sxth	r5, r5
 8005138:	e7ef      	b.n	800511a <_printf_i+0x8a>
 800513a:	680d      	ldr	r5, [r1, #0]
 800513c:	6819      	ldr	r1, [r3, #0]
 800513e:	1d08      	adds	r0, r1, #4
 8005140:	6018      	str	r0, [r3, #0]
 8005142:	062e      	lsls	r6, r5, #24
 8005144:	d501      	bpl.n	800514a <_printf_i+0xba>
 8005146:	680d      	ldr	r5, [r1, #0]
 8005148:	e003      	b.n	8005152 <_printf_i+0xc2>
 800514a:	066d      	lsls	r5, r5, #25
 800514c:	d5fb      	bpl.n	8005146 <_printf_i+0xb6>
 800514e:	680d      	ldr	r5, [r1, #0]
 8005150:	b2ad      	uxth	r5, r5
 8005152:	4b56      	ldr	r3, [pc, #344]	; (80052ac <_printf_i+0x21c>)
 8005154:	2708      	movs	r7, #8
 8005156:	9303      	str	r3, [sp, #12]
 8005158:	2a6f      	cmp	r2, #111	; 0x6f
 800515a:	d000      	beq.n	800515e <_printf_i+0xce>
 800515c:	3702      	adds	r7, #2
 800515e:	0023      	movs	r3, r4
 8005160:	2200      	movs	r2, #0
 8005162:	3343      	adds	r3, #67	; 0x43
 8005164:	701a      	strb	r2, [r3, #0]
 8005166:	6863      	ldr	r3, [r4, #4]
 8005168:	60a3      	str	r3, [r4, #8]
 800516a:	2b00      	cmp	r3, #0
 800516c:	db03      	blt.n	8005176 <_printf_i+0xe6>
 800516e:	2204      	movs	r2, #4
 8005170:	6821      	ldr	r1, [r4, #0]
 8005172:	4391      	bics	r1, r2
 8005174:	6021      	str	r1, [r4, #0]
 8005176:	2d00      	cmp	r5, #0
 8005178:	d102      	bne.n	8005180 <_printf_i+0xf0>
 800517a:	9e04      	ldr	r6, [sp, #16]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00c      	beq.n	800519a <_printf_i+0x10a>
 8005180:	9e04      	ldr	r6, [sp, #16]
 8005182:	0028      	movs	r0, r5
 8005184:	0039      	movs	r1, r7
 8005186:	f7fb f855 	bl	8000234 <__aeabi_uidivmod>
 800518a:	9b03      	ldr	r3, [sp, #12]
 800518c:	3e01      	subs	r6, #1
 800518e:	5c5b      	ldrb	r3, [r3, r1]
 8005190:	7033      	strb	r3, [r6, #0]
 8005192:	002b      	movs	r3, r5
 8005194:	0005      	movs	r5, r0
 8005196:	429f      	cmp	r7, r3
 8005198:	d9f3      	bls.n	8005182 <_printf_i+0xf2>
 800519a:	2f08      	cmp	r7, #8
 800519c:	d109      	bne.n	80051b2 <_printf_i+0x122>
 800519e:	6823      	ldr	r3, [r4, #0]
 80051a0:	07db      	lsls	r3, r3, #31
 80051a2:	d506      	bpl.n	80051b2 <_printf_i+0x122>
 80051a4:	6863      	ldr	r3, [r4, #4]
 80051a6:	6922      	ldr	r2, [r4, #16]
 80051a8:	4293      	cmp	r3, r2
 80051aa:	dc02      	bgt.n	80051b2 <_printf_i+0x122>
 80051ac:	2330      	movs	r3, #48	; 0x30
 80051ae:	3e01      	subs	r6, #1
 80051b0:	7033      	strb	r3, [r6, #0]
 80051b2:	9b04      	ldr	r3, [sp, #16]
 80051b4:	1b9b      	subs	r3, r3, r6
 80051b6:	6123      	str	r3, [r4, #16]
 80051b8:	9b07      	ldr	r3, [sp, #28]
 80051ba:	0021      	movs	r1, r4
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	9805      	ldr	r0, [sp, #20]
 80051c0:	9b06      	ldr	r3, [sp, #24]
 80051c2:	aa09      	add	r2, sp, #36	; 0x24
 80051c4:	f7ff fef4 	bl	8004fb0 <_printf_common>
 80051c8:	1c43      	adds	r3, r0, #1
 80051ca:	d14c      	bne.n	8005266 <_printf_i+0x1d6>
 80051cc:	2001      	movs	r0, #1
 80051ce:	4240      	negs	r0, r0
 80051d0:	b00b      	add	sp, #44	; 0x2c
 80051d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051d4:	3145      	adds	r1, #69	; 0x45
 80051d6:	700a      	strb	r2, [r1, #0]
 80051d8:	4a34      	ldr	r2, [pc, #208]	; (80052ac <_printf_i+0x21c>)
 80051da:	9203      	str	r2, [sp, #12]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	6821      	ldr	r1, [r4, #0]
 80051e0:	ca20      	ldmia	r2!, {r5}
 80051e2:	601a      	str	r2, [r3, #0]
 80051e4:	0608      	lsls	r0, r1, #24
 80051e6:	d516      	bpl.n	8005216 <_printf_i+0x186>
 80051e8:	07cb      	lsls	r3, r1, #31
 80051ea:	d502      	bpl.n	80051f2 <_printf_i+0x162>
 80051ec:	2320      	movs	r3, #32
 80051ee:	4319      	orrs	r1, r3
 80051f0:	6021      	str	r1, [r4, #0]
 80051f2:	2710      	movs	r7, #16
 80051f4:	2d00      	cmp	r5, #0
 80051f6:	d1b2      	bne.n	800515e <_printf_i+0xce>
 80051f8:	2320      	movs	r3, #32
 80051fa:	6822      	ldr	r2, [r4, #0]
 80051fc:	439a      	bics	r2, r3
 80051fe:	6022      	str	r2, [r4, #0]
 8005200:	e7ad      	b.n	800515e <_printf_i+0xce>
 8005202:	2220      	movs	r2, #32
 8005204:	6809      	ldr	r1, [r1, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	6022      	str	r2, [r4, #0]
 800520a:	0022      	movs	r2, r4
 800520c:	2178      	movs	r1, #120	; 0x78
 800520e:	3245      	adds	r2, #69	; 0x45
 8005210:	7011      	strb	r1, [r2, #0]
 8005212:	4a27      	ldr	r2, [pc, #156]	; (80052b0 <_printf_i+0x220>)
 8005214:	e7e1      	b.n	80051da <_printf_i+0x14a>
 8005216:	0648      	lsls	r0, r1, #25
 8005218:	d5e6      	bpl.n	80051e8 <_printf_i+0x158>
 800521a:	b2ad      	uxth	r5, r5
 800521c:	e7e4      	b.n	80051e8 <_printf_i+0x158>
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	680d      	ldr	r5, [r1, #0]
 8005222:	1d10      	adds	r0, r2, #4
 8005224:	6949      	ldr	r1, [r1, #20]
 8005226:	6018      	str	r0, [r3, #0]
 8005228:	6813      	ldr	r3, [r2, #0]
 800522a:	062e      	lsls	r6, r5, #24
 800522c:	d501      	bpl.n	8005232 <_printf_i+0x1a2>
 800522e:	6019      	str	r1, [r3, #0]
 8005230:	e002      	b.n	8005238 <_printf_i+0x1a8>
 8005232:	066d      	lsls	r5, r5, #25
 8005234:	d5fb      	bpl.n	800522e <_printf_i+0x19e>
 8005236:	8019      	strh	r1, [r3, #0]
 8005238:	2300      	movs	r3, #0
 800523a:	9e04      	ldr	r6, [sp, #16]
 800523c:	6123      	str	r3, [r4, #16]
 800523e:	e7bb      	b.n	80051b8 <_printf_i+0x128>
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	1d11      	adds	r1, r2, #4
 8005244:	6019      	str	r1, [r3, #0]
 8005246:	6816      	ldr	r6, [r2, #0]
 8005248:	2100      	movs	r1, #0
 800524a:	0030      	movs	r0, r6
 800524c:	6862      	ldr	r2, [r4, #4]
 800524e:	f000 f831 	bl	80052b4 <memchr>
 8005252:	2800      	cmp	r0, #0
 8005254:	d001      	beq.n	800525a <_printf_i+0x1ca>
 8005256:	1b80      	subs	r0, r0, r6
 8005258:	6060      	str	r0, [r4, #4]
 800525a:	6863      	ldr	r3, [r4, #4]
 800525c:	6123      	str	r3, [r4, #16]
 800525e:	2300      	movs	r3, #0
 8005260:	9a04      	ldr	r2, [sp, #16]
 8005262:	7013      	strb	r3, [r2, #0]
 8005264:	e7a8      	b.n	80051b8 <_printf_i+0x128>
 8005266:	6923      	ldr	r3, [r4, #16]
 8005268:	0032      	movs	r2, r6
 800526a:	9906      	ldr	r1, [sp, #24]
 800526c:	9805      	ldr	r0, [sp, #20]
 800526e:	9d07      	ldr	r5, [sp, #28]
 8005270:	47a8      	blx	r5
 8005272:	1c43      	adds	r3, r0, #1
 8005274:	d0aa      	beq.n	80051cc <_printf_i+0x13c>
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	079b      	lsls	r3, r3, #30
 800527a:	d415      	bmi.n	80052a8 <_printf_i+0x218>
 800527c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800527e:	68e0      	ldr	r0, [r4, #12]
 8005280:	4298      	cmp	r0, r3
 8005282:	daa5      	bge.n	80051d0 <_printf_i+0x140>
 8005284:	0018      	movs	r0, r3
 8005286:	e7a3      	b.n	80051d0 <_printf_i+0x140>
 8005288:	0022      	movs	r2, r4
 800528a:	2301      	movs	r3, #1
 800528c:	9906      	ldr	r1, [sp, #24]
 800528e:	9805      	ldr	r0, [sp, #20]
 8005290:	9e07      	ldr	r6, [sp, #28]
 8005292:	3219      	adds	r2, #25
 8005294:	47b0      	blx	r6
 8005296:	1c43      	adds	r3, r0, #1
 8005298:	d098      	beq.n	80051cc <_printf_i+0x13c>
 800529a:	3501      	adds	r5, #1
 800529c:	68e3      	ldr	r3, [r4, #12]
 800529e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052a0:	1a9b      	subs	r3, r3, r2
 80052a2:	42ab      	cmp	r3, r5
 80052a4:	dcf0      	bgt.n	8005288 <_printf_i+0x1f8>
 80052a6:	e7e9      	b.n	800527c <_printf_i+0x1ec>
 80052a8:	2500      	movs	r5, #0
 80052aa:	e7f7      	b.n	800529c <_printf_i+0x20c>
 80052ac:	08005651 	.word	0x08005651
 80052b0:	08005662 	.word	0x08005662

080052b4 <memchr>:
 80052b4:	b2c9      	uxtb	r1, r1
 80052b6:	1882      	adds	r2, r0, r2
 80052b8:	4290      	cmp	r0, r2
 80052ba:	d101      	bne.n	80052c0 <memchr+0xc>
 80052bc:	2000      	movs	r0, #0
 80052be:	4770      	bx	lr
 80052c0:	7803      	ldrb	r3, [r0, #0]
 80052c2:	428b      	cmp	r3, r1
 80052c4:	d0fb      	beq.n	80052be <memchr+0xa>
 80052c6:	3001      	adds	r0, #1
 80052c8:	e7f6      	b.n	80052b8 <memchr+0x4>

080052ca <memcpy>:
 80052ca:	2300      	movs	r3, #0
 80052cc:	b510      	push	{r4, lr}
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d100      	bne.n	80052d4 <memcpy+0xa>
 80052d2:	bd10      	pop	{r4, pc}
 80052d4:	5ccc      	ldrb	r4, [r1, r3]
 80052d6:	54c4      	strb	r4, [r0, r3]
 80052d8:	3301      	adds	r3, #1
 80052da:	e7f8      	b.n	80052ce <memcpy+0x4>

080052dc <memmove>:
 80052dc:	b510      	push	{r4, lr}
 80052de:	4288      	cmp	r0, r1
 80052e0:	d902      	bls.n	80052e8 <memmove+0xc>
 80052e2:	188b      	adds	r3, r1, r2
 80052e4:	4298      	cmp	r0, r3
 80052e6:	d303      	bcc.n	80052f0 <memmove+0x14>
 80052e8:	2300      	movs	r3, #0
 80052ea:	e007      	b.n	80052fc <memmove+0x20>
 80052ec:	5c8b      	ldrb	r3, [r1, r2]
 80052ee:	5483      	strb	r3, [r0, r2]
 80052f0:	3a01      	subs	r2, #1
 80052f2:	d2fb      	bcs.n	80052ec <memmove+0x10>
 80052f4:	bd10      	pop	{r4, pc}
 80052f6:	5ccc      	ldrb	r4, [r1, r3]
 80052f8:	54c4      	strb	r4, [r0, r3]
 80052fa:	3301      	adds	r3, #1
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d1fa      	bne.n	80052f6 <memmove+0x1a>
 8005300:	e7f8      	b.n	80052f4 <memmove+0x18>
	...

08005304 <_free_r>:
 8005304:	b570      	push	{r4, r5, r6, lr}
 8005306:	0005      	movs	r5, r0
 8005308:	2900      	cmp	r1, #0
 800530a:	d010      	beq.n	800532e <_free_r+0x2a>
 800530c:	1f0c      	subs	r4, r1, #4
 800530e:	6823      	ldr	r3, [r4, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	da00      	bge.n	8005316 <_free_r+0x12>
 8005314:	18e4      	adds	r4, r4, r3
 8005316:	0028      	movs	r0, r5
 8005318:	f000 f918 	bl	800554c <__malloc_lock>
 800531c:	4a1d      	ldr	r2, [pc, #116]	; (8005394 <_free_r+0x90>)
 800531e:	6813      	ldr	r3, [r2, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d105      	bne.n	8005330 <_free_r+0x2c>
 8005324:	6063      	str	r3, [r4, #4]
 8005326:	6014      	str	r4, [r2, #0]
 8005328:	0028      	movs	r0, r5
 800532a:	f000 f917 	bl	800555c <__malloc_unlock>
 800532e:	bd70      	pop	{r4, r5, r6, pc}
 8005330:	42a3      	cmp	r3, r4
 8005332:	d908      	bls.n	8005346 <_free_r+0x42>
 8005334:	6821      	ldr	r1, [r4, #0]
 8005336:	1860      	adds	r0, r4, r1
 8005338:	4283      	cmp	r3, r0
 800533a:	d1f3      	bne.n	8005324 <_free_r+0x20>
 800533c:	6818      	ldr	r0, [r3, #0]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	1841      	adds	r1, r0, r1
 8005342:	6021      	str	r1, [r4, #0]
 8005344:	e7ee      	b.n	8005324 <_free_r+0x20>
 8005346:	001a      	movs	r2, r3
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d001      	beq.n	8005352 <_free_r+0x4e>
 800534e:	42a3      	cmp	r3, r4
 8005350:	d9f9      	bls.n	8005346 <_free_r+0x42>
 8005352:	6811      	ldr	r1, [r2, #0]
 8005354:	1850      	adds	r0, r2, r1
 8005356:	42a0      	cmp	r0, r4
 8005358:	d10b      	bne.n	8005372 <_free_r+0x6e>
 800535a:	6820      	ldr	r0, [r4, #0]
 800535c:	1809      	adds	r1, r1, r0
 800535e:	1850      	adds	r0, r2, r1
 8005360:	6011      	str	r1, [r2, #0]
 8005362:	4283      	cmp	r3, r0
 8005364:	d1e0      	bne.n	8005328 <_free_r+0x24>
 8005366:	6818      	ldr	r0, [r3, #0]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	1841      	adds	r1, r0, r1
 800536c:	6011      	str	r1, [r2, #0]
 800536e:	6053      	str	r3, [r2, #4]
 8005370:	e7da      	b.n	8005328 <_free_r+0x24>
 8005372:	42a0      	cmp	r0, r4
 8005374:	d902      	bls.n	800537c <_free_r+0x78>
 8005376:	230c      	movs	r3, #12
 8005378:	602b      	str	r3, [r5, #0]
 800537a:	e7d5      	b.n	8005328 <_free_r+0x24>
 800537c:	6821      	ldr	r1, [r4, #0]
 800537e:	1860      	adds	r0, r4, r1
 8005380:	4283      	cmp	r3, r0
 8005382:	d103      	bne.n	800538c <_free_r+0x88>
 8005384:	6818      	ldr	r0, [r3, #0]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	1841      	adds	r1, r0, r1
 800538a:	6021      	str	r1, [r4, #0]
 800538c:	6063      	str	r3, [r4, #4]
 800538e:	6054      	str	r4, [r2, #4]
 8005390:	e7ca      	b.n	8005328 <_free_r+0x24>
 8005392:	46c0      	nop			; (mov r8, r8)
 8005394:	20000368 	.word	0x20000368

08005398 <sbrk_aligned>:
 8005398:	b570      	push	{r4, r5, r6, lr}
 800539a:	4e0f      	ldr	r6, [pc, #60]	; (80053d8 <sbrk_aligned+0x40>)
 800539c:	000d      	movs	r5, r1
 800539e:	6831      	ldr	r1, [r6, #0]
 80053a0:	0004      	movs	r4, r0
 80053a2:	2900      	cmp	r1, #0
 80053a4:	d102      	bne.n	80053ac <sbrk_aligned+0x14>
 80053a6:	f000 f8bf 	bl	8005528 <_sbrk_r>
 80053aa:	6030      	str	r0, [r6, #0]
 80053ac:	0029      	movs	r1, r5
 80053ae:	0020      	movs	r0, r4
 80053b0:	f000 f8ba 	bl	8005528 <_sbrk_r>
 80053b4:	1c43      	adds	r3, r0, #1
 80053b6:	d00a      	beq.n	80053ce <sbrk_aligned+0x36>
 80053b8:	2303      	movs	r3, #3
 80053ba:	1cc5      	adds	r5, r0, #3
 80053bc:	439d      	bics	r5, r3
 80053be:	42a8      	cmp	r0, r5
 80053c0:	d007      	beq.n	80053d2 <sbrk_aligned+0x3a>
 80053c2:	1a29      	subs	r1, r5, r0
 80053c4:	0020      	movs	r0, r4
 80053c6:	f000 f8af 	bl	8005528 <_sbrk_r>
 80053ca:	1c43      	adds	r3, r0, #1
 80053cc:	d101      	bne.n	80053d2 <sbrk_aligned+0x3a>
 80053ce:	2501      	movs	r5, #1
 80053d0:	426d      	negs	r5, r5
 80053d2:	0028      	movs	r0, r5
 80053d4:	bd70      	pop	{r4, r5, r6, pc}
 80053d6:	46c0      	nop			; (mov r8, r8)
 80053d8:	2000036c 	.word	0x2000036c

080053dc <_malloc_r>:
 80053dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053de:	2203      	movs	r2, #3
 80053e0:	1ccb      	adds	r3, r1, #3
 80053e2:	4393      	bics	r3, r2
 80053e4:	3308      	adds	r3, #8
 80053e6:	0006      	movs	r6, r0
 80053e8:	001f      	movs	r7, r3
 80053ea:	2b0c      	cmp	r3, #12
 80053ec:	d232      	bcs.n	8005454 <_malloc_r+0x78>
 80053ee:	270c      	movs	r7, #12
 80053f0:	42b9      	cmp	r1, r7
 80053f2:	d831      	bhi.n	8005458 <_malloc_r+0x7c>
 80053f4:	0030      	movs	r0, r6
 80053f6:	f000 f8a9 	bl	800554c <__malloc_lock>
 80053fa:	4d32      	ldr	r5, [pc, #200]	; (80054c4 <_malloc_r+0xe8>)
 80053fc:	682b      	ldr	r3, [r5, #0]
 80053fe:	001c      	movs	r4, r3
 8005400:	2c00      	cmp	r4, #0
 8005402:	d12e      	bne.n	8005462 <_malloc_r+0x86>
 8005404:	0039      	movs	r1, r7
 8005406:	0030      	movs	r0, r6
 8005408:	f7ff ffc6 	bl	8005398 <sbrk_aligned>
 800540c:	0004      	movs	r4, r0
 800540e:	1c43      	adds	r3, r0, #1
 8005410:	d11e      	bne.n	8005450 <_malloc_r+0x74>
 8005412:	682c      	ldr	r4, [r5, #0]
 8005414:	0025      	movs	r5, r4
 8005416:	2d00      	cmp	r5, #0
 8005418:	d14a      	bne.n	80054b0 <_malloc_r+0xd4>
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	0029      	movs	r1, r5
 800541e:	18e3      	adds	r3, r4, r3
 8005420:	0030      	movs	r0, r6
 8005422:	9301      	str	r3, [sp, #4]
 8005424:	f000 f880 	bl	8005528 <_sbrk_r>
 8005428:	9b01      	ldr	r3, [sp, #4]
 800542a:	4283      	cmp	r3, r0
 800542c:	d143      	bne.n	80054b6 <_malloc_r+0xda>
 800542e:	6823      	ldr	r3, [r4, #0]
 8005430:	3703      	adds	r7, #3
 8005432:	1aff      	subs	r7, r7, r3
 8005434:	2303      	movs	r3, #3
 8005436:	439f      	bics	r7, r3
 8005438:	3708      	adds	r7, #8
 800543a:	2f0c      	cmp	r7, #12
 800543c:	d200      	bcs.n	8005440 <_malloc_r+0x64>
 800543e:	270c      	movs	r7, #12
 8005440:	0039      	movs	r1, r7
 8005442:	0030      	movs	r0, r6
 8005444:	f7ff ffa8 	bl	8005398 <sbrk_aligned>
 8005448:	1c43      	adds	r3, r0, #1
 800544a:	d034      	beq.n	80054b6 <_malloc_r+0xda>
 800544c:	6823      	ldr	r3, [r4, #0]
 800544e:	19df      	adds	r7, r3, r7
 8005450:	6027      	str	r7, [r4, #0]
 8005452:	e013      	b.n	800547c <_malloc_r+0xa0>
 8005454:	2b00      	cmp	r3, #0
 8005456:	dacb      	bge.n	80053f0 <_malloc_r+0x14>
 8005458:	230c      	movs	r3, #12
 800545a:	2500      	movs	r5, #0
 800545c:	6033      	str	r3, [r6, #0]
 800545e:	0028      	movs	r0, r5
 8005460:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005462:	6822      	ldr	r2, [r4, #0]
 8005464:	1bd1      	subs	r1, r2, r7
 8005466:	d420      	bmi.n	80054aa <_malloc_r+0xce>
 8005468:	290b      	cmp	r1, #11
 800546a:	d917      	bls.n	800549c <_malloc_r+0xc0>
 800546c:	19e2      	adds	r2, r4, r7
 800546e:	6027      	str	r7, [r4, #0]
 8005470:	42a3      	cmp	r3, r4
 8005472:	d111      	bne.n	8005498 <_malloc_r+0xbc>
 8005474:	602a      	str	r2, [r5, #0]
 8005476:	6863      	ldr	r3, [r4, #4]
 8005478:	6011      	str	r1, [r2, #0]
 800547a:	6053      	str	r3, [r2, #4]
 800547c:	0030      	movs	r0, r6
 800547e:	0025      	movs	r5, r4
 8005480:	f000 f86c 	bl	800555c <__malloc_unlock>
 8005484:	2207      	movs	r2, #7
 8005486:	350b      	adds	r5, #11
 8005488:	1d23      	adds	r3, r4, #4
 800548a:	4395      	bics	r5, r2
 800548c:	1aea      	subs	r2, r5, r3
 800548e:	429d      	cmp	r5, r3
 8005490:	d0e5      	beq.n	800545e <_malloc_r+0x82>
 8005492:	1b5b      	subs	r3, r3, r5
 8005494:	50a3      	str	r3, [r4, r2]
 8005496:	e7e2      	b.n	800545e <_malloc_r+0x82>
 8005498:	605a      	str	r2, [r3, #4]
 800549a:	e7ec      	b.n	8005476 <_malloc_r+0x9a>
 800549c:	6862      	ldr	r2, [r4, #4]
 800549e:	42a3      	cmp	r3, r4
 80054a0:	d101      	bne.n	80054a6 <_malloc_r+0xca>
 80054a2:	602a      	str	r2, [r5, #0]
 80054a4:	e7ea      	b.n	800547c <_malloc_r+0xa0>
 80054a6:	605a      	str	r2, [r3, #4]
 80054a8:	e7e8      	b.n	800547c <_malloc_r+0xa0>
 80054aa:	0023      	movs	r3, r4
 80054ac:	6864      	ldr	r4, [r4, #4]
 80054ae:	e7a7      	b.n	8005400 <_malloc_r+0x24>
 80054b0:	002c      	movs	r4, r5
 80054b2:	686d      	ldr	r5, [r5, #4]
 80054b4:	e7af      	b.n	8005416 <_malloc_r+0x3a>
 80054b6:	230c      	movs	r3, #12
 80054b8:	0030      	movs	r0, r6
 80054ba:	6033      	str	r3, [r6, #0]
 80054bc:	f000 f84e 	bl	800555c <__malloc_unlock>
 80054c0:	e7cd      	b.n	800545e <_malloc_r+0x82>
 80054c2:	46c0      	nop			; (mov r8, r8)
 80054c4:	20000368 	.word	0x20000368

080054c8 <_realloc_r>:
 80054c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054ca:	0007      	movs	r7, r0
 80054cc:	000e      	movs	r6, r1
 80054ce:	0014      	movs	r4, r2
 80054d0:	2900      	cmp	r1, #0
 80054d2:	d105      	bne.n	80054e0 <_realloc_r+0x18>
 80054d4:	0011      	movs	r1, r2
 80054d6:	f7ff ff81 	bl	80053dc <_malloc_r>
 80054da:	0005      	movs	r5, r0
 80054dc:	0028      	movs	r0, r5
 80054de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80054e0:	2a00      	cmp	r2, #0
 80054e2:	d103      	bne.n	80054ec <_realloc_r+0x24>
 80054e4:	f7ff ff0e 	bl	8005304 <_free_r>
 80054e8:	0025      	movs	r5, r4
 80054ea:	e7f7      	b.n	80054dc <_realloc_r+0x14>
 80054ec:	f000 f83e 	bl	800556c <_malloc_usable_size_r>
 80054f0:	9001      	str	r0, [sp, #4]
 80054f2:	4284      	cmp	r4, r0
 80054f4:	d803      	bhi.n	80054fe <_realloc_r+0x36>
 80054f6:	0035      	movs	r5, r6
 80054f8:	0843      	lsrs	r3, r0, #1
 80054fa:	42a3      	cmp	r3, r4
 80054fc:	d3ee      	bcc.n	80054dc <_realloc_r+0x14>
 80054fe:	0021      	movs	r1, r4
 8005500:	0038      	movs	r0, r7
 8005502:	f7ff ff6b 	bl	80053dc <_malloc_r>
 8005506:	1e05      	subs	r5, r0, #0
 8005508:	d0e8      	beq.n	80054dc <_realloc_r+0x14>
 800550a:	9b01      	ldr	r3, [sp, #4]
 800550c:	0022      	movs	r2, r4
 800550e:	429c      	cmp	r4, r3
 8005510:	d900      	bls.n	8005514 <_realloc_r+0x4c>
 8005512:	001a      	movs	r2, r3
 8005514:	0031      	movs	r1, r6
 8005516:	0028      	movs	r0, r5
 8005518:	f7ff fed7 	bl	80052ca <memcpy>
 800551c:	0031      	movs	r1, r6
 800551e:	0038      	movs	r0, r7
 8005520:	f7ff fef0 	bl	8005304 <_free_r>
 8005524:	e7da      	b.n	80054dc <_realloc_r+0x14>
	...

08005528 <_sbrk_r>:
 8005528:	2300      	movs	r3, #0
 800552a:	b570      	push	{r4, r5, r6, lr}
 800552c:	4d06      	ldr	r5, [pc, #24]	; (8005548 <_sbrk_r+0x20>)
 800552e:	0004      	movs	r4, r0
 8005530:	0008      	movs	r0, r1
 8005532:	602b      	str	r3, [r5, #0]
 8005534:	f7fb fc5a 	bl	8000dec <_sbrk>
 8005538:	1c43      	adds	r3, r0, #1
 800553a:	d103      	bne.n	8005544 <_sbrk_r+0x1c>
 800553c:	682b      	ldr	r3, [r5, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d000      	beq.n	8005544 <_sbrk_r+0x1c>
 8005542:	6023      	str	r3, [r4, #0]
 8005544:	bd70      	pop	{r4, r5, r6, pc}
 8005546:	46c0      	nop			; (mov r8, r8)
 8005548:	20000370 	.word	0x20000370

0800554c <__malloc_lock>:
 800554c:	b510      	push	{r4, lr}
 800554e:	4802      	ldr	r0, [pc, #8]	; (8005558 <__malloc_lock+0xc>)
 8005550:	f000 f814 	bl	800557c <__retarget_lock_acquire_recursive>
 8005554:	bd10      	pop	{r4, pc}
 8005556:	46c0      	nop			; (mov r8, r8)
 8005558:	20000374 	.word	0x20000374

0800555c <__malloc_unlock>:
 800555c:	b510      	push	{r4, lr}
 800555e:	4802      	ldr	r0, [pc, #8]	; (8005568 <__malloc_unlock+0xc>)
 8005560:	f000 f80d 	bl	800557e <__retarget_lock_release_recursive>
 8005564:	bd10      	pop	{r4, pc}
 8005566:	46c0      	nop			; (mov r8, r8)
 8005568:	20000374 	.word	0x20000374

0800556c <_malloc_usable_size_r>:
 800556c:	1f0b      	subs	r3, r1, #4
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	1f18      	subs	r0, r3, #4
 8005572:	2b00      	cmp	r3, #0
 8005574:	da01      	bge.n	800557a <_malloc_usable_size_r+0xe>
 8005576:	580b      	ldr	r3, [r1, r0]
 8005578:	18c0      	adds	r0, r0, r3
 800557a:	4770      	bx	lr

0800557c <__retarget_lock_acquire_recursive>:
 800557c:	4770      	bx	lr

0800557e <__retarget_lock_release_recursive>:
 800557e:	4770      	bx	lr

08005580 <_init>:
 8005580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005582:	46c0      	nop			; (mov r8, r8)
 8005584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005586:	bc08      	pop	{r3}
 8005588:	469e      	mov	lr, r3
 800558a:	4770      	bx	lr

0800558c <_fini>:
 800558c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558e:	46c0      	nop			; (mov r8, r8)
 8005590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005592:	bc08      	pop	{r3}
 8005594:	469e      	mov	lr, r3
 8005596:	4770      	bx	lr
