{
    "versionMajor": "0",
    "versionMinor": "0",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "design_1_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "sd_card",
    "designIntent": {
        "dataCenter": {
            "value": "false",
            "explicit": "true"
        },
        "embedded": {
            "value": "true",
            "explicit": "true"
        },
        "externalHost": {
            "value": "false",
            "explicit": "true"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "true"
        }
    },
    "board": {
        "name": "tul.com.tw:pynq-z2:1.0",
        "vendor": "tul.com.tw",
        "part": "xc7z020clg400-1",
        "boardPart": "tul.com.tw:pynq-z2:part0:1.0",
        "imageFileHdpi": "pynq_z2.jpg"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "zynq:xc7z020:clg400:-1",
            "part": {
                "name": "xc7z020clg400-1",
                "architecture": "zynq",
                "device": "xc7z020",
                "package": "clg400",
                "speedGrade": "-1"
            },
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "drBDName": "design_1.bd",
                "numComputeUnits": "60"
            }
        }
    ],
    "files": [
        {
            "name": "nn_wrapper.hpfm",
            "type": "HPFM"
        },
        {
            "name": "prj\/rebuild.tcl",
            "type": "REBUILD_TCL"
        },
        {
            "name": "iprepo",
            "type": "IP_REPO_PATH"
        },
        {
            "name": "ipcache",
            "type": "IP_CACHE_DIR"
        },
        {
            "name": "board",
            "type": "BOARD_REPO_PATH"
        }
    ],
    "vendor": "xilinx",
    "boardId": "pynq-z2",
    "name": "name",
    "uniqueName": "xilinx:pynq-z2:name:0.0",
    "fpgaPart": "zynq",
    "fpgaDevice": "xc7z020",
    "unifiedPlatform": "true",
    "expandablePlatform": "true",
    "hardware": "true",
    "softwareEmulation": "true",
    "hardwareEmulation": "false",
    "hardwareEmuPlatform": "false",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2020.2",
    "generatedChangeList": "3064766",
    "generatedIpChangeList": "3064653",
    "generatedTimestamp": "Thu Dec 16 22:44:46 2021",
    "resources": [
        {
            "type": "BRAM",
            "count": "140"
        },
        {
            "type": "DSP",
            "count": "220"
        },
        {
            "type": "LUT",
            "count": "53200"
        },
        {
            "type": "FF",
            "count": "106400"
        }
    ],
    "systemClocks": [
        {
            "default": "false",
            "name": "CPU",
            "origName": "CPU",
            "id": "-1",
            "frequency": "650.000000",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "period": "1.538462",
            "status": "reserved"
        },
        {
            "default": "true",
            "name": "PL 0",
            "origName": "processing_system7_0_FCLK_CLK0",
            "id": "0",
            "frequency": "100.000000",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "period": "10.000000",
            "normalizedPeriod": "6.500000",
            "status": "fixed"
        }
    ],
    "busInterfaces": [
        {
            "name": "processing_system7_0_FCLK_CLK0",
            "mode": "master",
            "instRef": "processing_system7_0",
            "compRef": "processing_system7",
            "typeRef": "clock",
            "interfaceRef": "FCLK_CLK0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "rst_ps7_0_100M_peripheral_reset",
            "mode": "master",
            "instRef": "rst_ps7_0_100M",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "processing_system7_0_FCLK_CLK0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "rst_ps7_0_100M_interconnect_aresetn",
            "mode": "master",
            "instRef": "rst_ps7_0_100M",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "processing_system7_0_FCLK_CLK0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "rst_ps7_0_100M_peripheral_aresetn",
            "mode": "master",
            "instRef": "rst_ps7_0_100M",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "processing_system7_0_FCLK_CLK0",
            "dataWidth": "0",
            "numIdBits": "0"
        }
    ]
}

