GAS LISTING /tmp/cc2P0pVv.s 			page 1


   1              		.file	"gd32vf103_spi.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.spi_i2s_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	spi_i2s_deinit
  13              	spi_i2s_deinit:
  14              	.LFB2:
  15              		.file 1 "../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c"
   1:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
   2:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \file  gd32vf103_spi.c
   3:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief SPI driver
   4:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
   5:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \version 2019-6-5, V1.0.0, firmware for GD32VF103
   6:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
   7:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
   8:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*
   9:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     Copyright (c) 2019, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  11:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  14:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****        specific prior written permission.
  22:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  23:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
  34:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  35:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #include "gd32vf103_spi.h"
  36:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  37:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /* SPI/I2S parameter initialization mask */
  38:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define SPI_INIT_MASK                   ((uint32_t)0x00003040U)  /*!< SPI parameter initialization 
  39:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define I2S_INIT_MASK                   ((uint32_t)0x0000F047U)  /*!< I2S parameter initialization 
  40:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  41:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /* I2S clock source selection, multiplication and division mask */
  42:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define I2S1_CLOCK_SEL                  ((uint32_t)0x00020000U)  /* I2S1 clock source selection */
  43:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define I2S2_CLOCK_SEL                  ((uint32_t)0x00040000U)  /* I2S2 clock source selection */
GAS LISTING /tmp/cc2P0pVv.s 			page 2


  44:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define I2S_CLOCK_MUL_MASK              ((uint32_t)0x0000F000U)  /* I2S clock multiplication mask *
  45:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define I2S_CLOCK_DIV_MASK              ((uint32_t)0x000000F0U)  /* I2S clock division mask */
  46:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  47:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /* default value and offset */
  48:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define SPI_I2SPSC_DEFAULT_VALUE        ((uint32_t)0x00000002U)  /* default value of SPI_I2SPSC reg
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define RCU_CFG1_PREDV1_OFFSET          4U                       /* PREDV1 offset in RCU_CFG1 */
  50:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define RCU_CFG1_PLL2MF_OFFSET          12U                      /* PLL2MF offset in RCU_CFG1 */
  51:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  52:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      reset SPI and I2S 
  54:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
  56:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
  57:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_i2s_deinit(uint32_t spi_periph)
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
  16              		.loc 1 59 1
  17              		.cfi_startproc
  18              	.LVL0:
  60:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(spi_periph){
  19              		.loc 1 60 5
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(spi_periph){
  20              		.loc 1 59 1 is_stmt 0
  21 0000 4111     		addi	sp,sp,-16
  22              	.LCFI0:
  23              		.cfi_def_cfa_offset 16
  24              		.loc 1 60 5
  25 0002 B7470040 		li	a5,1073758208
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(spi_periph){
  26              		.loc 1 59 1
  27 0006 06C6     		sw	ra,12(sp)
  28              		.cfi_offset 1, -4
  29              		.loc 1 60 5
  30 0008 138707C0 		addi	a4,a5,-1024
  31 000c 630DE500 		beq	a0,a4,.L2
  32 0010 37370140 		li	a4,1073819648
  33 0014 6305E504 		beq	a0,a4,.L3
  34 0018 93870780 		addi	a5,a5,-2048
  35 001c 6303F502 		beq	a0,a5,.L9
  61:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI0:
  62:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* reset SPI0 */
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_enable(RCU_SPI0RST);
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  66:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI1:
  67:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* reset SPI1 and I2S1 */
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_enable(RCU_SPI1RST);
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  70:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  71:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI2:
  72:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* reset SPI2 and I2S2 */
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_enable(RCU_SPI2RST);
  74:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  75:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  76:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default :
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
GAS LISTING /tmp/cc2P0pVv.s 			page 3


  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
  36              		.loc 1 79 1
  37 0020 B240     		lw	ra,12(sp)
  38              		.cfi_remember_state
  39              		.cfi_restore 1
  40 0022 4101     		addi	sp,sp,16
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 0
  43 0024 8280     		jr	ra
  44              	.L2:
  45              	.LCFI2:
  46              		.cfi_restore_state
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  47              		.loc 1 73 9 is_stmt 1
  48 0026 1305F040 		li	a0,1039
  49              	.LVL1:
  50 002a 97000000 		call	rcu_periph_reset_enable
  50      E7800000 
  51              	.LVL2:
  74:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  52              		.loc 1 74 9
  53              		.loc 1 79 1 is_stmt 0
  54 0032 B240     		lw	ra,12(sp)
  55              		.cfi_remember_state
  56              		.cfi_restore 1
  74:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  57              		.loc 1 74 9
  58 0034 1305F040 		li	a0,1039
  59              		.loc 1 79 1
  60 0038 4101     		addi	sp,sp,16
  61              	.LCFI3:
  62              		.cfi_def_cfa_offset 0
  74:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  63              		.loc 1 74 9
  64 003a 17030000 		tail	rcu_periph_reset_disable
  64      67000300 
  65              	.LVL3:
  66              	.L9:
  67              	.LCFI4:
  68              		.cfi_restore_state
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  69              		.loc 1 68 9 is_stmt 1
  70 0042 1305E040 		li	a0,1038
  71              	.LVL4:
  72 0046 97000000 		call	rcu_periph_reset_enable
  72      E7800000 
  73              	.LVL5:
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  74              		.loc 1 69 9
  75              		.loc 1 79 1 is_stmt 0
  76 004e B240     		lw	ra,12(sp)
  77              		.cfi_remember_state
  78              		.cfi_restore 1
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  79              		.loc 1 69 9
  80 0050 1305E040 		li	a0,1038
  81              		.loc 1 79 1
GAS LISTING /tmp/cc2P0pVv.s 			page 4


  82 0054 4101     		addi	sp,sp,16
  83              	.LCFI5:
  84              		.cfi_def_cfa_offset 0
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  85              		.loc 1 69 9
  86 0056 17030000 		tail	rcu_periph_reset_disable
  86      67000300 
  87              	.LVL6:
  88              	.L3:
  89              	.LCFI6:
  90              		.cfi_restore_state
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  91              		.loc 1 63 9 is_stmt 1
  92 005e 1305C030 		li	a0,780
  93              	.LVL7:
  94 0062 97000000 		call	rcu_periph_reset_enable
  94      E7800000 
  95              	.LVL8:
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  96              		.loc 1 64 9
  97              		.loc 1 79 1 is_stmt 0
  98 006a B240     		lw	ra,12(sp)
  99              		.cfi_restore 1
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 100              		.loc 1 64 9
 101 006c 1305C030 		li	a0,780
 102              		.loc 1 79 1
 103 0070 4101     		addi	sp,sp,16
 104              	.LCFI7:
 105              		.cfi_def_cfa_offset 0
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 106              		.loc 1 64 9
 107 0072 17030000 		tail	rcu_periph_reset_disable
 107      67000300 
 108              	.LVL9:
 109              		.cfi_endproc
 110              	.LFE2:
 112              		.section	.text.spi_struct_para_init,"ax",@progbits
 113              		.align	1
 114              		.globl	spi_struct_para_init
 116              	spi_struct_para_init:
 117              	.LFB3:
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      initialize the parameters of SPI struct with the default values
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_struct: SPI parameter stuct
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
  85:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
  87:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_struct_para_init(spi_parameter_struct* spi_struct)
  88:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 118              		.loc 1 88 1 is_stmt 1
 119              		.cfi_startproc
 120              	.LVL10:
  89:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* set the SPI struct with the default values */
  90:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->device_mode = SPI_SLAVE;
 121              		.loc 1 90 5
GAS LISTING /tmp/cc2P0pVv.s 			page 5


 122              		.loc 1 90 29 is_stmt 0
 123 0000 23200500 		sw	zero,0(a0)
  91:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->trans_mode = SPI_TRANSMODE_FULLDUPLEX;
 124              		.loc 1 91 5 is_stmt 1
 125              		.loc 1 91 28 is_stmt 0
 126 0004 23220500 		sw	zero,4(a0)
  92:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->frame_size = SPI_FRAMESIZE_8BIT;
 127              		.loc 1 92 5 is_stmt 1
 128              		.loc 1 92 28 is_stmt 0
 129 0008 23240500 		sw	zero,8(a0)
  93:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->nss = SPI_NSS_HARD;
 130              		.loc 1 93 5 is_stmt 1
 131              		.loc 1 93 21 is_stmt 0
 132 000c 23260500 		sw	zero,12(a0)
  94:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE;
 133              		.loc 1 94 5 is_stmt 1
 134              		.loc 1 94 38 is_stmt 0
 135 0010 232A0500 		sw	zero,20(a0)
  95:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->prescale = SPI_PSC_2;
 136              		.loc 1 95 5 is_stmt 1
 137              		.loc 1 95 26 is_stmt 0
 138 0014 232C0500 		sw	zero,24(a0)
  96:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 139              		.loc 1 96 1
 140 0018 8280     		ret
 141              		.cfi_endproc
 142              	.LFE3:
 144              		.section	.text.spi_init,"ax",@progbits
 145              		.align	1
 146              		.globl	spi_init
 148              	spi_init:
 149              	.LFB4:
  97:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  98:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      initialize SPI parameter
 100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 101:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_struct: SPI parameter initialization stuct members of the structure 
 102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                             and the member values are shown as below:
 103:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   device_mode: SPI_MASTER, SPI_SLAVE
 104:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   trans_mode: SPI_TRANSMODE_FULLDUPLEX, SPI_TRANSMODE_RECEIVEONLY,
 105:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                               SPI_TRANSMODE_BDRECEIVE, SPI_TRANSMODE_BDTRANSMIT
 106:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   frame_size: SPI_FRAMESIZE_16BIT, SPI_FRAMESIZE_8BIT
 107:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   nss: SPI_NSS_SOFT, SPI_NSS_HARD
 108:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   endian: SPI_ENDIAN_MSB, SPI_ENDIAN_LSB
 109:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   clock_polarity_phase: SPI_CK_PL_LOW_PH_1EDGE, SPI_CK_PL_HIGH_PH_1EDGE
 110:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                                         SPI_CK_PL_LOW_PH_2EDGE, SPI_CK_PL_HIGH_PH_2EDGE
 111:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   prescale: SPI_PSC_n (n=2,4,8,16,32,64,128,256)
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 114:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 115:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_init(uint32_t spi_periph, spi_parameter_struct* spi_struct)
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {   
 150              		.loc 1 116 1 is_stmt 1
 151              		.cfi_startproc
 152              	.LVL11:
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t reg = 0U;
 153              		.loc 1 117 5
GAS LISTING /tmp/cc2P0pVv.s 			page 6


 118:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg = SPI_CTL0(spi_periph);
 154              		.loc 1 118 5
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg &= SPI_INIT_MASK;
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 121:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI as master or slave */
 122:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->device_mode;
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI transfer mode */
 124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->trans_mode;
 125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI frame size */
 126:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->frame_size;
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI NSS use hardware or software */
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->nss;
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI LSB or MSB */
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->endian;
 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI polarity and phase */
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->clock_polarity_phase;
 133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI prescale to adjust transmit speed */
 134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->prescale;
 155              		.loc 1 134 9 is_stmt 0
 156 0000 D441     		lw	a3,4(a1)
 157 0002 9C41     		lw	a5,0(a1)
 158 0004 9845     		lw	a4,8(a1)
 159 0006 83A8C500 		lw	a7,12(a1)
 160 000a 03A80501 		lw	a6,16(a1)
 161 000e D58F     		or	a5,a5,a3
 162 0010 D98F     		or	a5,a5,a4
 163 0012 D449     		lw	a3,20(a1)
 164 0014 B3E71701 		or	a5,a5,a7
 118:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg = SPI_CTL0(spi_periph);
 165              		.loc 1 118 9
 166 0018 1841     		lw	a4,0(a0)
 167              	.LVL12:
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg &= SPI_INIT_MASK;
 168              		.loc 1 119 5 is_stmt 1
 169              		.loc 1 134 9 is_stmt 0
 170 001a 904D     		lw	a2,24(a1)
 171 001c B3E70701 		or	a5,a5,a6
 172 0020 D58F     		or	a5,a5,a3
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg &= SPI_INIT_MASK;
 173              		.loc 1 119 9
 174 0022 8D66     		li	a3,12288
 175 0024 93860604 		addi	a3,a3,64
 176 0028 758F     		and	a4,a4,a3
 177              	.LVL13:
 122:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI transfer mode */
 178              		.loc 1 122 5 is_stmt 1
 124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI frame size */
 179              		.loc 1 124 5
 126:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI NSS use hardware or software */
 180              		.loc 1 126 5
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI LSB or MSB */
 181              		.loc 1 128 5
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI polarity and phase */
 182              		.loc 1 130 5
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI prescale to adjust transmit speed */
 183              		.loc 1 132 5
 184              		.loc 1 134 5
GAS LISTING /tmp/cc2P0pVv.s 			page 7


 185              		.loc 1 134 9 is_stmt 0
 186 002a D18F     		or	a5,a5,a2
 187 002c D98F     		or	a5,a5,a4
 188              	.LVL14:
 135:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 136:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* write to SPI_CTL0 register */
 137:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) = (uint32_t)reg;
 189              		.loc 1 137 5 is_stmt 1
 190              		.loc 1 137 26 is_stmt 0
 191 002e 1CC1     		sw	a5,0(a0)
 138:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SSEL);
 192              		.loc 1 139 5 is_stmt 1
 193              		.loc 1 139 28 is_stmt 0
 194 0030 5C4D     		lw	a5,28(a0)
 195              	.LVL15:
 196 0032 7D77     		li	a4,-4096
 197 0034 1307F77F 		addi	a4,a4,2047
 198 0038 F98F     		and	a5,a5,a4
 199 003a 5CCD     		sw	a5,28(a0)
 200              	.LVL16:
 140:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 201              		.loc 1 140 1
 202 003c 8280     		ret
 203              		.cfi_endproc
 204              	.LFE4:
 206              		.section	.text.spi_enable,"ax",@progbits
 207              		.align	1
 208              		.globl	spi_enable
 210              	spi_enable:
 211              	.LFB5:
 141:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 142:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 143:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 145:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 146:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 148:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_enable(uint32_t spi_periph)
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 212              		.loc 1 149 1 is_stmt 1
 213              		.cfi_startproc
 214              	.LVL17:
 150:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SPIEN;
 215              		.loc 1 150 5
 216              		.loc 1 150 26 is_stmt 0
 217 0000 1C41     		lw	a5,0(a0)
 218 0002 93E70704 		ori	a5,a5,64
 219 0006 1CC1     		sw	a5,0(a0)
 151:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 220              		.loc 1 151 1
 221 0008 8280     		ret
 222              		.cfi_endproc
 223              	.LFE5:
 225              		.section	.text.spi_disable,"ax",@progbits
 226              		.align	1
 227              		.globl	spi_disable
GAS LISTING /tmp/cc2P0pVv.s 			page 8


 229              	spi_disable:
 230              	.LFB6:
 152:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 153:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 154:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI 
 155:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 156:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 157:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 158:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 159:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_disable(uint32_t spi_periph)
 160:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 231              		.loc 1 160 1 is_stmt 1
 232              		.cfi_startproc
 233              	.LVL18:
 161:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SPIEN);
 234              		.loc 1 161 5
 235              		.loc 1 161 26 is_stmt 0
 236 0000 1C41     		lw	a5,0(a0)
 237 0002 93F7F7FB 		andi	a5,a5,-65
 238 0006 1CC1     		sw	a5,0(a0)
 162:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 239              		.loc 1 162 1
 240 0008 8280     		ret
 241              		.cfi_endproc
 242              	.LFE6:
 244              		.section	.text.i2s_init,"ax",@progbits
 245              		.align	1
 246              		.globl	i2s_init
 248              	i2s_init:
 249              	.LFB7:
 163:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 164:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 165:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      initialize I2S parameter 
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 167:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  mode: I2S operation mode
 168:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 169:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MODE_SLAVETX: I2S slave transmit mode
 170:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MODE_SLAVERX: I2S slave receive mode
 171:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MODE_MASTERTX: I2S master transmit mode
 172:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MODE_MASTERRX: I2S master receive mode
 173:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  standard: I2S standard
 174:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 175:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_STD_PHILLIPS: I2S phillips standard
 176:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_STD_MSB: I2S MSB standard
 177:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_STD_LSB: I2S LSB standard
 178:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_STD_PCMSHORT: I2S PCM short standard
 179:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_STD_PCMLONG: I2S PCM long standard
 180:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  ckpl: I2S idle state clock polarity
 181:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 182:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_CKPL_LOW: I2S clock polarity low level
 183:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_CKPL_HIGH: I2S clock polarity high level
 184:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 186:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 187:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void i2s_init(uint32_t spi_periph, uint32_t mode, uint32_t standard, uint32_t ckpl)
 188:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 250              		.loc 1 188 1 is_stmt 1
GAS LISTING /tmp/cc2P0pVv.s 			page 9


 251              		.cfi_startproc
 252              	.LVL19:
 189:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t reg = 0U;
 190:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg = SPI_I2SCTL(spi_periph);
 253              		.loc 1 190 9 is_stmt 0
 254 0000 5C4D     		lw	a5,28(a0)
 191:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg &= I2S_INIT_MASK;
 255              		.loc 1 191 9
 256 0002 3D67     		li	a4,61440
 257 0004 13077704 		addi	a4,a4,71
 258 0008 F98F     		and	a5,a5,a4
 189:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t reg = 0U;
 259              		.loc 1 189 5 is_stmt 1
 260              	.LVL20:
 190:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg &= I2S_INIT_MASK;
 261              		.loc 1 190 5
 262              		.loc 1 191 5
 192:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 193:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* enable I2S mode */
 194:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= (uint32_t)SPI_I2SCTL_I2SSEL; 
 263              		.loc 1 194 5
 195:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select I2S mode */
 196:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= (uint32_t)mode;
 264              		.loc 1 196 5
 265 000a D58F     		or	a5,a5,a3
 197:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select I2S standard */
 198:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= (uint32_t)standard;
 266              		.loc 1 198 5
 267 000c D18F     		or	a5,a5,a2
 268 000e CD8F     		or	a5,a5,a1
 199:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select I2S polarity */
 200:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= (uint32_t)ckpl;
 269              		.loc 1 200 5
 270              		.loc 1 200 9 is_stmt 0
 271 0010 8565     		li	a1,4096
 272              	.LVL21:
 273 0012 93850580 		addi	a1,a1,-2048
 274 0016 CD8F     		or	a5,a5,a1
 275              	.LVL22:
 201:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 202:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* write to SPI_I2SCTL register */
 203:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) = (uint32_t)reg;
 276              		.loc 1 203 5 is_stmt 1
 277              		.loc 1 203 28 is_stmt 0
 278 0018 5CCD     		sw	a5,28(a0)
 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 279              		.loc 1 204 1
 280 001a 8280     		ret
 281              		.cfi_endproc
 282              	.LFE7:
 284              		.section	.text.i2s_psc_config,"ax",@progbits
 285              		.align	1
 286              		.globl	i2s_psc_config
 288              	i2s_psc_config:
 289              	.LFB8:
 205:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 206:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
GAS LISTING /tmp/cc2P0pVv.s 			page 10


 207:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      configure I2S prescaler 
 208:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 209:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  audiosample: I2S audio sample rate
 210:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 211:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_8K: audio sample rate is 8KHz
 212:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_11K: audio sample rate is 11KHz
 213:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_16K: audio sample rate is 16KHz
 214:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_22K: audio sample rate is 22KHz
 215:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_32K: audio sample rate is 32KHz
 216:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_44K: audio sample rate is 44KHz
 217:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_48K: audio sample rate is 48KHz
 218:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_96K: audio sample rate is 96KHz
 219:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_192K: audio sample rate is 192KHz
 220:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  frameformat: I2S data length and channel length
 221:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 222:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH16B: I2S data length is 16 bit and channel length is 16 b
 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH32B: I2S data length is 16 bit and channel length is 32 b
 224:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FRAMEFORMAT_DT24B_CH32B: I2S data length is 24 bit and channel length is 32 b
 225:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FRAMEFORMAT_DT32B_CH32B: I2S data length is 32 bit and channel length is 32 b
 226:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  mckout: I2S master clock output
 227:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 228:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MCKOUT_ENABLE: I2S master clock output enable
 229:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MCKOUT_DISABLE: I2S master clock output disable
 230:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 231:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 232:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 233:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void i2s_psc_config(uint32_t spi_periph, uint32_t audiosample, uint32_t frameformat, uint32_t mckou
 234:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 290              		.loc 1 234 1 is_stmt 1
 291              		.cfi_startproc
 292              	.LVL23:
 235:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 293              		.loc 1 235 5
 236:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t clks = 0U;
 294              		.loc 1 236 5
 237:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t i2sclock = 0U;
 295              		.loc 1 237 5
 238:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 239:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* deinit SPI_I2SPSC register */
 240:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SPSC(spi_periph) = SPI_I2SPSC_DEFAULT_VALUE;
 296              		.loc 1 240 5
 234:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 297              		.loc 1 234 1 is_stmt 0
 298 0000 0111     		addi	sp,sp,-32
 299              	.LCFI8:
 300              		.cfi_def_cfa_offset 32
 301 0002 22CC     		sw	s0,24(sp)
 302 0004 26CA     		sw	s1,20(sp)
 303 0006 4AC8     		sw	s2,16(sp)
 304 0008 4EC6     		sw	s3,12(sp)
 305 000a 06CE     		sw	ra,28(sp)
 306              		.cfi_offset 8, -8
 307              		.cfi_offset 9, -12
 308              		.cfi_offset 18, -16
 309              		.cfi_offset 19, -20
 310              		.cfi_offset 1, -4
 311              		.loc 1 240 28
GAS LISTING /tmp/cc2P0pVv.s 			page 11


 312 000c 8947     		li	a5,2
 241:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* get the I2S clock source */
 243:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI1 == ((uint32_t)spi_periph)){
 313              		.loc 1 243 7
 314 000e 37470040 		li	a4,1073758208
 240:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 315              		.loc 1 240 28
 316 0012 1CD1     		sw	a5,32(a0)
 317              		.loc 1 243 5 is_stmt 1
 318              		.loc 1 243 7 is_stmt 0
 319 0014 13070780 		addi	a4,a4,-2048
 234:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 320              		.loc 1 234 1
 321 0018 3689     		mv	s2,a3
 322 001a AA84     		mv	s1,a0
 323 001c 2E84     		mv	s0,a1
 324 001e B289     		mv	s3,a2
 244:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* I2S1 clock source selection */
 245:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         clks = I2S1_CLOCK_SEL;
 246:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 247:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* I2S2 clock source selection */
 248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         clks = I2S2_CLOCK_SEL;
 325              		.loc 1 248 14
 326 0020 B7060400 		li	a3,262144
 327              	.LVL24:
 243:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* I2S1 clock source selection */
 328              		.loc 1 243 7
 329 0024 6314E500 		bne	a0,a4,.L16
 330 0028 B7060200 		li	a3,131072
 331              	.L16:
 332              	.LVL25:
 249:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     
 251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(0U != (RCU_CFG1 & clks)){
 333              		.loc 1 251 5 is_stmt 1
 334              		.loc 1 251 15 is_stmt 0
 335 002c 37170240 		li	a4,1073876992
 336 0030 5C57     		lw	a5,44(a4)
 337              		.loc 1 251 24
 338 0032 F58F     		and	a5,a5,a3
 339              		.loc 1 251 7
 340 0034 E9C3     		beq	a5,zero,.L17
 252:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* get RCU PLL2 clock multiplication factor */
 253:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         clks = (uint32_t)((RCU_CFG1 & I2S_CLOCK_MUL_MASK) >> RCU_CFG1_PLL2MF_OFFSET);
 341              		.loc 1 253 9 is_stmt 1
 342              		.loc 1 253 28 is_stmt 0
 343 0036 5C57     		lw	a5,44(a4)
 254:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         
 255:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         if((clks > 5U) && (clks < 15U)){
 344              		.loc 1 255 11
 345 0038 2147     		li	a4,8
 253:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         
 346              		.loc 1 253 16
 347 003a B183     		srli	a5,a5,12
 253:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         
 348              		.loc 1 253 14
GAS LISTING /tmp/cc2P0pVv.s 			page 12


 349 003c 13F5F700 		andi	a0,a5,15
 350              	.LVL26:
 351              		.loc 1 255 9 is_stmt 1
 352              		.loc 1 255 24 is_stmt 0
 353 0040 9307A5FF 		addi	a5,a0,-6
 354              		.loc 1 255 11
 355 0044 6364F708 		bgtu	a5,a4,.L18
 256:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             /* multiplier is between 8 and 16 */
 257:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             clks += 2U;
 356              		.loc 1 257 13 is_stmt 1
 357              		.loc 1 257 18 is_stmt 0
 358 0048 0905     		addi	a0,a0,2
 359              	.LVL27:
 360              	.L19:
 258:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }else{
 259:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             if(15U == clks){
 260:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 /* multiplier is 20 */
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 clks = 20U;
 262:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             }
 263:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 264:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* get the PREDV1 value */
 266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         i2sclock = (uint32_t)(((RCU_CFG1 & I2S_CLOCK_DIV_MASK) >>  RCU_CFG1_PREDV1_OFFSET) + 1U);
 361              		.loc 1 266 9 is_stmt 1
 362              		.loc 1 266 33 is_stmt 0
 363 004a B7170240 		li	a5,1073876992
 364 004e DC57     		lw	a5,44(a5)
 365              	.LVL28:
 267:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* calculate I2S clock based on PLL2 and PREDV1 */
 268:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         i2sclock = (uint32_t)((HXTAL_VALUE / i2sclock) * clks * 2U);
 366              		.loc 1 268 9 is_stmt 1
 266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* calculate I2S clock based on PLL2 and PREDV1 */
 367              		.loc 1 266 64 is_stmt 0
 368 0050 9183     		srli	a5,a5,4
 369              	.LVL29:
 370 0052 BD8B     		andi	a5,a5,15
 266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* calculate I2S clock based on PLL2 and PREDV1 */
 371              		.loc 1 266 18
 372 0054 13871700 		addi	a4,a5,1
 373              	.LVL30:
 374              		.loc 1 268 44
 375 0058 B7177A00 		li	a5,7999488
 376 005c 93870720 		addi	a5,a5,512
 377 0060 B3D7E702 		divu	a5,a5,a4
 378 0064 B387A702 		mul	a5,a5,a0
 379              		.loc 1 268 18
 380 0068 8607     		slli	a5,a5,1
 381              	.LVL31:
 382              	.L20:
 269:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 270:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* get system clock */
 271:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         i2sclock = rcu_clock_freq_get(CK_SYS);
 272:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 273:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     
 274:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* config the prescaler depending on the mclk output state, the frame format and audio sample r
 275:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(I2S_MCKOUT_ENABLE == mckout){
 383              		.loc 1 275 5 is_stmt 1
GAS LISTING /tmp/cc2P0pVv.s 			page 13


 384              		.loc 1 275 7 is_stmt 0
 385 006a 13070020 		li	a4,512
 386 006e 6304E906 		beq	s2,a4,.L29
 276:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / audiosample);
 277:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 278:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         if(I2S_FRAMEFORMAT_DT16B_CH16B == frameformat){
 387              		.loc 1 278 9 is_stmt 1
 388              		.loc 1 278 11 is_stmt 0
 389 0072 639A0906 		bne	s3,zero,.L23
 279:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             clks = (uint32_t)(((i2sclock / 32U) *10U ) / audiosample);
 390              		.loc 1 279 13 is_stmt 1
 391              		.loc 1 279 42 is_stmt 0
 392 0076 9583     		srli	a5,a5,5
 393              	.LVL32:
 394              		.loc 1 279 49
 395 0078 13952700 		slli	a0,a5,2
 396 007c AA97     		add	a5,a0,a5
 397 007e 8607     		slli	a5,a5,1
 398              		.loc 1 279 18
 399 0080 B3D78702 		divu	a5,a5,s0
 400              	.LVL33:
 401              	.L22:
 280:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }else{
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             clks = (uint32_t)(((i2sclock / 64U) *10U ) / audiosample);
 282:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 283:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     
 285:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* remove the floating point */
 286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     clks = (clks + 5U) / 10U;
 402              		.loc 1 286 5 is_stmt 1
 403              		.loc 1 286 10 is_stmt 0
 404 0084 2947     		li	a4,10
 405              		.loc 1 286 18
 406 0086 9507     		addi	a5,a5,5
 407              	.LVL34:
 287:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (clks & 0x00000001U);
 288:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sdiv = ((clks - i2sof) / 2U);
 289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (i2sof << 8U);
 290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 291:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* set the default values */
 292:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if((i2sdiv < 2U) || (i2sdiv > 255U)){
 408              		.loc 1 292 7
 409 0088 1306D00F 		li	a2,253
 410 008c 8946     		li	a3,2
 286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (clks & 0x00000001U);
 411              		.loc 1 286 10
 412 008e B3D7E702 		divu	a5,a5,a4
 413              	.LVL35:
 287:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (clks & 0x00000001U);
 414              		.loc 1 287 5 is_stmt 1
 288:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (i2sof << 8U);
 415              		.loc 1 288 12 is_stmt 0
 416 0092 13D71700 		srli	a4,a5,1
 417              		.loc 1 292 22
 418 0096 9305E7FF 		addi	a1,a4,-2
 287:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (clks & 0x00000001U);
 419              		.loc 1 287 12
GAS LISTING /tmp/cc2P0pVv.s 			page 14


 420 009a 858B     		andi	a5,a5,1
 421              	.LVL36:
 288:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (i2sof << 8U);
 422              		.loc 1 288 5 is_stmt 1
 289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 423              		.loc 1 289 5
 424              		.loc 1 292 5
 425              		.loc 1 292 7 is_stmt 0
 426 009c 6365B600 		bgtu	a1,a2,.L24
 289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 427              		.loc 1 289 12
 428 00a0 A207     		slli	a5,a5,8
 429              	.LVL37:
 293:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         i2sdiv = 2U;
 294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         i2sof = 0U;
 295:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 296:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* configure SPI_I2SPSC */
 297:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SPSC(spi_periph) = (uint32_t)(i2sdiv | i2sof | mckout);
 430              		.loc 1 297 48
 431 00a2 B3E6E700 		or	a3,a5,a4
 432              	.LVL38:
 433              	.L24:
 434              		.loc 1 297 5 is_stmt 1
 435              		.loc 1 297 56 is_stmt 0
 436 00a6 3369D900 		or	s2,s2,a3
 437              	.LVL39:
 438              		.loc 1 297 28
 439 00aa 23A02403 		sw	s2,32(s1)
 298:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 299:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* clear SPI_I2SCTL_DTLEN and SPI_I2SCTL_CHLEN bits */
 300:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~(SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN));
 440              		.loc 1 300 5 is_stmt 1
 441              		.loc 1 300 28 is_stmt 0
 442 00ae DC4C     		lw	a5,28(s1)
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* configure data frame format */
 302:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)frameformat;
 303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 443              		.loc 1 303 1
 444 00b0 F240     		lw	ra,28(sp)
 445              		.cfi_remember_state
 446              		.cfi_restore 1
 447 00b2 6244     		lw	s0,24(sp)
 448              		.cfi_restore 8
 449              	.LVL40:
 300:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* configure data frame format */
 450              		.loc 1 300 28
 451 00b4 E19B     		andi	a5,a5,-8
 452 00b6 DCCC     		sw	a5,28(s1)
 302:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 453              		.loc 1 302 5 is_stmt 1
 302:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 454              		.loc 1 302 28 is_stmt 0
 455 00b8 D04C     		lw	a2,28(s1)
 456              		.loc 1 303 1
 457 00ba 4249     		lw	s2,16(sp)
 458              		.cfi_restore 18
 302:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
GAS LISTING /tmp/cc2P0pVv.s 			page 15


 459              		.loc 1 302 28
 460 00bc B3693601 		or	s3,a2,s3
 461              	.LVL41:
 462 00c0 23AE3401 		sw	s3,28(s1)
 463              		.loc 1 303 1
 464 00c4 D244     		lw	s1,20(sp)
 465              		.cfi_restore 9
 466              	.LVL42:
 467 00c6 B249     		lw	s3,12(sp)
 468              		.cfi_restore 19
 469 00c8 0561     		addi	sp,sp,32
 470              	.LCFI9:
 471              		.cfi_def_cfa_offset 0
 472 00ca 8280     		jr	ra
 473              	.LVL43:
 474              	.L18:
 475              	.LCFI10:
 476              		.cfi_restore_state
 259:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 /* multiplier is 20 */
 477              		.loc 1 259 13 is_stmt 1
 259:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 /* multiplier is 20 */
 478              		.loc 1 259 15 is_stmt 0
 479 00cc BD47     		li	a5,15
 480 00ce E31EF5F6 		bne	a0,a5,.L19
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             }
 481              		.loc 1 261 22
 482 00d2 5145     		li	a0,20
 483              	.LVL44:
 484 00d4 9DBF     		j	.L19
 485              	.LVL45:
 486              	.L29:
 276:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 487              		.loc 1 276 9 is_stmt 1
 276:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 488              		.loc 1 276 38 is_stmt 0
 489 00d6 A183     		srli	a5,a5,8
 490              	.LVL46:
 276:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 491              		.loc 1 276 46
 492 00d8 13952700 		slli	a0,a5,2
 493 00dc AA97     		add	a5,a0,a5
 494 00de 8607     		slli	a5,a5,1
 276:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 495              		.loc 1 276 14
 496 00e0 B3D78702 		divu	a5,a5,s0
 497              	.LVL47:
 498 00e4 45B7     		j	.L22
 499              	.LVL48:
 500              	.L23:
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 501              		.loc 1 281 13 is_stmt 1
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 502              		.loc 1 281 42 is_stmt 0
 503 00e6 9983     		srli	a5,a5,6
 504              	.LVL49:
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 505              		.loc 1 281 49
GAS LISTING /tmp/cc2P0pVv.s 			page 16


 506 00e8 13952700 		slli	a0,a5,2
 507 00ec AA97     		add	a5,a0,a5
 508 00ee 8607     		slli	a5,a5,1
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 509              		.loc 1 281 18
 510 00f0 B3D78702 		divu	a5,a5,s0
 511              	.LVL50:
 512 00f4 41BF     		j	.L22
 513              	.LVL51:
 514              	.L17:
 271:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 515              		.loc 1 271 9 is_stmt 1
 271:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 516              		.loc 1 271 20 is_stmt 0
 517 00f6 0145     		li	a0,0
 518 00f8 97000000 		call	rcu_clock_freq_get
 518      E7800000 
 519              	.LVL52:
 520 0100 AA87     		mv	a5,a0
 521              	.LVL53:
 522 0102 A5B7     		j	.L20
 523              		.cfi_endproc
 524              	.LFE8:
 526              		.section	.text.i2s_enable,"ax",@progbits
 527              		.align	1
 528              		.globl	i2s_enable
 530              	i2s_enable:
 531              	.LFB9:
 304:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 305:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 306:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable I2S 
 307:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 308:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 309:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 310:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 311:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void i2s_enable(uint32_t spi_periph)
 312:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 532              		.loc 1 312 1 is_stmt 1
 533              		.cfi_startproc
 534              	.LVL54:
 313:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)SPI_I2SCTL_I2SEN;
 535              		.loc 1 313 5
 536              		.loc 1 313 28 is_stmt 0
 537 0000 5C4D     		lw	a5,28(a0)
 538 0002 93E70740 		ori	a5,a5,1024
 539 0006 5CCD     		sw	a5,28(a0)
 314:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 540              		.loc 1 314 1
 541 0008 8280     		ret
 542              		.cfi_endproc
 543              	.LFE9:
 545              		.section	.text.i2s_disable,"ax",@progbits
 546              		.align	1
 547              		.globl	i2s_disable
 549              	i2s_disable:
 550              	.LFB10:
 315:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
GAS LISTING /tmp/cc2P0pVv.s 			page 17


 316:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 317:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable I2S 
 318:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 319:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 320:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 322:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void i2s_disable(uint32_t spi_periph)
 323:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 551              		.loc 1 323 1 is_stmt 1
 552              		.cfi_startproc
 553              	.LVL55:
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SEN);
 554              		.loc 1 324 5
 555              		.loc 1 324 28 is_stmt 0
 556 0000 5C4D     		lw	a5,28(a0)
 557 0002 93F7F7BF 		andi	a5,a5,-1025
 558 0006 5CCD     		sw	a5,28(a0)
 325:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 559              		.loc 1 325 1
 560 0008 8280     		ret
 561              		.cfi_endproc
 562              	.LFE10:
 564              		.section	.text.spi_nss_output_enable,"ax",@progbits
 565              		.align	1
 566              		.globl	spi_nss_output_enable
 568              	spi_nss_output_enable:
 569              	.LFB11:
 326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 327:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 328:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI NSS output 
 329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 331:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 332:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 333:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nss_output_enable(uint32_t spi_periph)
 334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 570              		.loc 1 334 1 is_stmt 1
 571              		.cfi_startproc
 572              	.LVL56:
 335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSDRV;
 573              		.loc 1 335 5
 574              		.loc 1 335 26 is_stmt 0
 575 0000 5C41     		lw	a5,4(a0)
 576 0002 93E74700 		ori	a5,a5,4
 577 0006 5CC1     		sw	a5,4(a0)
 336:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 578              		.loc 1 336 1
 579 0008 8280     		ret
 580              		.cfi_endproc
 581              	.LFE11:
 583              		.section	.text.spi_nss_output_disable,"ax",@progbits
 584              		.align	1
 585              		.globl	spi_nss_output_disable
 587              	spi_nss_output_disable:
 588              	.LFB12:
 337:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 338:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
GAS LISTING /tmp/cc2P0pVv.s 			page 18


 339:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI NSS output 
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 341:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 342:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 343:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 344:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nss_output_disable(uint32_t spi_periph)
 345:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 589              		.loc 1 345 1 is_stmt 1
 590              		.cfi_startproc
 591              	.LVL57:
 346:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSDRV);
 592              		.loc 1 346 5
 593              		.loc 1 346 26 is_stmt 0
 594 0000 5C41     		lw	a5,4(a0)
 595 0002 ED9B     		andi	a5,a5,-5
 596 0004 5CC1     		sw	a5,4(a0)
 347:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 597              		.loc 1 347 1
 598 0006 8280     		ret
 599              		.cfi_endproc
 600              	.LFE12:
 602              		.section	.text.spi_nss_internal_high,"ax",@progbits
 603              		.align	1
 604              		.globl	spi_nss_internal_high
 606              	spi_nss_internal_high:
 607              	.LFB13:
 348:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 349:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 350:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      SPI NSS pin high level in software mode
 351:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 352:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 353:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 354:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 355:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nss_internal_high(uint32_t spi_periph)
 356:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 608              		.loc 1 356 1 is_stmt 1
 609              		.cfi_startproc
 610              	.LVL58:
 357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SWNSS;
 611              		.loc 1 357 5
 612              		.loc 1 357 26 is_stmt 0
 613 0000 1C41     		lw	a5,0(a0)
 614 0002 93E70710 		ori	a5,a5,256
 615 0006 1CC1     		sw	a5,0(a0)
 358:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 616              		.loc 1 358 1
 617 0008 8280     		ret
 618              		.cfi_endproc
 619              	.LFE13:
 621              		.section	.text.spi_nss_internal_low,"ax",@progbits
 622              		.align	1
 623              		.globl	spi_nss_internal_low
 625              	spi_nss_internal_low:
 626              	.LFB14:
 359:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 360:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 361:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      SPI NSS pin low level in software mode
GAS LISTING /tmp/cc2P0pVv.s 			page 19


 362:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 363:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 364:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 365:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 366:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nss_internal_low(uint32_t spi_periph)
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 627              		.loc 1 367 1 is_stmt 1
 628              		.cfi_startproc
 629              	.LVL59:
 368:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SWNSS);
 630              		.loc 1 368 5
 631              		.loc 1 368 26 is_stmt 0
 632 0000 1C41     		lw	a5,0(a0)
 633 0002 93F7F7EF 		andi	a5,a5,-257
 634 0006 1CC1     		sw	a5,0(a0)
 369:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 635              		.loc 1 369 1
 636 0008 8280     		ret
 637              		.cfi_endproc
 638              	.LFE14:
 640              		.section	.text.spi_dma_enable,"ax",@progbits
 641              		.align	1
 642              		.globl	spi_dma_enable
 644              	spi_dma_enable:
 645              	.LFB15:
 370:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 372:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI DMA send or receive 
 373:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 374:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  dma: SPI DMA mode
 375:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 376:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data using DMA
 377:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data using DMA
 378:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 380:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 381:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_dma_enable(uint32_t spi_periph, uint8_t dma)
 382:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 646              		.loc 1 382 1 is_stmt 1
 647              		.cfi_startproc
 648              	.LVL60:
 383:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 649              		.loc 1 383 5
 384:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMATEN;
 650              		.loc 1 384 30 is_stmt 0
 651 0000 5C41     		lw	a5,4(a0)
 383:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 652              		.loc 1 383 7
 653 0002 89E5     		bne	a1,zero,.L37
 654              		.loc 1 384 9 is_stmt 1
 655              		.loc 1 384 30 is_stmt 0
 656 0004 93E72700 		ori	a5,a5,2
 657 0008 5CC1     		sw	a5,4(a0)
 658 000a 8280     		ret
 659              	.L37:
 385:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 386:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMAREN;
GAS LISTING /tmp/cc2P0pVv.s 			page 20


 660              		.loc 1 386 9 is_stmt 1
 661              		.loc 1 386 30 is_stmt 0
 662 000c 93E71700 		ori	a5,a5,1
 663 0010 5CC1     		sw	a5,4(a0)
 387:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 388:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 664              		.loc 1 388 1
 665 0012 8280     		ret
 666              		.cfi_endproc
 667              	.LFE15:
 669              		.section	.text.spi_dma_disable,"ax",@progbits
 670              		.align	1
 671              		.globl	spi_dma_disable
 673              	spi_dma_disable:
 674              	.LFB16:
 389:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 390:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 391:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI DMA send or receive 
 392:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 393:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  dma: SPI DMA mode
 394:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 395:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data using DMA
 396:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data using DMA
 397:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 399:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 400:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_dma_disable(uint32_t spi_periph, uint8_t dma)
 401:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 675              		.loc 1 401 1 is_stmt 1
 676              		.cfi_startproc
 677              	.LVL61:
 402:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 678              		.loc 1 402 5
 403:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMATEN);
 679              		.loc 1 403 30 is_stmt 0
 680 0000 5C41     		lw	a5,4(a0)
 402:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 681              		.loc 1 402 7
 682 0002 81E5     		bne	a1,zero,.L40
 683              		.loc 1 403 9 is_stmt 1
 684              		.loc 1 403 30 is_stmt 0
 685 0004 F59B     		andi	a5,a5,-3
 686 0006 5CC1     		sw	a5,4(a0)
 687 0008 8280     		ret
 688              	.L40:
 404:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 405:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMAREN);
 689              		.loc 1 405 9 is_stmt 1
 690              		.loc 1 405 30 is_stmt 0
 691 000a F99B     		andi	a5,a5,-2
 692 000c 5CC1     		sw	a5,4(a0)
 406:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 407:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 693              		.loc 1 407 1
 694 000e 8280     		ret
 695              		.cfi_endproc
 696              	.LFE16:
GAS LISTING /tmp/cc2P0pVv.s 			page 21


 698              		.section	.text.spi_i2s_data_frame_format_config,"ax",@progbits
 699              		.align	1
 700              		.globl	spi_i2s_data_frame_format_config
 702              	spi_i2s_data_frame_format_config:
 703              	.LFB17:
 408:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 409:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 410:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      configure SPI/I2S data frame format
 411:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 412:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  frame_format: SPI frame size
 413:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 414:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FRAMESIZE_16BIT: SPI frame size is 16 bits
 415:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FRAMESIZE_8BIT: SPI frame size is 8 bits
 416:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 417:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 418:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_i2s_data_frame_format_config(uint32_t spi_periph, uint16_t frame_format)
 420:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 704              		.loc 1 420 1 is_stmt 1
 705              		.cfi_startproc
 706              	.LVL62:
 421:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* clear SPI_CTL0_FF16 bit */
 422:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_FF16);
 707              		.loc 1 422 5
 708              		.loc 1 422 26 is_stmt 0
 709 0000 1C41     		lw	a5,0(a0)
 710 0002 7D77     		li	a4,-4096
 711 0004 1307F77F 		addi	a4,a4,2047
 712 0008 F98F     		and	a5,a5,a4
 713 000a 1CC1     		sw	a5,0(a0)
 423:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* configure SPI_CTL0_FF16 bit */
 424:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)frame_format;
 714              		.loc 1 424 5 is_stmt 1
 715              		.loc 1 424 26 is_stmt 0
 716 000c 1C41     		lw	a5,0(a0)
 717 000e DD8D     		or	a1,a1,a5
 718              	.LVL63:
 719 0010 0CC1     		sw	a1,0(a0)
 425:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 720              		.loc 1 425 1
 721 0012 8280     		ret
 722              		.cfi_endproc
 723              	.LFE17:
 725              		.section	.text.spi_i2s_data_transmit,"ax",@progbits
 726              		.align	1
 727              		.globl	spi_i2s_data_transmit
 729              	spi_i2s_data_transmit:
 730              	.LFB18:
 426:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 427:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 428:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      SPI transmit data
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 430:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  data: 16-bit data
 431:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 432:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 434:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_i2s_data_transmit(uint32_t spi_periph, uint16_t data)
GAS LISTING /tmp/cc2P0pVv.s 			page 22


 435:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 731              		.loc 1 435 1 is_stmt 1
 732              		.cfi_startproc
 733              	.LVL64:
 436:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_DATA(spi_periph) = (uint32_t)data;
 734              		.loc 1 436 5
 735              		.loc 1 436 26 is_stmt 0
 736 0000 4CC5     		sw	a1,12(a0)
 437:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 737              		.loc 1 437 1
 738 0002 8280     		ret
 739              		.cfi_endproc
 740              	.LFE18:
 742              		.section	.text.spi_i2s_data_receive,"ax",@progbits
 743              		.align	1
 744              		.globl	spi_i2s_data_receive
 746              	spi_i2s_data_receive:
 747              	.LFB19:
 438:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 439:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 440:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      SPI receive data
 441:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 442:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 443:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     16-bit data
 444:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 445:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** uint16_t spi_i2s_data_receive(uint32_t spi_periph)
 446:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 748              		.loc 1 446 1 is_stmt 1
 749              		.cfi_startproc
 750              	.LVL65:
 447:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     return ((uint16_t)SPI_DATA(spi_periph));
 751              		.loc 1 447 5
 752              		.loc 1 447 23 is_stmt 0
 753 0000 4845     		lw	a0,12(a0)
 754              	.LVL66:
 448:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 755              		.loc 1 448 1
 756 0002 4205     		slli	a0,a0,16
 757 0004 4181     		srli	a0,a0,16
 758 0006 8280     		ret
 759              		.cfi_endproc
 760              	.LFE19:
 762              		.section	.text.spi_bidirectional_transfer_config,"ax",@progbits
 763              		.align	1
 764              		.globl	spi_bidirectional_transfer_config
 766              	spi_bidirectional_transfer_config:
 767              	.LFB20:
 449:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 450:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 451:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      configure SPI bidirectional transfer direction
 452:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  transfer_direction: SPI transfer direction
 454:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 455:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_BIDIRECTIONAL_TRANSMIT: SPI work in transmit-only mode
 456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_BIDIRECTIONAL_RECEIVE: SPI work in receive-only mode
 457:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 458:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
GAS LISTING /tmp/cc2P0pVv.s 			page 23


 459:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 460:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_bidirectional_transfer_config(uint32_t spi_periph, uint32_t transfer_direction)
 461:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 768              		.loc 1 461 1 is_stmt 1
 769              		.cfi_startproc
 770              	.LVL67:
 462:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_BIDIRECTIONAL_TRANSMIT == transfer_direction){
 771              		.loc 1 462 5
 772              		.loc 1 462 7 is_stmt 0
 773 0000 9167     		li	a5,16384
 774 0002 6388F500 		beq	a1,a5,.L48
 463:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* set the transmit-only mode */
 464:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL0(spi_periph) |= (uint32_t)SPI_BIDIRECTIONAL_TRANSMIT;
 465:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 466:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* set the receive-only mode */
 467:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL0(spi_periph) &= SPI_BIDIRECTIONAL_RECEIVE;
 775              		.loc 1 467 9 is_stmt 1
 776              		.loc 1 467 30 is_stmt 0
 777 0006 1C41     		lw	a5,0(a0)
 778 0008 7177     		li	a4,-16384
 779 000a 7D17     		addi	a4,a4,-1
 780 000c F98F     		and	a5,a5,a4
 781 000e 1CC1     		sw	a5,0(a0)
 468:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 469:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 782              		.loc 1 469 1
 783 0010 8280     		ret
 784              	.L48:
 464:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 785              		.loc 1 464 9 is_stmt 1
 464:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 786              		.loc 1 464 30 is_stmt 0
 787 0012 1C41     		lw	a5,0(a0)
 788 0014 DD8D     		or	a1,a5,a1
 789              	.LVL68:
 790 0016 0CC1     		sw	a1,0(a0)
 791 0018 8280     		ret
 792              		.cfi_endproc
 793              	.LFE20:
 795              		.section	.text.spi_crc_polynomial_set,"ax",@progbits
 796              		.align	1
 797              		.globl	spi_crc_polynomial_set
 799              	spi_crc_polynomial_set:
 800              	.LFB21:
 470:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 471:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      set SPI CRC polynomial 
 473:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 474:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  crc_poly: CRC polynomial value
 475:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 476:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 477:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 478:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_crc_polynomial_set(uint32_t spi_periph,uint16_t crc_poly)
 479:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 801              		.loc 1 479 1 is_stmt 1
 802              		.cfi_startproc
 803              	.LVL69:
GAS LISTING /tmp/cc2P0pVv.s 			page 24


 480:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* enable SPI CRC */
 481:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 804              		.loc 1 481 5
 805              		.loc 1 481 26 is_stmt 0
 806 0000 1C41     		lw	a5,0(a0)
 807 0002 0967     		li	a4,8192
 808 0004 D98F     		or	a5,a5,a4
 809 0006 1CC1     		sw	a5,0(a0)
 482:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 483:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* set SPI CRC polynomial */
 484:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CRCPOLY(spi_periph) = (uint32_t)crc_poly;
 810              		.loc 1 484 5 is_stmt 1
 811              		.loc 1 484 29 is_stmt 0
 812 0008 0CC9     		sw	a1,16(a0)
 485:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 813              		.loc 1 485 1
 814 000a 8280     		ret
 815              		.cfi_endproc
 816              	.LFE21:
 818              		.section	.text.spi_crc_polynomial_get,"ax",@progbits
 819              		.align	1
 820              		.globl	spi_crc_polynomial_get
 822              	spi_crc_polynomial_get:
 823              	.LFB22:
 486:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 487:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 488:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      get SPI CRC polynomial 
 489:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 490:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     16-bit CRC polynomial
 492:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 493:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** uint16_t spi_crc_polynomial_get(uint32_t spi_periph)
 494:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 824              		.loc 1 494 1 is_stmt 1
 825              		.cfi_startproc
 826              	.LVL70:
 495:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     return ((uint16_t)SPI_CRCPOLY(spi_periph));
 827              		.loc 1 495 5
 828              		.loc 1 495 23 is_stmt 0
 829 0000 0849     		lw	a0,16(a0)
 830              	.LVL71:
 496:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 831              		.loc 1 496 1
 832 0002 4205     		slli	a0,a0,16
 833 0004 4181     		srli	a0,a0,16
 834 0006 8280     		ret
 835              		.cfi_endproc
 836              	.LFE22:
 838              		.section	.text.spi_crc_on,"ax",@progbits
 839              		.align	1
 840              		.globl	spi_crc_on
 842              	spi_crc_on:
 843              	.LFB23:
 497:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 498:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 499:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      turn on CRC function 
 500:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
GAS LISTING /tmp/cc2P0pVv.s 			page 25


 501:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 502:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 503:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 504:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_crc_on(uint32_t spi_periph)
 505:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 844              		.loc 1 505 1 is_stmt 1
 845              		.cfi_startproc
 846              	.LVL72:
 506:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 847              		.loc 1 506 5
 848              		.loc 1 506 26 is_stmt 0
 849 0000 1C41     		lw	a5,0(a0)
 850 0002 0967     		li	a4,8192
 851 0004 D98F     		or	a5,a5,a4
 852 0006 1CC1     		sw	a5,0(a0)
 507:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 853              		.loc 1 507 1
 854 0008 8280     		ret
 855              		.cfi_endproc
 856              	.LFE23:
 858              		.section	.text.spi_crc_off,"ax",@progbits
 859              		.align	1
 860              		.globl	spi_crc_off
 862              	spi_crc_off:
 863              	.LFB24:
 508:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 509:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      turn off CRC function 
 511:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 512:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 513:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 514:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 515:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_crc_off(uint32_t spi_periph)
 516:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 864              		.loc 1 516 1 is_stmt 1
 865              		.cfi_startproc
 866              	.LVL73:
 517:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_CRCEN);
 867              		.loc 1 517 5
 868              		.loc 1 517 26 is_stmt 0
 869 0000 1C41     		lw	a5,0(a0)
 870 0002 7977     		li	a4,-8192
 871 0004 7D17     		addi	a4,a4,-1
 872 0006 F98F     		and	a5,a5,a4
 873 0008 1CC1     		sw	a5,0(a0)
 518:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 874              		.loc 1 518 1
 875 000a 8280     		ret
 876              		.cfi_endproc
 877              	.LFE24:
 879              		.section	.text.spi_crc_next,"ax",@progbits
 880              		.align	1
 881              		.globl	spi_crc_next
 883              	spi_crc_next:
 884              	.LFB25:
 519:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 520:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
GAS LISTING /tmp/cc2P0pVv.s 			page 26


 521:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      SPI next data is CRC value
 522:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 523:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 524:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 525:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 526:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_crc_next(uint32_t spi_periph)
 527:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 885              		.loc 1 527 1 is_stmt 1
 886              		.cfi_startproc
 887              	.LVL74:
 528:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCNT;
 888              		.loc 1 528 5
 889              		.loc 1 528 26 is_stmt 0
 890 0000 1C41     		lw	a5,0(a0)
 891 0002 0567     		li	a4,4096
 892 0004 D98F     		or	a5,a5,a4
 893 0006 1CC1     		sw	a5,0(a0)
 529:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 894              		.loc 1 529 1
 895 0008 8280     		ret
 896              		.cfi_endproc
 897              	.LFE25:
 899              		.section	.text.spi_crc_get,"ax",@progbits
 900              		.align	1
 901              		.globl	spi_crc_get
 903              	spi_crc_get:
 904              	.LFB26:
 530:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 531:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 532:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      get SPI CRC send value or receive value
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 534:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  crc: SPI crc value
 535:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 536:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_CRC_TX: get transmit crc value
 537:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_CRC_RX: get receive crc value
 538:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 539:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     16-bit CRC value
 540:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 541:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** uint16_t spi_crc_get(uint32_t spi_periph,uint8_t crc)
 542:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 905              		.loc 1 542 1 is_stmt 1
 906              		.cfi_startproc
 907              	.LVL75:
 543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_CRC_TX == crc){
 908              		.loc 1 543 5
 909              		.loc 1 543 7 is_stmt 0
 910 0000 89E5     		bne	a1,zero,.L55
 544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return ((uint16_t)(SPI_TCRC(spi_periph)));
 911              		.loc 1 544 9 is_stmt 1
 912              		.loc 1 544 28 is_stmt 0
 913 0002 084D     		lw	a0,24(a0)
 914              	.LVL76:
 915              		.loc 1 544 17
 916 0004 4205     		slli	a0,a0,16
 917 0006 4181     		srli	a0,a0,16
 918 0008 8280     		ret
 919              	.LVL77:
GAS LISTING /tmp/cc2P0pVv.s 			page 27


 920              	.L55:
 545:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 546:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return ((uint16_t)(SPI_RCRC(spi_periph)));
 921              		.loc 1 546 9 is_stmt 1
 922              		.loc 1 546 28 is_stmt 0
 923 000a 4849     		lw	a0,20(a0)
 924              	.LVL78:
 925              		.loc 1 546 17
 926 000c 4205     		slli	a0,a0,16
 927 000e 4181     		srli	a0,a0,16
 547:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 548:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 928              		.loc 1 548 1
 929 0010 8280     		ret
 930              		.cfi_endproc
 931              	.LFE26:
 933              		.section	.text.spi_ti_mode_enable,"ax",@progbits
 934              		.align	1
 935              		.globl	spi_ti_mode_enable
 937              	spi_ti_mode_enable:
 938              	.LFB27:
 549:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 550:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 551:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI TI mode
 552:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 553:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 554:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 555:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 556:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_ti_mode_enable(uint32_t spi_periph)
 557:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 939              		.loc 1 557 1 is_stmt 1
 940              		.cfi_startproc
 941              	.LVL79:
 558:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TMOD;
 942              		.loc 1 558 5
 943              		.loc 1 558 26 is_stmt 0
 944 0000 5C41     		lw	a5,4(a0)
 945 0002 93E70701 		ori	a5,a5,16
 946 0006 5CC1     		sw	a5,4(a0)
 559:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 947              		.loc 1 559 1
 948 0008 8280     		ret
 949              		.cfi_endproc
 950              	.LFE27:
 952              		.section	.text.spi_ti_mode_disable,"ax",@progbits
 953              		.align	1
 954              		.globl	spi_ti_mode_disable
 956              	spi_ti_mode_disable:
 957              	.LFB28:
 560:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 561:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 562:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI TI mode
 563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 564:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 565:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 566:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 567:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_ti_mode_disable(uint32_t spi_periph)
GAS LISTING /tmp/cc2P0pVv.s 			page 28


 568:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 958              		.loc 1 568 1 is_stmt 1
 959              		.cfi_startproc
 960              	.LVL80:
 569:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TMOD);
 961              		.loc 1 569 5
 962              		.loc 1 569 26 is_stmt 0
 963 0000 5C41     		lw	a5,4(a0)
 964 0002 BD9B     		andi	a5,a5,-17
 965 0004 5CC1     		sw	a5,4(a0)
 570:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 966              		.loc 1 570 1
 967 0006 8280     		ret
 968              		.cfi_endproc
 969              	.LFE28:
 971              		.section	.text.spi_nssp_mode_enable,"ax",@progbits
 972              		.align	1
 973              		.globl	spi_nssp_mode_enable
 975              	spi_nssp_mode_enable:
 976              	.LFB29:
 571:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 572:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 573:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI NSS pulse mode
 574:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 575:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 576:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 577:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 578:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nssp_mode_enable(uint32_t spi_periph)
 579:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 977              		.loc 1 579 1 is_stmt 1
 978              		.cfi_startproc
 979              	.LVL81:
 580:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSP;
 980              		.loc 1 580 5
 981              		.loc 1 580 26 is_stmt 0
 982 0000 5C41     		lw	a5,4(a0)
 983 0002 93E78700 		ori	a5,a5,8
 984 0006 5CC1     		sw	a5,4(a0)
 581:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 985              		.loc 1 581 1
 986 0008 8280     		ret
 987              		.cfi_endproc
 988              	.LFE29:
 990              		.section	.text.spi_nssp_mode_disable,"ax",@progbits
 991              		.align	1
 992              		.globl	spi_nssp_mode_disable
 994              	spi_nssp_mode_disable:
 995              	.LFB30:
 582:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 583:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 584:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI NSS pulse mode
 585:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 586:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 587:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 588:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 589:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nssp_mode_disable(uint32_t spi_periph)
 590:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
GAS LISTING /tmp/cc2P0pVv.s 			page 29


 996              		.loc 1 590 1 is_stmt 1
 997              		.cfi_startproc
 998              	.LVL82:
 591:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSP);
 999              		.loc 1 591 5
 1000              		.loc 1 591 26 is_stmt 0
 1001 0000 5C41     		lw	a5,4(a0)
 1002 0002 DD9B     		andi	a5,a5,-9
 1003 0004 5CC1     		sw	a5,4(a0)
 592:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 1004              		.loc 1 592 1
 1005 0006 8280     		ret
 1006              		.cfi_endproc
 1007              	.LFE30:
 1009              		.section	.text.spi_i2s_interrupt_enable,"ax",@progbits
 1010              		.align	1
 1011              		.globl	spi_i2s_interrupt_enable
 1013              	spi_i2s_interrupt_enable:
 1014              	.LFB31:
 593:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 594:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 595:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 596:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI and I2S interrupt 
 597:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 598:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt
 599:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 600:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 601:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 602:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 603:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                                    transmission underrun error and format error interrupt
 604:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 605:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 606:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_i2s_interrupt_enable(uint32_t spi_periph, uint8_t interrupt)
 608:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 1015              		.loc 1 608 1 is_stmt 1
 1016              		.cfi_startproc
 1017              	.LVL83:
 609:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(interrupt){
 1018              		.loc 1 609 5
 1019 0000 8547     		li	a5,1
 1020 0002 6381F502 		beq	a1,a5,.L62
 1021 0006 8947     		li	a5,2
 1022 0008 6389F500 		beq	a1,a5,.L63
 1023 000c 91C1     		beq	a1,zero,.L65
 610:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 611:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_TBE:
 612:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TBEIE;
 613:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 614:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_RBNE:
 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_RBNEIE;
 617:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 618:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S error */
 619:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_ERR:
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_ERRIE;
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
GAS LISTING /tmp/cc2P0pVv.s 			page 30


 622:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default:
 623:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 624:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 1024              		.loc 1 625 1 is_stmt 0
 1025 000e 8280     		ret
 1026              	.L65:
 612:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1027              		.loc 1 612 9 is_stmt 1
 612:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1028              		.loc 1 612 30 is_stmt 0
 1029 0010 5C41     		lw	a5,4(a0)
 1030 0012 93E70708 		ori	a5,a5,128
 1031 0016 5CC1     		sw	a5,4(a0)
 613:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 1032              		.loc 1 613 9 is_stmt 1
 1033 0018 8280     		ret
 1034              	.L63:
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1035              		.loc 1 620 9
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1036              		.loc 1 620 30 is_stmt 0
 1037 001a 5C41     		lw	a5,4(a0)
 1038 001c 93E70702 		ori	a5,a5,32
 1039 0020 5CC1     		sw	a5,4(a0)
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default:
 1040              		.loc 1 621 9 is_stmt 1
 1041              		.loc 1 625 1 is_stmt 0
 1042 0022 8280     		ret
 1043              	.L62:
 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1044              		.loc 1 616 9 is_stmt 1
 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1045              		.loc 1 616 30 is_stmt 0
 1046 0024 5C41     		lw	a5,4(a0)
 1047 0026 93E70704 		ori	a5,a5,64
 1048 002a 5CC1     		sw	a5,4(a0)
 617:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S error */
 1049              		.loc 1 617 9 is_stmt 1
 1050 002c 8280     		ret
 1051              		.cfi_endproc
 1052              	.LFE31:
 1054              		.section	.text.spi_i2s_interrupt_disable,"ax",@progbits
 1055              		.align	1
 1056              		.globl	spi_i2s_interrupt_disable
 1058              	spi_i2s_interrupt_disable:
 1059              	.LFB32:
 626:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 627:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 628:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI and I2S interrupt 
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 630:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt
 631:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 632:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 635:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                                    transmission underrun error and format error interrupt
GAS LISTING /tmp/cc2P0pVv.s 			page 31


 636:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 637:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 638:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 639:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_i2s_interrupt_disable(uint32_t spi_periph, uint8_t interrupt)
 640:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 1060              		.loc 1 640 1
 1061              		.cfi_startproc
 1062              	.LVL84:
 641:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(interrupt){
 1063              		.loc 1 641 5
 1064 0000 8547     		li	a5,1
 1065 0002 6381F502 		beq	a1,a5,.L67
 1066 0006 8947     		li	a5,2
 1067 0008 6389F500 		beq	a1,a5,.L68
 1068 000c 91C1     		beq	a1,zero,.L70
 642:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 643:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_TBE:
 644:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TBEIE);
 645:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 646:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 647:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_RBNE:
 648:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_RBNEIE);
 649:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 650:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S error */
 651:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_ERR:
 652:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_ERRIE);
 653:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 654:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default:
 655:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 656:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 657:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 1069              		.loc 1 657 1 is_stmt 0
 1070 000e 8280     		ret
 1071              	.L70:
 644:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1072              		.loc 1 644 9 is_stmt 1
 644:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1073              		.loc 1 644 30 is_stmt 0
 1074 0010 5C41     		lw	a5,4(a0)
 1075 0012 93F7F7F7 		andi	a5,a5,-129
 1076 0016 5CC1     		sw	a5,4(a0)
 645:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 1077              		.loc 1 645 9 is_stmt 1
 1078 0018 8280     		ret
 1079              	.L68:
 652:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1080              		.loc 1 652 9
 652:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1081              		.loc 1 652 30 is_stmt 0
 1082 001a 5C41     		lw	a5,4(a0)
 1083 001c 93F7F7FD 		andi	a5,a5,-33
 1084 0020 5CC1     		sw	a5,4(a0)
 653:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default:
 1085              		.loc 1 653 9 is_stmt 1
 1086              		.loc 1 657 1 is_stmt 0
 1087 0022 8280     		ret
 1088              	.L67:
GAS LISTING /tmp/cc2P0pVv.s 			page 32


 648:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1089              		.loc 1 648 9 is_stmt 1
 648:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1090              		.loc 1 648 30 is_stmt 0
 1091 0024 5C41     		lw	a5,4(a0)
 1092 0026 93F7F7FB 		andi	a5,a5,-65
 1093 002a 5CC1     		sw	a5,4(a0)
 649:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S error */
 1094              		.loc 1 649 9 is_stmt 1
 1095 002c 8280     		ret
 1096              		.cfi_endproc
 1097              	.LFE32:
 1099              		.section	.text.spi_i2s_interrupt_flag_get,"ax",@progbits
 1100              		.align	1
 1101              		.globl	spi_i2s_interrupt_flag_get
 1103              	spi_i2s_interrupt_flag_get:
 1104              	.LFB33:
 658:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 659:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 660:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      get SPI and I2S interrupt flag status
 661:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 662:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt flag status
 663:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 664:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_FLAG_TBE: transmit buffer empty interrupt flag
 665:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_FLAG_RBNE: receive buffer not empty interrupt flag
 666:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_FLAG_RXORERR: overrun interrupt flag
 667:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_INT_FLAG_CONFERR: config error interrupt flag
 668:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_INT_FLAG_CRCERR: CRC error interrupt flag
 669:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_INT_FLAG_TXURERR: underrun error interrupt flag
 670:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_FLAG_FERR: format error interrupt flag
 671:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 672:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     FlagStatus: SET or RESET
 673:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 674:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** FlagStatus spi_i2s_interrupt_flag_get(uint32_t spi_periph, uint8_t interrupt)
 675:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 1105              		.loc 1 675 1
 1106              		.cfi_startproc
 1107              	.LVL85:
 676:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t reg1 = SPI_STAT(spi_periph);
 1108              		.loc 1 676 5
 675:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t reg1 = SPI_STAT(spi_periph);
 1109              		.loc 1 675 1 is_stmt 0
 1110 0000 AA87     		mv	a5,a0
 1111              		.loc 1 676 14
 1112 0002 0845     		lw	a0,8(a0)
 1113              	.LVL86:
 677:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t reg2 = SPI_CTL1(spi_periph);
 1114              		.loc 1 677 5 is_stmt 1
 1115              		.loc 1 677 14 is_stmt 0
 1116 0004 D843     		lw	a4,4(a5)
 1117              	.LVL87:
 678:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(interrupt){
 1118              		.loc 1 679 5 is_stmt 1
 1119 0006 9947     		li	a5,6
 1120              	.LVL88:
 1121 0008 63EDB700 		bgtu	a1,a5,.L72
GAS LISTING /tmp/cc2P0pVv.s 			page 33


 1122 000c B7070000 		lui	a5,%hi(.L74)
 1123 0010 93870700 		addi	a5,a5,%lo(.L74)
 1124 0014 8A05     		slli	a1,a1,2
 1125              	.LVL89:
 1126 0016 BE95     		add	a1,a1,a5
 1127 0018 9C41     		lw	a5,0(a1)
 1128 001a 8287     		jr	a5
 1129              		.section	.rodata.spi_i2s_interrupt_flag_get,"a",@progbits
 1130              		.align	2
 1131              		.align	2
 1132              	.L74:
 1133 0000 00000000 		.word	.L80
 1134 0004 00000000 		.word	.L79
 1135 0008 00000000 		.word	.L78
 1136 000c 00000000 		.word	.L77
 1137 0010 00000000 		.word	.L76
 1138 0014 00000000 		.word	.L75
 1139 0018 00000000 		.word	.L73
 1140              		.section	.text.spi_i2s_interrupt_flag_get
 1141              	.L80:
 680:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 681:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_FLAG_TBE:
 682:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_TBE;
 1142              		.loc 1 682 9
 1143              		.loc 1 682 14 is_stmt 0
 1144 001c 0989     		andi	a0,a0,2
 1145              	.LVL90:
 683:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_TBEIE;
 1146              		.loc 1 683 9 is_stmt 1
 1147              		.loc 1 683 14 is_stmt 0
 1148 001e 13770708 		andi	a4,a4,128
 1149              	.LVL91:
 684:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1150              		.loc 1 684 9 is_stmt 1
 1151              	.L72:
 685:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 686:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_FLAG_RBNE:
 687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_RBNE;
 688:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 690:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S overrun interrupt */
 691:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_FLAG_RXORERR:
 692:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_RXORERR;
 693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 694:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 695:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI config error interrupt */
 696:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_INT_FLAG_CONFERR:
 697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_CONFERR;
 698:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 700:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI CRC error interrupt */
 701:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_INT_FLAG_CRCERR:
 702:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_CRCERR;
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 704:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 705:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* I2S underrun error interrupt */
 706:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case I2S_INT_FLAG_TXURERR:
GAS LISTING /tmp/cc2P0pVv.s 			page 34


 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_TXURERR;
 708:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 709:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 710:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S format error interrupt */
 711:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_FLAG_FERR:
 712:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_FERR;
 713:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 714:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 715:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default:
 716:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 717:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 718:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* get SPI/I2S interrupt flag status */
 719:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if((0U != reg1) && (0U != reg2)){
 1152              		.loc 1 719 5
 1153              		.loc 1 719 7 is_stmt 0
 1154 0022 19C1     		beq	a0,zero,.L71
 1155              		.loc 1 719 21 discriminator 1
 1156 0024 3335E000 		snez	a0,a4
 1157              	.LVL92:
 1158              	.L71:
 720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return SET;
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return RESET;
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 1159              		.loc 1 724 1
 1160 0028 8280     		ret
 1161              	.LVL93:
 1162              	.L75:
 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1163              		.loc 1 707 9 is_stmt 1
 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1164              		.loc 1 707 14 is_stmt 0
 1165 002a 2189     		andi	a0,a0,8
 1166              	.LVL94:
 708:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1167              		.loc 1 708 9 is_stmt 1
 708:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1168              		.loc 1 708 14 is_stmt 0
 1169 002c 13770702 		andi	a4,a4,32
 1170              	.LVL95:
 709:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S format error interrupt */
 1171              		.loc 1 709 9 is_stmt 1
 1172 0030 CDBF     		j	.L72
 1173              	.L73:
 712:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1174              		.loc 1 712 9
 712:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1175              		.loc 1 712 14 is_stmt 0
 1176 0032 13750510 		andi	a0,a0,256
 1177              	.LVL96:
 713:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1178              		.loc 1 713 9 is_stmt 1
 713:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1179              		.loc 1 713 14 is_stmt 0
 1180 0036 13770702 		andi	a4,a4,32
 1181              	.LVL97:
GAS LISTING /tmp/cc2P0pVv.s 			page 35


 714:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default:
 1182              		.loc 1 714 9 is_stmt 1
 1183 003a E5B7     		j	.L72
 1184              	.L79:
 687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1185              		.loc 1 687 9
 687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1186              		.loc 1 687 14 is_stmt 0
 1187 003c 0589     		andi	a0,a0,1
 1188              	.LVL98:
 688:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1189              		.loc 1 688 9 is_stmt 1
 688:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1190              		.loc 1 688 14 is_stmt 0
 1191 003e 13770704 		andi	a4,a4,64
 1192              	.LVL99:
 689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S overrun interrupt */
 1193              		.loc 1 689 9 is_stmt 1
 1194 0042 C5B7     		j	.L72
 1195              	.L78:
 692:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1196              		.loc 1 692 9
 692:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1197              		.loc 1 692 14 is_stmt 0
 1198 0044 13750504 		andi	a0,a0,64
 1199              	.LVL100:
 693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1200              		.loc 1 693 9 is_stmt 1
 693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1201              		.loc 1 693 14 is_stmt 0
 1202 0048 13770702 		andi	a4,a4,32
 1203              	.LVL101:
 694:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI config error interrupt */
 1204              		.loc 1 694 9 is_stmt 1
 1205 004c D9BF     		j	.L72
 1206              	.L77:
 697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1207              		.loc 1 697 9
 697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1208              		.loc 1 697 14 is_stmt 0
 1209 004e 13750502 		andi	a0,a0,32
 1210              	.LVL102:
 698:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1211              		.loc 1 698 9 is_stmt 1
 698:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1212              		.loc 1 698 14 is_stmt 0
 1213 0052 13770702 		andi	a4,a4,32
 1214              	.LVL103:
 699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI CRC error interrupt */
 1215              		.loc 1 699 9 is_stmt 1
 1216 0056 F1B7     		j	.L72
 1217              	.L76:
 702:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1218              		.loc 1 702 9
 702:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1219              		.loc 1 702 14 is_stmt 0
 1220 0058 4189     		andi	a0,a0,16
GAS LISTING /tmp/cc2P0pVv.s 			page 36


 1221              	.LVL104:
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1222              		.loc 1 703 9 is_stmt 1
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1223              		.loc 1 703 14 is_stmt 0
 1224 005a 13770702 		andi	a4,a4,32
 1225              	.LVL105:
 704:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* I2S underrun error interrupt */
 1226              		.loc 1 704 9 is_stmt 1
 1227 005e D1B7     		j	.L72
 1228              		.cfi_endproc
 1229              	.LFE33:
 1231              		.section	.text.spi_i2s_flag_get,"ax",@progbits
 1232              		.align	1
 1233              		.globl	spi_i2s_flag_get
 1235              	spi_i2s_flag_get:
 1236              	.LFB34:
 725:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 726:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 727:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      get SPI and I2S flag status
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 729:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  flag: SPI/I2S flag status
 730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 one or more parameters can be selected which are shown as below:
 731:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_TBE: transmit buffer empty flag
 732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_RBNE: receive buffer not empty flag
 733:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_TRANS: transmit on-going flag
 734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_RXORERR: receive overrun error flag
 735:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_CONFERR: mode config error flag
 736:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_CRCERR: CRC error flag
 737:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_FERR: format error interrupt flag
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_TBE: transmit buffer empty flag
 739:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_RBNE: receive buffer not empty flag
 740:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_TRANS: transmit on-going flag
 741:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_RXORERR: overrun error flag
 742:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_TXURERR: underrun error flag
 743:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_CH: channel side flag
 744:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_FERR: format error interrupt flag
 745:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 746:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     FlagStatus: SET or RESET
 747:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 748:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** FlagStatus spi_i2s_flag_get(uint32_t spi_periph, uint32_t flag)
 749:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 1237              		.loc 1 749 1
 1238              		.cfi_startproc
 1239              	.LVL106:
 750:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(RESET != (SPI_STAT(spi_periph) & flag)){
 1240              		.loc 1 750 5
 1241              		.loc 1 750 18 is_stmt 0
 1242 0000 0845     		lw	a0,8(a0)
 1243              	.LVL107:
 1244              		.loc 1 750 39
 1245 0002 6D8D     		and	a0,a0,a1
 751:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return SET;
 752:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 753:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return RESET;
 754:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 755:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
GAS LISTING /tmp/cc2P0pVv.s 			page 37


 1246              		.loc 1 755 1
 1247 0004 3335A000 		snez	a0,a0
 1248 0008 8280     		ret
 1249              		.cfi_endproc
 1250              	.LFE34:
 1252              		.section	.text.spi_crc_error_clear,"ax",@progbits
 1253              		.align	1
 1254              		.globl	spi_crc_error_clear
 1256              	spi_crc_error_clear:
 1257              	.LFB35:
 756:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 758:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      clear SPI CRC error flag status
 759:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 760:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 761:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 762:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_crc_error_clear(uint32_t spi_periph)
 764:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 1258              		.loc 1 764 1 is_stmt 1
 1259              		.cfi_startproc
 1260              	.LVL108:
 765:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_STAT(spi_periph) &= (uint32_t)(~SPI_FLAG_CRCERR);
 1261              		.loc 1 765 5
 1262              		.loc 1 765 26 is_stmt 0
 1263 0000 1C45     		lw	a5,8(a0)
 1264 0002 BD9B     		andi	a5,a5,-17
 1265 0004 1CC5     		sw	a5,8(a0)
 766:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 1266              		.loc 1 766 1
 1267 0006 8280     		ret
 1268              		.cfi_endproc
 1269              	.LFE35:
 1271              		.text
 1272              	.Letext0:
 1273              		.file 2 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/machine/_defau
 1274              		.file 3 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/sys/_stdint.h"
 1275              		.file 4 "../Firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 1276              		.file 5 "../Firmware/GD32VF103_standard_peripheral/Include/gd32vf103_rcu.h"
 1277              		.file 6 "../Firmware/GD32VF103_standard_peripheral/Include/gd32vf103_spi.h"
GAS LISTING /tmp/cc2P0pVv.s 			page 38


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_spi.c
     /tmp/cc2P0pVv.s:13     .text.spi_i2s_deinit:0000000000000000 spi_i2s_deinit
     /tmp/cc2P0pVv.s:17     .text.spi_i2s_deinit:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:19     .text.spi_i2s_deinit:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:20     .text.spi_i2s_deinit:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:21     .text.spi_i2s_deinit:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:23     .text.spi_i2s_deinit:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:25     .text.spi_i2s_deinit:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:27     .text.spi_i2s_deinit:0000000000000006 .L0 
     /tmp/cc2P0pVv.s:28     .text.spi_i2s_deinit:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:30     .text.spi_i2s_deinit:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:37     .text.spi_i2s_deinit:0000000000000020 .L0 
     /tmp/cc2P0pVv.s:38     .text.spi_i2s_deinit:0000000000000022 .L0 
     /tmp/cc2P0pVv.s:39     .text.spi_i2s_deinit:0000000000000022 .L0 
     /tmp/cc2P0pVv.s:42     .text.spi_i2s_deinit:0000000000000024 .L0 
     /tmp/cc2P0pVv.s:46     .text.spi_i2s_deinit:0000000000000026 .L0 
     /tmp/cc2P0pVv.s:48     .text.spi_i2s_deinit:0000000000000026 .L0 
     /tmp/cc2P0pVv.s:53     .text.spi_i2s_deinit:0000000000000032 .L0 
     /tmp/cc2P0pVv.s:54     .text.spi_i2s_deinit:0000000000000032 .L0 
     /tmp/cc2P0pVv.s:55     .text.spi_i2s_deinit:0000000000000034 .L0 
     /tmp/cc2P0pVv.s:56     .text.spi_i2s_deinit:0000000000000034 .L0 
     /tmp/cc2P0pVv.s:58     .text.spi_i2s_deinit:0000000000000034 .L0 
     /tmp/cc2P0pVv.s:60     .text.spi_i2s_deinit:0000000000000038 .L0 
     /tmp/cc2P0pVv.s:62     .text.spi_i2s_deinit:000000000000003a .L0 
     /tmp/cc2P0pVv.s:64     .text.spi_i2s_deinit:000000000000003a .L0 
     /tmp/cc2P0pVv.s:68     .text.spi_i2s_deinit:0000000000000042 .L0 
     /tmp/cc2P0pVv.s:70     .text.spi_i2s_deinit:0000000000000042 .L0 
     /tmp/cc2P0pVv.s:75     .text.spi_i2s_deinit:000000000000004e .L0 
     /tmp/cc2P0pVv.s:76     .text.spi_i2s_deinit:000000000000004e .L0 
     /tmp/cc2P0pVv.s:77     .text.spi_i2s_deinit:0000000000000050 .L0 
     /tmp/cc2P0pVv.s:78     .text.spi_i2s_deinit:0000000000000050 .L0 
     /tmp/cc2P0pVv.s:80     .text.spi_i2s_deinit:0000000000000050 .L0 
     /tmp/cc2P0pVv.s:82     .text.spi_i2s_deinit:0000000000000054 .L0 
     /tmp/cc2P0pVv.s:84     .text.spi_i2s_deinit:0000000000000056 .L0 
     /tmp/cc2P0pVv.s:86     .text.spi_i2s_deinit:0000000000000056 .L0 
     /tmp/cc2P0pVv.s:90     .text.spi_i2s_deinit:000000000000005e .L0 
     /tmp/cc2P0pVv.s:92     .text.spi_i2s_deinit:000000000000005e .L0 
     /tmp/cc2P0pVv.s:97     .text.spi_i2s_deinit:000000000000006a .L0 
     /tmp/cc2P0pVv.s:98     .text.spi_i2s_deinit:000000000000006a .L0 
     /tmp/cc2P0pVv.s:99     .text.spi_i2s_deinit:000000000000006c .L0 
     /tmp/cc2P0pVv.s:101    .text.spi_i2s_deinit:000000000000006c .L0 
     /tmp/cc2P0pVv.s:103    .text.spi_i2s_deinit:0000000000000070 .L0 
     /tmp/cc2P0pVv.s:105    .text.spi_i2s_deinit:0000000000000072 .L0 
     /tmp/cc2P0pVv.s:107    .text.spi_i2s_deinit:0000000000000072 .L0 
     /tmp/cc2P0pVv.s:109    .text.spi_i2s_deinit:000000000000007a .L0 
     /tmp/cc2P0pVv.s:116    .text.spi_struct_para_init:0000000000000000 spi_struct_para_init
     /tmp/cc2P0pVv.s:119    .text.spi_struct_para_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:121    .text.spi_struct_para_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:122    .text.spi_struct_para_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:123    .text.spi_struct_para_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:125    .text.spi_struct_para_init:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:126    .text.spi_struct_para_init:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:128    .text.spi_struct_para_init:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:129    .text.spi_struct_para_init:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:131    .text.spi_struct_para_init:000000000000000c .L0 
     /tmp/cc2P0pVv.s:132    .text.spi_struct_para_init:000000000000000c .L0 
GAS LISTING /tmp/cc2P0pVv.s 			page 39


     /tmp/cc2P0pVv.s:134    .text.spi_struct_para_init:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:135    .text.spi_struct_para_init:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:137    .text.spi_struct_para_init:0000000000000014 .L0 
     /tmp/cc2P0pVv.s:138    .text.spi_struct_para_init:0000000000000014 .L0 
     /tmp/cc2P0pVv.s:140    .text.spi_struct_para_init:0000000000000018 .L0 
     /tmp/cc2P0pVv.s:141    .text.spi_struct_para_init:000000000000001a .L0 
     /tmp/cc2P0pVv.s:148    .text.spi_init:0000000000000000 spi_init
     /tmp/cc2P0pVv.s:151    .text.spi_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:153    .text.spi_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:154    .text.spi_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:155    .text.spi_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:156    .text.spi_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:166    .text.spi_init:0000000000000018 .L0 
     /tmp/cc2P0pVv.s:169    .text.spi_init:000000000000001a .L0 
     /tmp/cc2P0pVv.s:170    .text.spi_init:000000000000001a .L0 
     /tmp/cc2P0pVv.s:174    .text.spi_init:0000000000000022 .L0 
     /tmp/cc2P0pVv.s:179    .text.spi_init:000000000000002a .L0 
     /tmp/cc2P0pVv.s:180    .text.spi_init:000000000000002a .L0 
     /tmp/cc2P0pVv.s:181    .text.spi_init:000000000000002a .L0 
     /tmp/cc2P0pVv.s:182    .text.spi_init:000000000000002a .L0 
     /tmp/cc2P0pVv.s:183    .text.spi_init:000000000000002a .L0 
     /tmp/cc2P0pVv.s:184    .text.spi_init:000000000000002a .L0 
     /tmp/cc2P0pVv.s:185    .text.spi_init:000000000000002a .L0 
     /tmp/cc2P0pVv.s:186    .text.spi_init:000000000000002a .L0 
     /tmp/cc2P0pVv.s:190    .text.spi_init:000000000000002e .L0 
     /tmp/cc2P0pVv.s:191    .text.spi_init:000000000000002e .L0 
     /tmp/cc2P0pVv.s:193    .text.spi_init:0000000000000030 .L0 
     /tmp/cc2P0pVv.s:194    .text.spi_init:0000000000000030 .L0 
     /tmp/cc2P0pVv.s:202    .text.spi_init:000000000000003c .L0 
     /tmp/cc2P0pVv.s:203    .text.spi_init:000000000000003e .L0 
     /tmp/cc2P0pVv.s:210    .text.spi_enable:0000000000000000 spi_enable
     /tmp/cc2P0pVv.s:213    .text.spi_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:215    .text.spi_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:216    .text.spi_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:217    .text.spi_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:221    .text.spi_enable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:222    .text.spi_enable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:229    .text.spi_disable:0000000000000000 spi_disable
     /tmp/cc2P0pVv.s:232    .text.spi_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:234    .text.spi_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:235    .text.spi_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:236    .text.spi_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:240    .text.spi_disable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:241    .text.spi_disable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:248    .text.i2s_init:0000000000000000 i2s_init
     /tmp/cc2P0pVv.s:251    .text.i2s_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:253    .text.i2s_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:254    .text.i2s_init:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:256    .text.i2s_init:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:261    .text.i2s_init:000000000000000a .L0 
     /tmp/cc2P0pVv.s:262    .text.i2s_init:000000000000000a .L0 
     /tmp/cc2P0pVv.s:263    .text.i2s_init:000000000000000a .L0 
     /tmp/cc2P0pVv.s:264    .text.i2s_init:000000000000000a .L0 
     /tmp/cc2P0pVv.s:265    .text.i2s_init:000000000000000a .L0 
     /tmp/cc2P0pVv.s:267    .text.i2s_init:000000000000000c .L0 
     /tmp/cc2P0pVv.s:270    .text.i2s_init:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:271    .text.i2s_init:0000000000000010 .L0 
GAS LISTING /tmp/cc2P0pVv.s 			page 40


     /tmp/cc2P0pVv.s:277    .text.i2s_init:0000000000000018 .L0 
     /tmp/cc2P0pVv.s:278    .text.i2s_init:0000000000000018 .L0 
     /tmp/cc2P0pVv.s:280    .text.i2s_init:000000000000001a .L0 
     /tmp/cc2P0pVv.s:281    .text.i2s_init:000000000000001c .L0 
     /tmp/cc2P0pVv.s:288    .text.i2s_psc_config:0000000000000000 i2s_psc_config
     /tmp/cc2P0pVv.s:291    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:293    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:294    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:295    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:296    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:297    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:298    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:300    .text.i2s_psc_config:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:306    .text.i2s_psc_config:000000000000000c .L0 
     /tmp/cc2P0pVv.s:307    .text.i2s_psc_config:000000000000000c .L0 
     /tmp/cc2P0pVv.s:308    .text.i2s_psc_config:000000000000000c .L0 
     /tmp/cc2P0pVv.s:309    .text.i2s_psc_config:000000000000000c .L0 
     /tmp/cc2P0pVv.s:310    .text.i2s_psc_config:000000000000000c .L0 
     /tmp/cc2P0pVv.s:312    .text.i2s_psc_config:000000000000000c .L0 
     /tmp/cc2P0pVv.s:314    .text.i2s_psc_config:000000000000000e .L0 
     /tmp/cc2P0pVv.s:316    .text.i2s_psc_config:0000000000000012 .L0 
     /tmp/cc2P0pVv.s:318    .text.i2s_psc_config:0000000000000014 .L0 
     /tmp/cc2P0pVv.s:319    .text.i2s_psc_config:0000000000000014 .L0 
     /tmp/cc2P0pVv.s:321    .text.i2s_psc_config:0000000000000018 .L0 
     /tmp/cc2P0pVv.s:326    .text.i2s_psc_config:0000000000000020 .L0 
     /tmp/cc2P0pVv.s:329    .text.i2s_psc_config:0000000000000024 .L0 
     /tmp/cc2P0pVv.s:334    .text.i2s_psc_config:000000000000002c .L0 
     /tmp/cc2P0pVv.s:335    .text.i2s_psc_config:000000000000002c .L0 
     /tmp/cc2P0pVv.s:338    .text.i2s_psc_config:0000000000000032 .L0 
     /tmp/cc2P0pVv.s:340    .text.i2s_psc_config:0000000000000034 .L0 
     /tmp/cc2P0pVv.s:342    .text.i2s_psc_config:0000000000000036 .L0 
     /tmp/cc2P0pVv.s:343    .text.i2s_psc_config:0000000000000036 .L0 
     /tmp/cc2P0pVv.s:345    .text.i2s_psc_config:0000000000000038 .L0 
     /tmp/cc2P0pVv.s:347    .text.i2s_psc_config:000000000000003a .L0 
     /tmp/cc2P0pVv.s:349    .text.i2s_psc_config:000000000000003c .L0 
     /tmp/cc2P0pVv.s:352    .text.i2s_psc_config:0000000000000040 .L0 
     /tmp/cc2P0pVv.s:353    .text.i2s_psc_config:0000000000000040 .L0 
     /tmp/cc2P0pVv.s:355    .text.i2s_psc_config:0000000000000044 .L0 
     /tmp/cc2P0pVv.s:357    .text.i2s_psc_config:0000000000000048 .L0 
     /tmp/cc2P0pVv.s:358    .text.i2s_psc_config:0000000000000048 .L0 
     /tmp/cc2P0pVv.s:362    .text.i2s_psc_config:000000000000004a .L0 
     /tmp/cc2P0pVv.s:363    .text.i2s_psc_config:000000000000004a .L0 
     /tmp/cc2P0pVv.s:367    .text.i2s_psc_config:0000000000000050 .L0 
     /tmp/cc2P0pVv.s:368    .text.i2s_psc_config:0000000000000050 .L0 
     /tmp/cc2P0pVv.s:372    .text.i2s_psc_config:0000000000000054 .L0 
     /tmp/cc2P0pVv.s:375    .text.i2s_psc_config:0000000000000058 .L0 
     /tmp/cc2P0pVv.s:380    .text.i2s_psc_config:0000000000000068 .L0 
     /tmp/cc2P0pVv.s:384    .text.i2s_psc_config:000000000000006a .L0 
     /tmp/cc2P0pVv.s:385    .text.i2s_psc_config:000000000000006a .L0 
     /tmp/cc2P0pVv.s:388    .text.i2s_psc_config:0000000000000072 .L0 
     /tmp/cc2P0pVv.s:389    .text.i2s_psc_config:0000000000000072 .L0 
     /tmp/cc2P0pVv.s:391    .text.i2s_psc_config:0000000000000076 .L0 
     /tmp/cc2P0pVv.s:392    .text.i2s_psc_config:0000000000000076 .L0 
     /tmp/cc2P0pVv.s:395    .text.i2s_psc_config:0000000000000078 .L0 
     /tmp/cc2P0pVv.s:399    .text.i2s_psc_config:0000000000000080 .L0 
     /tmp/cc2P0pVv.s:403    .text.i2s_psc_config:0000000000000084 .L0 
     /tmp/cc2P0pVv.s:404    .text.i2s_psc_config:0000000000000084 .L0 
GAS LISTING /tmp/cc2P0pVv.s 			page 41


     /tmp/cc2P0pVv.s:406    .text.i2s_psc_config:0000000000000086 .L0 
     /tmp/cc2P0pVv.s:409    .text.i2s_psc_config:0000000000000088 .L0 
     /tmp/cc2P0pVv.s:412    .text.i2s_psc_config:000000000000008e .L0 
     /tmp/cc2P0pVv.s:415    .text.i2s_psc_config:0000000000000092 .L0 
     /tmp/cc2P0pVv.s:416    .text.i2s_psc_config:0000000000000092 .L0 
     /tmp/cc2P0pVv.s:418    .text.i2s_psc_config:0000000000000096 .L0 
     /tmp/cc2P0pVv.s:420    .text.i2s_psc_config:000000000000009a .L0 
     /tmp/cc2P0pVv.s:423    .text.i2s_psc_config:000000000000009c .L0 
     /tmp/cc2P0pVv.s:424    .text.i2s_psc_config:000000000000009c .L0 
     /tmp/cc2P0pVv.s:425    .text.i2s_psc_config:000000000000009c .L0 
     /tmp/cc2P0pVv.s:426    .text.i2s_psc_config:000000000000009c .L0 
     /tmp/cc2P0pVv.s:428    .text.i2s_psc_config:00000000000000a0 .L0 
     /tmp/cc2P0pVv.s:431    .text.i2s_psc_config:00000000000000a2 .L0 
     /tmp/cc2P0pVv.s:435    .text.i2s_psc_config:00000000000000a6 .L0 
     /tmp/cc2P0pVv.s:436    .text.i2s_psc_config:00000000000000a6 .L0 
     /tmp/cc2P0pVv.s:439    .text.i2s_psc_config:00000000000000aa .L0 
     /tmp/cc2P0pVv.s:441    .text.i2s_psc_config:00000000000000ae .L0 
     /tmp/cc2P0pVv.s:442    .text.i2s_psc_config:00000000000000ae .L0 
     /tmp/cc2P0pVv.s:444    .text.i2s_psc_config:00000000000000b0 .L0 
     /tmp/cc2P0pVv.s:445    .text.i2s_psc_config:00000000000000b2 .L0 
     /tmp/cc2P0pVv.s:446    .text.i2s_psc_config:00000000000000b2 .L0 
     /tmp/cc2P0pVv.s:448    .text.i2s_psc_config:00000000000000b4 .L0 
     /tmp/cc2P0pVv.s:451    .text.i2s_psc_config:00000000000000b4 .L0 
     /tmp/cc2P0pVv.s:454    .text.i2s_psc_config:00000000000000b8 .L0 
     /tmp/cc2P0pVv.s:455    .text.i2s_psc_config:00000000000000b8 .L0 
     /tmp/cc2P0pVv.s:457    .text.i2s_psc_config:00000000000000ba .L0 
     /tmp/cc2P0pVv.s:458    .text.i2s_psc_config:00000000000000bc .L0 
     /tmp/cc2P0pVv.s:460    .text.i2s_psc_config:00000000000000bc .L0 
     /tmp/cc2P0pVv.s:464    .text.i2s_psc_config:00000000000000c4 .L0 
     /tmp/cc2P0pVv.s:465    .text.i2s_psc_config:00000000000000c6 .L0 
     /tmp/cc2P0pVv.s:468    .text.i2s_psc_config:00000000000000c8 .L0 
     /tmp/cc2P0pVv.s:471    .text.i2s_psc_config:00000000000000ca .L0 
     /tmp/cc2P0pVv.s:476    .text.i2s_psc_config:00000000000000cc .L0 
     /tmp/cc2P0pVv.s:478    .text.i2s_psc_config:00000000000000cc .L0 
     /tmp/cc2P0pVv.s:479    .text.i2s_psc_config:00000000000000cc .L0 
     /tmp/cc2P0pVv.s:482    .text.i2s_psc_config:00000000000000d2 .L0 
     /tmp/cc2P0pVv.s:488    .text.i2s_psc_config:00000000000000d6 .L0 
     /tmp/cc2P0pVv.s:489    .text.i2s_psc_config:00000000000000d6 .L0 
     /tmp/cc2P0pVv.s:492    .text.i2s_psc_config:00000000000000d8 .L0 
     /tmp/cc2P0pVv.s:496    .text.i2s_psc_config:00000000000000e0 .L0 
     /tmp/cc2P0pVv.s:502    .text.i2s_psc_config:00000000000000e6 .L0 
     /tmp/cc2P0pVv.s:503    .text.i2s_psc_config:00000000000000e6 .L0 
     /tmp/cc2P0pVv.s:506    .text.i2s_psc_config:00000000000000e8 .L0 
     /tmp/cc2P0pVv.s:510    .text.i2s_psc_config:00000000000000f0 .L0 
     /tmp/cc2P0pVv.s:516    .text.i2s_psc_config:00000000000000f6 .L0 
     /tmp/cc2P0pVv.s:517    .text.i2s_psc_config:00000000000000f6 .L0 
     /tmp/cc2P0pVv.s:523    .text.i2s_psc_config:0000000000000104 .L0 
     /tmp/cc2P0pVv.s:530    .text.i2s_enable:0000000000000000 i2s_enable
     /tmp/cc2P0pVv.s:533    .text.i2s_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:535    .text.i2s_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:536    .text.i2s_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:537    .text.i2s_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:541    .text.i2s_enable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:542    .text.i2s_enable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:549    .text.i2s_disable:0000000000000000 i2s_disable
     /tmp/cc2P0pVv.s:552    .text.i2s_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:554    .text.i2s_disable:0000000000000000 .L0 
GAS LISTING /tmp/cc2P0pVv.s 			page 42


     /tmp/cc2P0pVv.s:555    .text.i2s_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:556    .text.i2s_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:560    .text.i2s_disable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:561    .text.i2s_disable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:568    .text.spi_nss_output_enable:0000000000000000 spi_nss_output_enable
     /tmp/cc2P0pVv.s:571    .text.spi_nss_output_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:573    .text.spi_nss_output_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:574    .text.spi_nss_output_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:575    .text.spi_nss_output_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:579    .text.spi_nss_output_enable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:580    .text.spi_nss_output_enable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:587    .text.spi_nss_output_disable:0000000000000000 spi_nss_output_disable
     /tmp/cc2P0pVv.s:590    .text.spi_nss_output_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:592    .text.spi_nss_output_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:593    .text.spi_nss_output_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:594    .text.spi_nss_output_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:598    .text.spi_nss_output_disable:0000000000000006 .L0 
     /tmp/cc2P0pVv.s:599    .text.spi_nss_output_disable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:606    .text.spi_nss_internal_high:0000000000000000 spi_nss_internal_high
     /tmp/cc2P0pVv.s:609    .text.spi_nss_internal_high:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:611    .text.spi_nss_internal_high:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:612    .text.spi_nss_internal_high:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:613    .text.spi_nss_internal_high:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:617    .text.spi_nss_internal_high:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:618    .text.spi_nss_internal_high:000000000000000a .L0 
     /tmp/cc2P0pVv.s:625    .text.spi_nss_internal_low:0000000000000000 spi_nss_internal_low
     /tmp/cc2P0pVv.s:628    .text.spi_nss_internal_low:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:630    .text.spi_nss_internal_low:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:631    .text.spi_nss_internal_low:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:632    .text.spi_nss_internal_low:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:636    .text.spi_nss_internal_low:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:637    .text.spi_nss_internal_low:000000000000000a .L0 
     /tmp/cc2P0pVv.s:644    .text.spi_dma_enable:0000000000000000 spi_dma_enable
     /tmp/cc2P0pVv.s:647    .text.spi_dma_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:649    .text.spi_dma_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:650    .text.spi_dma_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:651    .text.spi_dma_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:653    .text.spi_dma_enable:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:655    .text.spi_dma_enable:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:656    .text.spi_dma_enable:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:661    .text.spi_dma_enable:000000000000000c .L0 
     /tmp/cc2P0pVv.s:662    .text.spi_dma_enable:000000000000000c .L0 
     /tmp/cc2P0pVv.s:665    .text.spi_dma_enable:0000000000000012 .L0 
     /tmp/cc2P0pVv.s:666    .text.spi_dma_enable:0000000000000014 .L0 
     /tmp/cc2P0pVv.s:673    .text.spi_dma_disable:0000000000000000 spi_dma_disable
     /tmp/cc2P0pVv.s:676    .text.spi_dma_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:678    .text.spi_dma_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:679    .text.spi_dma_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:680    .text.spi_dma_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:682    .text.spi_dma_disable:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:684    .text.spi_dma_disable:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:685    .text.spi_dma_disable:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:690    .text.spi_dma_disable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:691    .text.spi_dma_disable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:694    .text.spi_dma_disable:000000000000000e .L0 
     /tmp/cc2P0pVv.s:695    .text.spi_dma_disable:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:702    .text.spi_i2s_data_frame_format_config:0000000000000000 spi_i2s_data_frame_format_config
GAS LISTING /tmp/cc2P0pVv.s 			page 43


     /tmp/cc2P0pVv.s:705    .text.spi_i2s_data_frame_format_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:707    .text.spi_i2s_data_frame_format_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:708    .text.spi_i2s_data_frame_format_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:709    .text.spi_i2s_data_frame_format_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:715    .text.spi_i2s_data_frame_format_config:000000000000000c .L0 
     /tmp/cc2P0pVv.s:716    .text.spi_i2s_data_frame_format_config:000000000000000c .L0 
     /tmp/cc2P0pVv.s:721    .text.spi_i2s_data_frame_format_config:0000000000000012 .L0 
     /tmp/cc2P0pVv.s:722    .text.spi_i2s_data_frame_format_config:0000000000000014 .L0 
     /tmp/cc2P0pVv.s:729    .text.spi_i2s_data_transmit:0000000000000000 spi_i2s_data_transmit
     /tmp/cc2P0pVv.s:732    .text.spi_i2s_data_transmit:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:734    .text.spi_i2s_data_transmit:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:735    .text.spi_i2s_data_transmit:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:736    .text.spi_i2s_data_transmit:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:738    .text.spi_i2s_data_transmit:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:739    .text.spi_i2s_data_transmit:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:746    .text.spi_i2s_data_receive:0000000000000000 spi_i2s_data_receive
     /tmp/cc2P0pVv.s:749    .text.spi_i2s_data_receive:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:751    .text.spi_i2s_data_receive:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:752    .text.spi_i2s_data_receive:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:753    .text.spi_i2s_data_receive:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:756    .text.spi_i2s_data_receive:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:759    .text.spi_i2s_data_receive:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:766    .text.spi_bidirectional_transfer_config:0000000000000000 spi_bidirectional_transfer_config
     /tmp/cc2P0pVv.s:769    .text.spi_bidirectional_transfer_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:771    .text.spi_bidirectional_transfer_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:772    .text.spi_bidirectional_transfer_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:773    .text.spi_bidirectional_transfer_config:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:776    .text.spi_bidirectional_transfer_config:0000000000000006 .L0 
     /tmp/cc2P0pVv.s:777    .text.spi_bidirectional_transfer_config:0000000000000006 .L0 
     /tmp/cc2P0pVv.s:783    .text.spi_bidirectional_transfer_config:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:786    .text.spi_bidirectional_transfer_config:0000000000000012 .L0 
     /tmp/cc2P0pVv.s:787    .text.spi_bidirectional_transfer_config:0000000000000012 .L0 
     /tmp/cc2P0pVv.s:792    .text.spi_bidirectional_transfer_config:000000000000001a .L0 
     /tmp/cc2P0pVv.s:799    .text.spi_crc_polynomial_set:0000000000000000 spi_crc_polynomial_set
     /tmp/cc2P0pVv.s:802    .text.spi_crc_polynomial_set:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:804    .text.spi_crc_polynomial_set:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:805    .text.spi_crc_polynomial_set:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:806    .text.spi_crc_polynomial_set:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:811    .text.spi_crc_polynomial_set:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:812    .text.spi_crc_polynomial_set:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:814    .text.spi_crc_polynomial_set:000000000000000a .L0 
     /tmp/cc2P0pVv.s:815    .text.spi_crc_polynomial_set:000000000000000c .L0 
     /tmp/cc2P0pVv.s:822    .text.spi_crc_polynomial_get:0000000000000000 spi_crc_polynomial_get
     /tmp/cc2P0pVv.s:825    .text.spi_crc_polynomial_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:827    .text.spi_crc_polynomial_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:828    .text.spi_crc_polynomial_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:829    .text.spi_crc_polynomial_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:832    .text.spi_crc_polynomial_get:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:835    .text.spi_crc_polynomial_get:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:842    .text.spi_crc_on:0000000000000000 spi_crc_on
     /tmp/cc2P0pVv.s:845    .text.spi_crc_on:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:847    .text.spi_crc_on:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:848    .text.spi_crc_on:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:849    .text.spi_crc_on:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:854    .text.spi_crc_on:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:855    .text.spi_crc_on:000000000000000a .L0 
     /tmp/cc2P0pVv.s:862    .text.spi_crc_off:0000000000000000 spi_crc_off
GAS LISTING /tmp/cc2P0pVv.s 			page 44


     /tmp/cc2P0pVv.s:865    .text.spi_crc_off:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:867    .text.spi_crc_off:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:868    .text.spi_crc_off:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:869    .text.spi_crc_off:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:875    .text.spi_crc_off:000000000000000a .L0 
     /tmp/cc2P0pVv.s:876    .text.spi_crc_off:000000000000000c .L0 
     /tmp/cc2P0pVv.s:883    .text.spi_crc_next:0000000000000000 spi_crc_next
     /tmp/cc2P0pVv.s:886    .text.spi_crc_next:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:888    .text.spi_crc_next:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:889    .text.spi_crc_next:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:890    .text.spi_crc_next:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:895    .text.spi_crc_next:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:896    .text.spi_crc_next:000000000000000a .L0 
     /tmp/cc2P0pVv.s:903    .text.spi_crc_get:0000000000000000 spi_crc_get
     /tmp/cc2P0pVv.s:906    .text.spi_crc_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:908    .text.spi_crc_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:909    .text.spi_crc_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:910    .text.spi_crc_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:912    .text.spi_crc_get:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:913    .text.spi_crc_get:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:916    .text.spi_crc_get:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:922    .text.spi_crc_get:000000000000000a .L0 
     /tmp/cc2P0pVv.s:923    .text.spi_crc_get:000000000000000a .L0 
     /tmp/cc2P0pVv.s:926    .text.spi_crc_get:000000000000000c .L0 
     /tmp/cc2P0pVv.s:929    .text.spi_crc_get:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:930    .text.spi_crc_get:0000000000000012 .L0 
     /tmp/cc2P0pVv.s:937    .text.spi_ti_mode_enable:0000000000000000 spi_ti_mode_enable
     /tmp/cc2P0pVv.s:940    .text.spi_ti_mode_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:942    .text.spi_ti_mode_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:943    .text.spi_ti_mode_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:944    .text.spi_ti_mode_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:948    .text.spi_ti_mode_enable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:949    .text.spi_ti_mode_enable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:956    .text.spi_ti_mode_disable:0000000000000000 spi_ti_mode_disable
     /tmp/cc2P0pVv.s:959    .text.spi_ti_mode_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:961    .text.spi_ti_mode_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:962    .text.spi_ti_mode_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:963    .text.spi_ti_mode_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:967    .text.spi_ti_mode_disable:0000000000000006 .L0 
     /tmp/cc2P0pVv.s:968    .text.spi_ti_mode_disable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:975    .text.spi_nssp_mode_enable:0000000000000000 spi_nssp_mode_enable
     /tmp/cc2P0pVv.s:978    .text.spi_nssp_mode_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:980    .text.spi_nssp_mode_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:981    .text.spi_nssp_mode_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:982    .text.spi_nssp_mode_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:986    .text.spi_nssp_mode_enable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:987    .text.spi_nssp_mode_enable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:994    .text.spi_nssp_mode_disable:0000000000000000 spi_nssp_mode_disable
     /tmp/cc2P0pVv.s:997    .text.spi_nssp_mode_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:999    .text.spi_nssp_mode_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1000   .text.spi_nssp_mode_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1001   .text.spi_nssp_mode_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1005   .text.spi_nssp_mode_disable:0000000000000006 .L0 
     /tmp/cc2P0pVv.s:1006   .text.spi_nssp_mode_disable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:1013   .text.spi_i2s_interrupt_enable:0000000000000000 spi_i2s_interrupt_enable
     /tmp/cc2P0pVv.s:1016   .text.spi_i2s_interrupt_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1018   .text.spi_i2s_interrupt_enable:0000000000000000 .L0 
GAS LISTING /tmp/cc2P0pVv.s 			page 45


     /tmp/cc2P0pVv.s:1019   .text.spi_i2s_interrupt_enable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1025   .text.spi_i2s_interrupt_enable:000000000000000e .L0 
     /tmp/cc2P0pVv.s:1028   .text.spi_i2s_interrupt_enable:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:1029   .text.spi_i2s_interrupt_enable:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:1033   .text.spi_i2s_interrupt_enable:0000000000000018 .L0 
     /tmp/cc2P0pVv.s:1036   .text.spi_i2s_interrupt_enable:000000000000001a .L0 
     /tmp/cc2P0pVv.s:1037   .text.spi_i2s_interrupt_enable:000000000000001a .L0 
     /tmp/cc2P0pVv.s:1041   .text.spi_i2s_interrupt_enable:0000000000000022 .L0 
     /tmp/cc2P0pVv.s:1042   .text.spi_i2s_interrupt_enable:0000000000000022 .L0 
     /tmp/cc2P0pVv.s:1045   .text.spi_i2s_interrupt_enable:0000000000000024 .L0 
     /tmp/cc2P0pVv.s:1046   .text.spi_i2s_interrupt_enable:0000000000000024 .L0 
     /tmp/cc2P0pVv.s:1050   .text.spi_i2s_interrupt_enable:000000000000002c .L0 
     /tmp/cc2P0pVv.s:1051   .text.spi_i2s_interrupt_enable:000000000000002e .L0 
     /tmp/cc2P0pVv.s:1058   .text.spi_i2s_interrupt_disable:0000000000000000 spi_i2s_interrupt_disable
     /tmp/cc2P0pVv.s:1061   .text.spi_i2s_interrupt_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1063   .text.spi_i2s_interrupt_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1064   .text.spi_i2s_interrupt_disable:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1070   .text.spi_i2s_interrupt_disable:000000000000000e .L0 
     /tmp/cc2P0pVv.s:1073   .text.spi_i2s_interrupt_disable:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:1074   .text.spi_i2s_interrupt_disable:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:1078   .text.spi_i2s_interrupt_disable:0000000000000018 .L0 
     /tmp/cc2P0pVv.s:1081   .text.spi_i2s_interrupt_disable:000000000000001a .L0 
     /tmp/cc2P0pVv.s:1082   .text.spi_i2s_interrupt_disable:000000000000001a .L0 
     /tmp/cc2P0pVv.s:1086   .text.spi_i2s_interrupt_disable:0000000000000022 .L0 
     /tmp/cc2P0pVv.s:1087   .text.spi_i2s_interrupt_disable:0000000000000022 .L0 
     /tmp/cc2P0pVv.s:1090   .text.spi_i2s_interrupt_disable:0000000000000024 .L0 
     /tmp/cc2P0pVv.s:1091   .text.spi_i2s_interrupt_disable:0000000000000024 .L0 
     /tmp/cc2P0pVv.s:1095   .text.spi_i2s_interrupt_disable:000000000000002c .L0 
     /tmp/cc2P0pVv.s:1096   .text.spi_i2s_interrupt_disable:000000000000002e .L0 
     /tmp/cc2P0pVv.s:1103   .text.spi_i2s_interrupt_flag_get:0000000000000000 spi_i2s_interrupt_flag_get
     /tmp/cc2P0pVv.s:1106   .text.spi_i2s_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1108   .text.spi_i2s_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1109   .text.spi_i2s_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1110   .text.spi_i2s_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1112   .text.spi_i2s_interrupt_flag_get:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:1115   .text.spi_i2s_interrupt_flag_get:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:1116   .text.spi_i2s_interrupt_flag_get:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:1119   .text.spi_i2s_interrupt_flag_get:0000000000000006 .L0 
     /tmp/cc2P0pVv.s:1143   .text.spi_i2s_interrupt_flag_get:000000000000001c .L0 
     /tmp/cc2P0pVv.s:1144   .text.spi_i2s_interrupt_flag_get:000000000000001c .L0 
     /tmp/cc2P0pVv.s:1147   .text.spi_i2s_interrupt_flag_get:000000000000001e .L0 
     /tmp/cc2P0pVv.s:1148   .text.spi_i2s_interrupt_flag_get:000000000000001e .L0 
     /tmp/cc2P0pVv.s:1152   .text.spi_i2s_interrupt_flag_get:0000000000000022 .L0 
     /tmp/cc2P0pVv.s:1153   .text.spi_i2s_interrupt_flag_get:0000000000000022 .L0 
     /tmp/cc2P0pVv.s:1154   .text.spi_i2s_interrupt_flag_get:0000000000000022 .L0 
     /tmp/cc2P0pVv.s:1156   .text.spi_i2s_interrupt_flag_get:0000000000000024 .L0 
     /tmp/cc2P0pVv.s:1160   .text.spi_i2s_interrupt_flag_get:0000000000000028 .L0 
     /tmp/cc2P0pVv.s:1164   .text.spi_i2s_interrupt_flag_get:000000000000002a .L0 
     /tmp/cc2P0pVv.s:1165   .text.spi_i2s_interrupt_flag_get:000000000000002a .L0 
     /tmp/cc2P0pVv.s:1168   .text.spi_i2s_interrupt_flag_get:000000000000002c .L0 
     /tmp/cc2P0pVv.s:1169   .text.spi_i2s_interrupt_flag_get:000000000000002c .L0 
     /tmp/cc2P0pVv.s:1172   .text.spi_i2s_interrupt_flag_get:0000000000000030 .L0 
     /tmp/cc2P0pVv.s:1175   .text.spi_i2s_interrupt_flag_get:0000000000000032 .L0 
     /tmp/cc2P0pVv.s:1176   .text.spi_i2s_interrupt_flag_get:0000000000000032 .L0 
     /tmp/cc2P0pVv.s:1179   .text.spi_i2s_interrupt_flag_get:0000000000000036 .L0 
     /tmp/cc2P0pVv.s:1180   .text.spi_i2s_interrupt_flag_get:0000000000000036 .L0 
     /tmp/cc2P0pVv.s:1183   .text.spi_i2s_interrupt_flag_get:000000000000003a .L0 
GAS LISTING /tmp/cc2P0pVv.s 			page 46


     /tmp/cc2P0pVv.s:1186   .text.spi_i2s_interrupt_flag_get:000000000000003c .L0 
     /tmp/cc2P0pVv.s:1187   .text.spi_i2s_interrupt_flag_get:000000000000003c .L0 
     /tmp/cc2P0pVv.s:1190   .text.spi_i2s_interrupt_flag_get:000000000000003e .L0 
     /tmp/cc2P0pVv.s:1191   .text.spi_i2s_interrupt_flag_get:000000000000003e .L0 
     /tmp/cc2P0pVv.s:1194   .text.spi_i2s_interrupt_flag_get:0000000000000042 .L0 
     /tmp/cc2P0pVv.s:1197   .text.spi_i2s_interrupt_flag_get:0000000000000044 .L0 
     /tmp/cc2P0pVv.s:1198   .text.spi_i2s_interrupt_flag_get:0000000000000044 .L0 
     /tmp/cc2P0pVv.s:1201   .text.spi_i2s_interrupt_flag_get:0000000000000048 .L0 
     /tmp/cc2P0pVv.s:1202   .text.spi_i2s_interrupt_flag_get:0000000000000048 .L0 
     /tmp/cc2P0pVv.s:1205   .text.spi_i2s_interrupt_flag_get:000000000000004c .L0 
     /tmp/cc2P0pVv.s:1208   .text.spi_i2s_interrupt_flag_get:000000000000004e .L0 
     /tmp/cc2P0pVv.s:1209   .text.spi_i2s_interrupt_flag_get:000000000000004e .L0 
     /tmp/cc2P0pVv.s:1212   .text.spi_i2s_interrupt_flag_get:0000000000000052 .L0 
     /tmp/cc2P0pVv.s:1213   .text.spi_i2s_interrupt_flag_get:0000000000000052 .L0 
     /tmp/cc2P0pVv.s:1216   .text.spi_i2s_interrupt_flag_get:0000000000000056 .L0 
     /tmp/cc2P0pVv.s:1219   .text.spi_i2s_interrupt_flag_get:0000000000000058 .L0 
     /tmp/cc2P0pVv.s:1220   .text.spi_i2s_interrupt_flag_get:0000000000000058 .L0 
     /tmp/cc2P0pVv.s:1223   .text.spi_i2s_interrupt_flag_get:000000000000005a .L0 
     /tmp/cc2P0pVv.s:1224   .text.spi_i2s_interrupt_flag_get:000000000000005a .L0 
     /tmp/cc2P0pVv.s:1227   .text.spi_i2s_interrupt_flag_get:000000000000005e .L0 
     /tmp/cc2P0pVv.s:1228   .text.spi_i2s_interrupt_flag_get:0000000000000060 .L0 
     /tmp/cc2P0pVv.s:1235   .text.spi_i2s_flag_get:0000000000000000 spi_i2s_flag_get
     /tmp/cc2P0pVv.s:1238   .text.spi_i2s_flag_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1240   .text.spi_i2s_flag_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1241   .text.spi_i2s_flag_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1242   .text.spi_i2s_flag_get:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1245   .text.spi_i2s_flag_get:0000000000000002 .L0 
     /tmp/cc2P0pVv.s:1247   .text.spi_i2s_flag_get:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:1249   .text.spi_i2s_flag_get:000000000000000a .L0 
     /tmp/cc2P0pVv.s:1256   .text.spi_crc_error_clear:0000000000000000 spi_crc_error_clear
     /tmp/cc2P0pVv.s:1259   .text.spi_crc_error_clear:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1261   .text.spi_crc_error_clear:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1262   .text.spi_crc_error_clear:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1263   .text.spi_crc_error_clear:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:1267   .text.spi_crc_error_clear:0000000000000006 .L0 
     /tmp/cc2P0pVv.s:1268   .text.spi_crc_error_clear:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:112    .text.spi_i2s_deinit:000000000000007a .L0 
     /tmp/cc2P0pVv.s:144    .text.spi_struct_para_init:000000000000001a .L0 
     /tmp/cc2P0pVv.s:206    .text.spi_init:000000000000003e .L0 
     /tmp/cc2P0pVv.s:225    .text.spi_enable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:244    .text.spi_disable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:284    .text.i2s_init:000000000000001c .L0 
     /tmp/cc2P0pVv.s:526    .text.i2s_psc_config:0000000000000104 .L0 
     /tmp/cc2P0pVv.s:545    .text.i2s_enable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:564    .text.i2s_disable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:583    .text.spi_nss_output_enable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:602    .text.spi_nss_output_disable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:621    .text.spi_nss_internal_high:000000000000000a .L0 
     /tmp/cc2P0pVv.s:640    .text.spi_nss_internal_low:000000000000000a .L0 
     /tmp/cc2P0pVv.s:669    .text.spi_dma_enable:0000000000000014 .L0 
     /tmp/cc2P0pVv.s:698    .text.spi_dma_disable:0000000000000010 .L0 
     /tmp/cc2P0pVv.s:725    .text.spi_i2s_data_frame_format_config:0000000000000014 .L0 
     /tmp/cc2P0pVv.s:742    .text.spi_i2s_data_transmit:0000000000000004 .L0 
     /tmp/cc2P0pVv.s:762    .text.spi_i2s_data_receive:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:795    .text.spi_bidirectional_transfer_config:000000000000001a .L0 
     /tmp/cc2P0pVv.s:818    .text.spi_crc_polynomial_set:000000000000000c .L0 
     /tmp/cc2P0pVv.s:838    .text.spi_crc_polynomial_get:0000000000000008 .L0 
GAS LISTING /tmp/cc2P0pVv.s 			page 47


     /tmp/cc2P0pVv.s:858    .text.spi_crc_on:000000000000000a .L0 
     /tmp/cc2P0pVv.s:879    .text.spi_crc_off:000000000000000c .L0 
     /tmp/cc2P0pVv.s:899    .text.spi_crc_next:000000000000000a .L0 
     /tmp/cc2P0pVv.s:933    .text.spi_crc_get:0000000000000012 .L0 
     /tmp/cc2P0pVv.s:952    .text.spi_ti_mode_enable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:971    .text.spi_ti_mode_disable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:990    .text.spi_nssp_mode_enable:000000000000000a .L0 
     /tmp/cc2P0pVv.s:1009   .text.spi_nssp_mode_disable:0000000000000008 .L0 
     /tmp/cc2P0pVv.s:1054   .text.spi_i2s_interrupt_enable:000000000000002e .L0 
     /tmp/cc2P0pVv.s:1099   .text.spi_i2s_interrupt_disable:000000000000002e .L0 
     /tmp/cc2P0pVv.s:1231   .text.spi_i2s_interrupt_flag_get:0000000000000060 .L0 
     /tmp/cc2P0pVv.s:1252   .text.spi_i2s_flag_get:000000000000000a .L0 
     /tmp/cc2P0pVv.s:1271   .text.spi_crc_error_clear:0000000000000008 .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/cc2P0pVv.s:44     .text.spi_i2s_deinit:0000000000000026 .L2
     /tmp/cc2P0pVv.s:88     .text.spi_i2s_deinit:000000000000005e .L3
     /tmp/cc2P0pVv.s:66     .text.spi_i2s_deinit:0000000000000042 .L9
     /tmp/cc2P0pVv.s:331    .text.i2s_psc_config:000000000000002c .L16
     /tmp/cc2P0pVv.s:514    .text.i2s_psc_config:00000000000000f6 .L17
     /tmp/cc2P0pVv.s:474    .text.i2s_psc_config:00000000000000cc .L18
     /tmp/cc2P0pVv.s:486    .text.i2s_psc_config:00000000000000d6 .L29
     /tmp/cc2P0pVv.s:500    .text.i2s_psc_config:00000000000000e6 .L23
     /tmp/cc2P0pVv.s:433    .text.i2s_psc_config:00000000000000a6 .L24
     /tmp/cc2P0pVv.s:360    .text.i2s_psc_config:000000000000004a .L19
     /tmp/cc2P0pVv.s:401    .text.i2s_psc_config:0000000000000084 .L22
     /tmp/cc2P0pVv.s:382    .text.i2s_psc_config:000000000000006a .L20
     /tmp/cc2P0pVv.s:659    .text.spi_dma_enable:000000000000000c .L37
     /tmp/cc2P0pVv.s:688    .text.spi_dma_disable:000000000000000a .L40
     /tmp/cc2P0pVv.s:784    .text.spi_bidirectional_transfer_config:0000000000000012 .L48
     /tmp/cc2P0pVv.s:920    .text.spi_crc_get:000000000000000a .L55
     /tmp/cc2P0pVv.s:1043   .text.spi_i2s_interrupt_enable:0000000000000024 .L62
     /tmp/cc2P0pVv.s:1034   .text.spi_i2s_interrupt_enable:000000000000001a .L63
     /tmp/cc2P0pVv.s:1026   .text.spi_i2s_interrupt_enable:0000000000000010 .L65
     /tmp/cc2P0pVv.s:1088   .text.spi_i2s_interrupt_disable:0000000000000024 .L67
     /tmp/cc2P0pVv.s:1079   .text.spi_i2s_interrupt_disable:000000000000001a .L68
     /tmp/cc2P0pVv.s:1071   .text.spi_i2s_interrupt_disable:0000000000000010 .L70
     /tmp/cc2P0pVv.s:1132   .rodata.spi_i2s_interrupt_flag_get:0000000000000000 .L74
     /tmp/cc2P0pVv.s:1151   .text.spi_i2s_interrupt_flag_get:0000000000000022 .L72
     /tmp/cc2P0pVv.s:1158   .text.spi_i2s_interrupt_flag_get:0000000000000028 .L71
     /tmp/cc2P0pVv.s:1141   .text.spi_i2s_interrupt_flag_get:000000000000001c .L80
     /tmp/cc2P0pVv.s:1184   .text.spi_i2s_interrupt_flag_get:000000000000003c .L79
     /tmp/cc2P0pVv.s:1195   .text.spi_i2s_interrupt_flag_get:0000000000000044 .L78
     /tmp/cc2P0pVv.s:1206   .text.spi_i2s_interrupt_flag_get:000000000000004e .L77
     /tmp/cc2P0pVv.s:1217   .text.spi_i2s_interrupt_flag_get:0000000000000058 .L76
     /tmp/cc2P0pVv.s:1162   .text.spi_i2s_interrupt_flag_get:000000000000002a .L75
     /tmp/cc2P0pVv.s:1173   .text.spi_i2s_interrupt_flag_get:0000000000000032 .L73
     /tmp/cc2P0pVv.s:2675   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/cc2P0pVv.s:4150   .debug_str:00000000000006bf .LASF118
     /tmp/cc2P0pVv.s:3966   .debug_str:0000000000000166 .LASF119
     /tmp/cc2P0pVv.s:4052   .debug_str:0000000000000418 .LASF120
     /tmp/cc2P0pVv.s:3838   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/cc2P0pVv.s:3910   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/cc2P0pVv.s:3926   .debug_str:000000000000005f .LASF0
     /tmp/cc2P0pVv.s:4142   .debug_str:0000000000000681 .LASF1
     /tmp/cc2P0pVv.s:4106   .debug_str:0000000000000578 .LASF4
     /tmp/cc2P0pVv.s:4124   .debug_str:00000000000005f5 .LASF2
     /tmp/cc2P0pVv.s:4076   .debug_str:00000000000004b9 .LASF3
GAS LISTING /tmp/cc2P0pVv.s 			page 48


     /tmp/cc2P0pVv.s:3978   .debug_str:0000000000000200 .LASF5
     /tmp/cc2P0pVv.s:4144   .debug_str:000000000000068d .LASF6
     /tmp/cc2P0pVv.s:4082   .debug_str:00000000000004e2 .LASF7
     /tmp/cc2P0pVv.s:4126   .debug_str:0000000000000603 .LASF8
     /tmp/cc2P0pVv.s:4120   .debug_str:00000000000005ce .LASF9
     /tmp/cc2P0pVv.s:4034   .debug_str:000000000000038a .LASF10
     /tmp/cc2P0pVv.s:3972   .debug_str:00000000000001cc .LASF11
     /tmp/cc2P0pVv.s:4020   .debug_str:0000000000000339 .LASF12
     /tmp/cc2P0pVv.s:4066   .debug_str:000000000000048a .LASF13
     /tmp/cc2P0pVv.s:3954   .debug_str:000000000000010f .LASF14
     /tmp/cc2P0pVv.s:4094   .debug_str:0000000000000537 .LASF15
     /tmp/cc2P0pVv.s:3942   .debug_str:00000000000000b8 .LASF16
     /tmp/cc2P0pVv.s:4022   .debug_str:0000000000000341 .LASF17
     /tmp/cc2P0pVv.s:3996   .debug_str:0000000000000283 .LASF18
     /tmp/cc2P0pVv.s:4140   .debug_str:0000000000000673 .LASF19
     /tmp/cc2P0pVv.s:4028   .debug_str:0000000000000367 .LASF20
     /tmp/cc2P0pVv.s:3918   .debug_str:000000000000002c .LASF21
     /tmp/cc2P0pVv.s:4068   .debug_str:0000000000000493 .LASF22
     /tmp/cc2P0pVv.s:3964   .debug_str:0000000000000158 .LASF23
     /tmp/cc2P0pVv.s:4134   .debug_str:0000000000000643 .LASF24
     /tmp/cc2P0pVv.s:3932   .debug_str:000000000000007c .LASF25
     /tmp/cc2P0pVv.s:4074   .debug_str:00000000000004ad .LASF26
     /tmp/cc2P0pVv.s:4116   .debug_str:00000000000005b6 .LASF27
     /tmp/cc2P0pVv.s:4004   .debug_str:00000000000002b2 .LASF28
     /tmp/cc2P0pVv.s:4112   .debug_str:000000000000059c .LASF29
     /tmp/cc2P0pVv.s:3998   .debug_str:0000000000000291 .LASF30
     /tmp/cc2P0pVv.s:4130   .debug_str:0000000000000623 .LASF31
     /tmp/cc2P0pVv.s:4014   .debug_str:0000000000000315 .LASF32
     /tmp/cc2P0pVv.s:4084   .debug_str:00000000000004eb .LASF33
     /tmp/cc2P0pVv.s:3980   .debug_str:000000000000020b .LASF34
     /tmp/cc2P0pVv.s:4146   .debug_str:00000000000006a0 .LASF35
     /tmp/cc2P0pVv.s:4038   .debug_str:00000000000003ad .LASF36
     /tmp/cc2P0pVv.s:3920   .debug_str:000000000000003a .LASF37
     /tmp/cc2P0pVv.s:4078   .debug_str:00000000000004c3 .LASF38
     /tmp/cc2P0pVv.s:4024   .debug_str:000000000000034e .LASF39
     /tmp/cc2P0pVv.s:3914   .debug_str:0000000000000009 .LASF40
     /tmp/cc2P0pVv.s:4062   .debug_str:0000000000000471 .LASF41
     /tmp/cc2P0pVv.s:3952   .debug_str:0000000000000102 .LASF42
     /tmp/cc2P0pVv.s:4114   .debug_str:00000000000005a9 .LASF43
     /tmp/cc2P0pVv.s:3994   .debug_str:0000000000000277 .LASF44
     /tmp/cc2P0pVv.s:4136   .debug_str:0000000000000650 .LASF45
     /tmp/cc2P0pVv.s:4108   .debug_str:0000000000000582 .LASF46
     /tmp/cc2P0pVv.s:4042   .debug_str:00000000000003c7 .LASF47
     /tmp/cc2P0pVv.s:3956   .debug_str:0000000000000118 .LASF48
     /tmp/cc2P0pVv.s:4054   .debug_str:000000000000044a .LASF49
     /tmp/cc2P0pVv.s:3990   .debug_str:0000000000000264 .LASF50
     /tmp/cc2P0pVv.s:4098   .debug_str:0000000000000542 .LASF51
     /tmp/cc2P0pVv.s:4100   .debug_str:000000000000054a .LASF52
     /tmp/cc2P0pVv.s:4064   .debug_str:000000000000047e .LASF53
     /tmp/cc2P0pVv.s:3970   .debug_str:00000000000001c0 .LASF54
     /tmp/cc2P0pVv.s:3924   .debug_str:0000000000000054 .LASF55
     /tmp/cc2P0pVv.s:4000   .debug_str:000000000000029e .LASF56
     /tmp/cc2P0pVv.s:3930   .debug_str:0000000000000075 .LASF57
     /tmp/cc2P0pVv.s:4128   .debug_str:000000000000060e .LASF58
     /tmp/cc2P0pVv.s:4032   .debug_str:0000000000000381 .LASF59
     /tmp/cc2P0pVv.s:4012   .debug_str:0000000000000300 .LASF60
     /tmp/cc2P0pVv.s:4132   .debug_str:000000000000062f .LASF68
GAS LISTING /tmp/cc2P0pVv.s 			page 49


     /tmp/cc2P0pVv.s:1257   .text.spi_crc_error_clear:0000000000000000 .LFB35
     /tmp/cc2P0pVv.s:1269   .text.spi_crc_error_clear:0000000000000008 .LFE35
     /tmp/cc2P0pVv.s:3960   .debug_str:000000000000012c .LASF61
     /tmp/cc2P0pVv.s:3976   .debug_str:00000000000001ef .LASF63
     /tmp/cc2P0pVv.s:1236   .text.spi_i2s_flag_get:0000000000000000 .LFB34
     /tmp/cc2P0pVv.s:1250   .text.spi_i2s_flag_get:000000000000000a .LFE34
     /tmp/cc2P0pVv.s:3204   .debug_loc:0000000000000000 .LLST22
     /tmp/cc2P0pVv.s:4096   .debug_str:000000000000053d .LASF62
     /tmp/cc2P0pVv.s:3934   .debug_str:0000000000000088 .LASF64
     /tmp/cc2P0pVv.s:1104   .text.spi_i2s_interrupt_flag_get:0000000000000000 .LFB33
     /tmp/cc2P0pVv.s:1229   .text.spi_i2s_interrupt_flag_get:0000000000000060 .LFE33
     /tmp/cc2P0pVv.s:3218   .debug_loc:0000000000000021 .LLST19
     /tmp/cc2P0pVv.s:4118   .debug_str:00000000000005c4 .LASF65
     /tmp/cc2P0pVv.s:3236   .debug_loc:000000000000004d .LLST20
     /tmp/cc2P0pVv.s:3936   .debug_str:00000000000000a3 .LASF66
     /tmp/cc2P0pVv.s:3250   .debug_loc:000000000000006e .LLST21
     /tmp/cc2P0pVv.s:3938   .debug_str:00000000000000a8 .LASF67
     /tmp/cc2P0pVv.s:4006   .debug_str:00000000000002c0 .LASF69
     /tmp/cc2P0pVv.s:1059   .text.spi_i2s_interrupt_disable:0000000000000000 .LFB32
     /tmp/cc2P0pVv.s:1097   .text.spi_i2s_interrupt_disable:000000000000002e .LFE32
     /tmp/cc2P0pVv.s:3968   .debug_str:00000000000001a7 .LASF70
     /tmp/cc2P0pVv.s:1014   .text.spi_i2s_interrupt_enable:0000000000000000 .LFB31
     /tmp/cc2P0pVv.s:1052   .text.spi_i2s_interrupt_enable:000000000000002e .LFE31
     /tmp/cc2P0pVv.s:3916   .debug_str:0000000000000016 .LASF71
     /tmp/cc2P0pVv.s:995    .text.spi_nssp_mode_disable:0000000000000000 .LFB30
     /tmp/cc2P0pVv.s:1007   .text.spi_nssp_mode_disable:0000000000000008 .LFE30
     /tmp/cc2P0pVv.s:4080   .debug_str:00000000000004cd .LASF72
     /tmp/cc2P0pVv.s:976    .text.spi_nssp_mode_enable:0000000000000000 .LFB29
     /tmp/cc2P0pVv.s:988    .text.spi_nssp_mode_enable:000000000000000a .LFE29
     /tmp/cc2P0pVv.s:3982   .debug_str:0000000000000217 .LASF73
     /tmp/cc2P0pVv.s:957    .text.spi_ti_mode_disable:0000000000000000 .LFB28
     /tmp/cc2P0pVv.s:969    .text.spi_ti_mode_disable:0000000000000008 .LFE28
     /tmp/cc2P0pVv.s:4044   .debug_str:00000000000003d3 .LASF74
     /tmp/cc2P0pVv.s:938    .text.spi_ti_mode_enable:0000000000000000 .LFB27
     /tmp/cc2P0pVv.s:950    .text.spi_ti_mode_enable:000000000000000a .LFE27
     /tmp/cc2P0pVv.s:3974   .debug_str:00000000000001e3 .LASF75
     /tmp/cc2P0pVv.s:904    .text.spi_crc_get:0000000000000000 .LFB26
     /tmp/cc2P0pVv.s:931    .text.spi_crc_get:0000000000000012 .LFE26
     /tmp/cc2P0pVv.s:3261   .debug_loc:000000000000008c .LLST18
     /tmp/cc2P0pVv.s:3948   .debug_str:00000000000000df .LASF76
     /tmp/cc2P0pVv.s:884    .text.spi_crc_next:0000000000000000 .LFB25
     /tmp/cc2P0pVv.s:897    .text.spi_crc_next:000000000000000a .LFE25
     /tmp/cc2P0pVv.s:4026   .debug_str:000000000000035b .LASF77
     /tmp/cc2P0pVv.s:863    .text.spi_crc_off:0000000000000000 .LFB24
     /tmp/cc2P0pVv.s:877    .text.spi_crc_off:000000000000000c .LFE24
     /tmp/cc2P0pVv.s:3940   .debug_str:00000000000000ad .LASF78
     /tmp/cc2P0pVv.s:843    .text.spi_crc_on:0000000000000000 .LFB23
     /tmp/cc2P0pVv.s:856    .text.spi_crc_on:000000000000000a .LFE23
     /tmp/cc2P0pVv.s:4010   .debug_str:00000000000002e9 .LASF79
     /tmp/cc2P0pVv.s:823    .text.spi_crc_polynomial_get:0000000000000000 .LFB22
     /tmp/cc2P0pVv.s:836    .text.spi_crc_polynomial_get:0000000000000008 .LFE22
     /tmp/cc2P0pVv.s:3286   .debug_loc:00000000000000c6 .LLST17
     /tmp/cc2P0pVv.s:3946   .debug_str:00000000000000c8 .LASF80
     /tmp/cc2P0pVv.s:800    .text.spi_crc_polynomial_set:0000000000000000 .LFB21
     /tmp/cc2P0pVv.s:816    .text.spi_crc_polynomial_set:000000000000000c .LFE21
     /tmp/cc2P0pVv.s:4088   .debug_str:000000000000050d .LASF81
     /tmp/cc2P0pVv.s:4050   .debug_str:00000000000003f6 .LASF82
GAS LISTING /tmp/cc2P0pVv.s 			page 50


     /tmp/cc2P0pVv.s:767    .text.spi_bidirectional_transfer_config:0000000000000000 .LFB20
     /tmp/cc2P0pVv.s:793    .text.spi_bidirectional_transfer_config:000000000000001a .LFE20
     /tmp/cc2P0pVv.s:4148   .debug_str:00000000000006ac .LASF83
     /tmp/cc2P0pVv.s:3300   .debug_loc:00000000000000e7 .LLST16
     /tmp/cc2P0pVv.s:4122   .debug_str:00000000000005e0 .LASF84
     /tmp/cc2P0pVv.s:747    .text.spi_i2s_data_receive:0000000000000000 .LFB19
     /tmp/cc2P0pVv.s:760    .text.spi_i2s_data_receive:0000000000000008 .LFE19
     /tmp/cc2P0pVv.s:3314   .debug_loc:0000000000000108 .LLST15
     /tmp/cc2P0pVv.s:3950   .debug_str:00000000000000ec .LASF85
     /tmp/cc2P0pVv.s:730    .text.spi_i2s_data_transmit:0000000000000000 .LFB18
     /tmp/cc2P0pVv.s:740    .text.spi_i2s_data_transmit:0000000000000004 .LFE18
     /tmp/cc2P0pVv.s:4016   .debug_str:0000000000000321 .LASF86
     /tmp/cc2P0pVv.s:3962   .debug_str:0000000000000137 .LASF87
     /tmp/cc2P0pVv.s:703    .text.spi_i2s_data_frame_format_config:0000000000000000 .LFB17
     /tmp/cc2P0pVv.s:723    .text.spi_i2s_data_frame_format_config:0000000000000014 .LFE17
     /tmp/cc2P0pVv.s:4102   .debug_str:0000000000000552 .LASF88
     /tmp/cc2P0pVv.s:3328   .debug_loc:0000000000000129 .LLST14
     /tmp/cc2P0pVv.s:4060   .debug_str:0000000000000461 .LASF89
     /tmp/cc2P0pVv.s:674    .text.spi_dma_disable:0000000000000000 .LFB16
     /tmp/cc2P0pVv.s:696    .text.spi_dma_disable:0000000000000010 .LFE16
     /tmp/cc2P0pVv.s:3922   .debug_str:0000000000000045 .LASF90
     /tmp/cc2P0pVv.s:645    .text.spi_dma_enable:0000000000000000 .LFB15
     /tmp/cc2P0pVv.s:667    .text.spi_dma_enable:0000000000000014 .LFE15
     /tmp/cc2P0pVv.s:4036   .debug_str:0000000000000398 .LASF91
     /tmp/cc2P0pVv.s:626    .text.spi_nss_internal_low:0000000000000000 .LFB14
     /tmp/cc2P0pVv.s:638    .text.spi_nss_internal_low:000000000000000a .LFE14
     /tmp/cc2P0pVv.s:4092   .debug_str:0000000000000521 .LASF92
     /tmp/cc2P0pVv.s:607    .text.spi_nss_internal_high:0000000000000000 .LFB13
     /tmp/cc2P0pVv.s:619    .text.spi_nss_internal_high:000000000000000a .LFE13
     /tmp/cc2P0pVv.s:4138   .debug_str:000000000000065c .LASF93
     /tmp/cc2P0pVv.s:588    .text.spi_nss_output_disable:0000000000000000 .LFB12
     /tmp/cc2P0pVv.s:600    .text.spi_nss_output_disable:0000000000000008 .LFE12
     /tmp/cc2P0pVv.s:4086   .debug_str:00000000000004f7 .LASF94
     /tmp/cc2P0pVv.s:569    .text.spi_nss_output_enable:0000000000000000 .LFB11
     /tmp/cc2P0pVv.s:581    .text.spi_nss_output_enable:000000000000000a .LFE11
     /tmp/cc2P0pVv.s:3986   .debug_str:0000000000000243 .LASF95
     /tmp/cc2P0pVv.s:550    .text.i2s_disable:0000000000000000 .LFB10
     /tmp/cc2P0pVv.s:562    .text.i2s_disable:000000000000000a .LFE10
     /tmp/cc2P0pVv.s:4152   .debug_str:0000000000000758 .LASF96
     /tmp/cc2P0pVv.s:531    .text.i2s_enable:0000000000000000 .LFB9
     /tmp/cc2P0pVv.s:543    .text.i2s_enable:000000000000000a .LFE9
     /tmp/cc2P0pVv.s:4008   .debug_str:00000000000002da .LASF97
     /tmp/cc2P0pVv.s:289    .text.i2s_psc_config:0000000000000000 .LFB8
     /tmp/cc2P0pVv.s:524    .text.i2s_psc_config:0000000000000104 .LFE8
     /tmp/cc2P0pVv.s:3342   .debug_loc:000000000000014a .LLST5
     /tmp/cc2P0pVv.s:3365   .debug_loc:0000000000000182 .LLST6
     /tmp/cc2P0pVv.s:4110   .debug_str:0000000000000590 .LASF98
     /tmp/cc2P0pVv.s:3387   .debug_loc:00000000000001b9 .LLST7
     /tmp/cc2P0pVv.s:4030   .debug_str:0000000000000375 .LASF99
     /tmp/cc2P0pVv.s:3409   .debug_loc:00000000000001f0 .LLST8
     /tmp/cc2P0pVv.s:4048   .debug_str:00000000000003ef .LASF100
     /tmp/cc2P0pVv.s:3443   .debug_loc:0000000000000248 .LLST9
     /tmp/cc2P0pVv.s:4070   .debug_str:00000000000004a1 .LASF101
     /tmp/cc2P0pVv.s:3465   .debug_loc:000000000000027f .LLST10
     /tmp/cc2P0pVv.s:3958   .debug_str:0000000000000126 .LASF102
     /tmp/cc2P0pVv.s:3482   .debug_loc:00000000000002aa .LLST11
     /tmp/cc2P0pVv.s:4072   .debug_str:00000000000004a8 .LASF103
GAS LISTING /tmp/cc2P0pVv.s 			page 51


     /tmp/cc2P0pVv.s:3507   .debug_loc:00000000000002e4 .LLST12
     /tmp/cc2P0pVv.s:4046   .debug_str:00000000000003e6 .LASF104
     /tmp/cc2P0pVv.s:3553   .debug_loc:000000000000035d .LLST13
     /tmp/cc2P0pVv.s:519    .text.i2s_psc_config:0000000000000100 .LVL52
     /tmp/cc2P0pVv.s:3928   .debug_str:000000000000006c .LASF105
     /tmp/cc2P0pVv.s:249    .text.i2s_init:0000000000000000 .LFB7
     /tmp/cc2P0pVv.s:282    .text.i2s_init:000000000000001c .LFE7
     /tmp/cc2P0pVv.s:3944   .debug_str:00000000000000c3 .LASF106
     /tmp/cc2P0pVv.s:3603   .debug_loc:00000000000003d3 .LLST3
     /tmp/cc2P0pVv.s:3912   .debug_str:0000000000000000 .LASF107
     /tmp/cc2P0pVv.s:4056   .debug_str:0000000000000451 .LASF108
     /tmp/cc2P0pVv.s:3617   .debug_loc:00000000000003f4 .LLST4
     /tmp/cc2P0pVv.s:3992   .debug_str:000000000000026b .LASF109
     /tmp/cc2P0pVv.s:230    .text.spi_disable:0000000000000000 .LFB6
     /tmp/cc2P0pVv.s:242    .text.spi_disable:000000000000000a .LFE6
     /tmp/cc2P0pVv.s:4058   .debug_str:0000000000000456 .LASF110
     /tmp/cc2P0pVv.s:211    .text.spi_enable:0000000000000000 .LFB5
     /tmp/cc2P0pVv.s:223    .text.spi_enable:000000000000000a .LFE5
     /tmp/cc2P0pVv.s:4002   .debug_str:00000000000002a9 .LASF111
     /tmp/cc2P0pVv.s:149    .text.spi_init:0000000000000000 .LFB4
     /tmp/cc2P0pVv.s:204    .text.spi_init:000000000000003e .LFE4
     /tmp/cc2P0pVv.s:4090   .debug_str:0000000000000516 .LASF112
     /tmp/cc2P0pVv.s:3624   .debug_loc:0000000000000407 .LLST2
     /tmp/cc2P0pVv.s:3988   .debug_str:000000000000024f .LASF113
     /tmp/cc2P0pVv.s:117    .text.spi_struct_para_init:0000000000000000 .LFB3
     /tmp/cc2P0pVv.s:142    .text.spi_struct_para_init:000000000000001a .LFE3
     /tmp/cc2P0pVv.s:4040   .debug_str:00000000000003b8 .LASF114
     /tmp/cc2P0pVv.s:14     .text.spi_i2s_deinit:0000000000000000 .LFB2
     /tmp/cc2P0pVv.s:110    .text.spi_i2s_deinit:000000000000007a .LFE2
     /tmp/cc2P0pVv.s:3675   .debug_loc:0000000000000462 .LLST0
     /tmp/cc2P0pVv.s:3723   .debug_loc:00000000000004d6 .LLST1
     /tmp/cc2P0pVv.s:51     .text.spi_i2s_deinit:0000000000000032 .LVL2
     /tmp/cc2P0pVv.s:65     .text.spi_i2s_deinit:0000000000000042 .LVL3
     /tmp/cc2P0pVv.s:73     .text.spi_i2s_deinit:000000000000004e .LVL5
     /tmp/cc2P0pVv.s:87     .text.spi_i2s_deinit:000000000000005e .LVL6
     /tmp/cc2P0pVv.s:95     .text.spi_i2s_deinit:000000000000006a .LVL8
     /tmp/cc2P0pVv.s:108    .text.spi_i2s_deinit:000000000000007a .LVL9
     /tmp/cc2P0pVv.s:4018   .debug_str:0000000000000326 .LASF115
     /tmp/cc2P0pVv.s:3984   .debug_str:000000000000022b .LASF116
     /tmp/cc2P0pVv.s:4104   .debug_str:000000000000055f .LASF117
     /tmp/cc2P0pVv.s:1239   .text.spi_i2s_flag_get:0000000000000000 .LVL106
     /tmp/cc2P0pVv.s:1243   .text.spi_i2s_flag_get:0000000000000002 .LVL107
     /tmp/cc2P0pVv.s:1107   .text.spi_i2s_interrupt_flag_get:0000000000000000 .LVL85
     /tmp/cc2P0pVv.s:1113   .text.spi_i2s_interrupt_flag_get:0000000000000004 .LVL86
     /tmp/cc2P0pVv.s:1120   .text.spi_i2s_interrupt_flag_get:0000000000000008 .LVL88
     /tmp/cc2P0pVv.s:1125   .text.spi_i2s_interrupt_flag_get:0000000000000016 .LVL89
     /tmp/cc2P0pVv.s:1157   .text.spi_i2s_interrupt_flag_get:0000000000000028 .LVL92
     /tmp/cc2P0pVv.s:1161   .text.spi_i2s_interrupt_flag_get:000000000000002a .LVL93
     /tmp/cc2P0pVv.s:907    .text.spi_crc_get:0000000000000000 .LVL75
     /tmp/cc2P0pVv.s:914    .text.spi_crc_get:0000000000000004 .LVL76
     /tmp/cc2P0pVv.s:919    .text.spi_crc_get:000000000000000a .LVL77
     /tmp/cc2P0pVv.s:924    .text.spi_crc_get:000000000000000c .LVL78
     /tmp/cc2P0pVv.s:826    .text.spi_crc_polynomial_get:0000000000000000 .LVL70
     /tmp/cc2P0pVv.s:830    .text.spi_crc_polynomial_get:0000000000000002 .LVL71
     /tmp/cc2P0pVv.s:770    .text.spi_bidirectional_transfer_config:0000000000000000 .LVL67
     /tmp/cc2P0pVv.s:789    .text.spi_bidirectional_transfer_config:0000000000000016 .LVL68
     /tmp/cc2P0pVv.s:750    .text.spi_i2s_data_receive:0000000000000000 .LVL65
GAS LISTING /tmp/cc2P0pVv.s 			page 52


     /tmp/cc2P0pVv.s:754    .text.spi_i2s_data_receive:0000000000000002 .LVL66
     /tmp/cc2P0pVv.s:706    .text.spi_i2s_data_frame_format_config:0000000000000000 .LVL62
     /tmp/cc2P0pVv.s:718    .text.spi_i2s_data_frame_format_config:0000000000000010 .LVL63
     /tmp/cc2P0pVv.s:299    .text.i2s_psc_config:0000000000000002 .LCFI8
     /tmp/cc2P0pVv.s:470    .text.i2s_psc_config:00000000000000ca .LCFI9
     /tmp/cc2P0pVv.s:475    .text.i2s_psc_config:00000000000000cc .LCFI10
     /tmp/cc2P0pVv.s:292    .text.i2s_psc_config:0000000000000000 .LVL23
     /tmp/cc2P0pVv.s:350    .text.i2s_psc_config:0000000000000040 .LVL26
     /tmp/cc2P0pVv.s:466    .text.i2s_psc_config:00000000000000c6 .LVL42
     /tmp/cc2P0pVv.s:473    .text.i2s_psc_config:00000000000000cc .LVL43
     /tmp/cc2P0pVv.s:381    .text.i2s_psc_config:000000000000006a .LVL31
     /tmp/cc2P0pVv.s:449    .text.i2s_psc_config:00000000000000b4 .LVL40
     /tmp/cc2P0pVv.s:461    .text.i2s_psc_config:00000000000000c0 .LVL41
     /tmp/cc2P0pVv.s:485    .text.i2s_psc_config:00000000000000d6 .LVL45
     /tmp/cc2P0pVv.s:513    .text.i2s_psc_config:00000000000000f6 .LVL51
     /tmp/cc2P0pVv.s:327    .text.i2s_psc_config:0000000000000024 .LVL24
     /tmp/cc2P0pVv.s:437    .text.i2s_psc_config:00000000000000aa .LVL39
     /tmp/cc2P0pVv.s:421    .text.i2s_psc_config:000000000000009c .LVL36
     /tmp/cc2P0pVv.s:432    .text.i2s_psc_config:00000000000000a6 .LVL38
     /tmp/cc2P0pVv.s:429    .text.i2s_psc_config:00000000000000a2 .LVL37
     /tmp/cc2P0pVv.s:332    .text.i2s_psc_config:000000000000002c .LVL25
     /tmp/cc2P0pVv.s:400    .text.i2s_psc_config:0000000000000084 .LVL33
     /tmp/cc2P0pVv.s:407    .text.i2s_psc_config:0000000000000088 .LVL34
     /tmp/cc2P0pVv.s:413    .text.i2s_psc_config:0000000000000092 .LVL35
     /tmp/cc2P0pVv.s:483    .text.i2s_psc_config:00000000000000d4 .LVL44
     /tmp/cc2P0pVv.s:497    .text.i2s_psc_config:00000000000000e4 .LVL47
     /tmp/cc2P0pVv.s:499    .text.i2s_psc_config:00000000000000e6 .LVL48
     /tmp/cc2P0pVv.s:511    .text.i2s_psc_config:00000000000000f4 .LVL50
     /tmp/cc2P0pVv.s:365    .text.i2s_psc_config:0000000000000050 .LVL28
     /tmp/cc2P0pVv.s:369    .text.i2s_psc_config:0000000000000052 .LVL29
     /tmp/cc2P0pVv.s:373    .text.i2s_psc_config:0000000000000058 .LVL30
     /tmp/cc2P0pVv.s:393    .text.i2s_psc_config:0000000000000078 .LVL32
     /tmp/cc2P0pVv.s:490    .text.i2s_psc_config:00000000000000d8 .LVL46
     /tmp/cc2P0pVv.s:504    .text.i2s_psc_config:00000000000000e8 .LVL49
     /tmp/cc2P0pVv.s:521    .text.i2s_psc_config:0000000000000102 .LVL53
     /tmp/cc2P0pVv.s:252    .text.i2s_init:0000000000000000 .LVL19
     /tmp/cc2P0pVv.s:272    .text.i2s_init:0000000000000012 .LVL21
     /tmp/cc2P0pVv.s:275    .text.i2s_init:0000000000000018 .LVL22
     /tmp/cc2P0pVv.s:152    .text.spi_init:0000000000000000 .LVL11
     /tmp/cc2P0pVv.s:167    .text.spi_init:000000000000001a .LVL12
     /tmp/cc2P0pVv.s:177    .text.spi_init:000000000000002a .LVL13
     /tmp/cc2P0pVv.s:188    .text.spi_init:000000000000002e .LVL14
     /tmp/cc2P0pVv.s:195    .text.spi_init:0000000000000032 .LVL15
     /tmp/cc2P0pVv.s:200    .text.spi_init:000000000000003c .LVL16
     /tmp/cc2P0pVv.s:22     .text.spi_i2s_deinit:0000000000000002 .LCFI0
     /tmp/cc2P0pVv.s:41     .text.spi_i2s_deinit:0000000000000024 .LCFI1
     /tmp/cc2P0pVv.s:45     .text.spi_i2s_deinit:0000000000000026 .LCFI2
     /tmp/cc2P0pVv.s:61     .text.spi_i2s_deinit:000000000000003a .LCFI3
     /tmp/cc2P0pVv.s:67     .text.spi_i2s_deinit:0000000000000042 .LCFI4
     /tmp/cc2P0pVv.s:83     .text.spi_i2s_deinit:0000000000000056 .LCFI5
     /tmp/cc2P0pVv.s:89     .text.spi_i2s_deinit:000000000000005e .LCFI6
     /tmp/cc2P0pVv.s:104    .text.spi_i2s_deinit:0000000000000072 .LCFI7
     /tmp/cc2P0pVv.s:18     .text.spi_i2s_deinit:0000000000000000 .LVL0
     /tmp/cc2P0pVv.s:49     .text.spi_i2s_deinit:000000000000002a .LVL1
     /tmp/cc2P0pVv.s:71     .text.spi_i2s_deinit:0000000000000046 .LVL4
     /tmp/cc2P0pVv.s:93     .text.spi_i2s_deinit:0000000000000062 .LVL7
     /tmp/cc2P0pVv.s:1279   .debug_info:0000000000000000 .Ldebug_info0
GAS LISTING /tmp/cc2P0pVv.s 			page 53



UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
