
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2105 day(s)
INFO: [Device 21-36] Loading parts and site information from E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/Xilinx/Waitinglist_onyu/pa.fromHdl.tcl
# create_project -name Waitinglist_onyu -dir "E:/Xilinx/Waitinglist_onyu/planAhead_run_1" -part xc3s200pq208-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "waitinglist.ucf" [current_fileset -constrset]
Adding file 'E:/Xilinx/Waitinglist_onyu/waitinglist.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {mode.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LCD_display.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {data.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clock.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {waitinglist.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top waitinglist $srcset
# add_files [list {waitinglist.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200pq208-4
Using Verific elaboration
Parsing VHDL file "E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "E:/Xilinx/Waitinglist_onyu/mode.vhd" into library work
Parsing VHDL file "E:/Xilinx/Waitinglist_onyu/LCD_display.vhd" into library work
Parsing VHDL file "E:/Xilinx/Waitinglist_onyu/data.vhd" into library work
Parsing VHDL file "E:/Xilinx/Waitinglist_onyu/clock.vhd" into library work
Parsing VHDL file "E:/Xilinx/Waitinglist_onyu/waitinglist.vhd" into library work
INFO: [Designutils 20-910] Reading macro library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/pq208/Package.xml
Loading io standards from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/pq208/SSORules.xml
Loading list of drcs for the architecture : E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [E:/Xilinx/Waitinglist_onyu/waitinglist.ucf]
Finished Parsing UCF File [E:/Xilinx/Waitinglist_onyu/waitinglist.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 24703634
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 451.160 ; gain = 51.453
update_compile_order -fileset sim_1
startgroup
set_property package_pin P18 [get_ports load_b1]
endgroup
startgroup
set_property package_pin P19 [get_ports load_b2]
endgroup
startgroup
set_property package_pin P20 [get_ports load_b3]
endgroup
startgroup
set_property package_pin P22 [get_ports {DIGIT[1]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {DIGIT[2]}]
endgroup
startgroup
set_property package_pin P26 [get_ports {DIGIT[3]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {DIGIT[4]}]
endgroup
startgroup
set_property package_pin P28 [get_ports {DIGIT[5]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {DIGIT[6]}]
endgroup
startgroup
set_property package_pin P31 [get_ports SEG_A]
endgroup
startgroup
set_property package_pin P33 [get_ports SEG_B]
endgroup
startgroup
set_property package_pin P34 [get_ports SEG_C]
endgroup
startgroup
set_property package_pin P35 [get_ports SEG_D]
endgroup
startgroup
set_property package_pin P36 [get_ports SEG_DP]
endgroup
set_property package_pin "" [get_ports [list  SEG_F]]
startgroup
set_property package_pin P37 [get_ports SEG_E]
endgroup
set_property package_pin "" [get_ports [list  SEG_F]]
startgroup
set_property package_pin P37 [get_ports SEG_E]
endgroup
set_property package_pin "" [get_ports [list  SEG_F]]
startgroup
set_property package_pin P31 [get_ports SEG_A]
endgroup
startgroup
set_property package_pin P34 [get_ports SEG_C]
endgroup
startgroup
set_property package_pin P35 [get_ports SEG_D]
endgroup
startgroup
set_property package_pin P46 [get_ports SEG_DP]
endgroup
startgroup
set_property package_pin P36 [get_ports SEG_E]
endgroup
startgroup
set_property package_pin P37 [get_ports SEG_F]
endgroup
startgroup
set_property package_pin P39 [get_ports SEG_G]
endgroup
startgroup
set_property package_pin P79 [get_ports CLK]
endgroup
startgroup
set_property package_pin P205 [get_ports FPGA_RSTB]
endgroup
startgroup
set_property package_pin P52 [get_ports LCD_EN]
endgroup
startgroup
set_property package_pin P57 [get_ports {LCD_D[0]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {LCD_D[2]}]
endgroup
set_property package_pin "" [get_ports [list  {LCD_D[1]}]]
set_property package_pin "" [get_ports [list  {LCD_D[3]}]]
startgroup
set_property package_pin P61 [get_ports {LCD_D[2]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {LCD_D[1]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {LCD_D[3]}]
endgroup
startgroup
set_property package_pin P63 [get_ports {LCD_D[4]}]
endgroup
startgroup
set_property package_pin P64 [get_ports {LCD_D[5]}]
endgroup
startgroup
set_property package_pin P65 [get_ports {LCD_D[6]}]
endgroup
startgroup
set_property package_pin P67 [get_ports {LCD_D[7]}]
endgroup
startgroup
set_property package_pin P50 [get_ports {LCD_A[0]}]
endgroup
startgroup
set_property package_pin P51 [get_ports {LCD_A[1]}]
endgroup
set_property package_pin "" [get_ports [list  {number[0]}]]
set_property package_pin "" [get_ports [list  {number[1]}]]
startgroup
set_property package_pin P16 [get_ports {number[0]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {number[1]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {number[2]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {number[3]}]
endgroup
set_property package_pin "" [get_ports [list  load_s1]]
set_property package_pin "" [get_ports [list  load_s2]]
set_property package_pin "" [get_ports [list  load_s1]]
startgroup
set_property package_pin P102 [get_ports load_b1]
endgroup
startgroup
set_property package_pin P101 [get_ports load_b2]
endgroup
startgroup
set_property package_pin P100 [get_ports load_b3]
endgroup
startgroup
set_property package_pin P18 [get_ports load_s1]
endgroup
startgroup
set_property package_pin P19 [get_ports load_s2]
endgroup
startgroup
set_property package_pin P20 [get_ports load_s3]
endgroup
startgroup
set_property package_pin P52 [get_ports LCD_EN]
endgroup
save_constraints
