{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 19:56:12 2019 " "Info: Processing started: Thu Nov 21 19:56:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_ALU -c zjw_ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_ALU -c zjw_ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[1\] " "Warning: Node \"sum\[1\]\" is a latch" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[2\] " "Warning: Node \"sum\[2\]\" is a latch" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[8\] " "Warning: Node \"sum\[8\]\" is a latch" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[3\] " "Warning: Node \"sum\[3\]\" is a latch" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[7\] " "Warning: Node \"sum\[7\]\" is a latch" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[5\] " "Warning: Node \"sum\[5\]\" is a latch" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[4\] " "Warning: Node \"sum\[4\]\" is a latch" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[6\] " "Warning: Node \"sum\[6\]\" is a latch" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[0\] " "Warning: Node \"sum\[0\]\" is a latch" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M " "Info: Assuming node \"M\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[0\] " "Info: Assuming node \"S\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "sum\[8\]~11 " "Info: Detected gated clock \"sum\[8\]~11\" as buffer" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "sum\[8\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~0 " "Info: Detected gated clock \"Equal2~0\" as buffer" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sum\[7\] R2\[4\] M 2.604 ns register " "Info: tsu for register \"sum\[7\]\" (data pin = \"R2\[4\]\", clock pin = \"M\") is 2.604 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.491 ns + Longest pin register " "Info: + Longest pin to register delay is 11.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns R2\[4\] 1 PIN PIN_C17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_C17; Fanout = 4; PIN Node = 'R2\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[4] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.019 ns) + CELL(0.718 ns) 9.212 ns lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT 2 COMB LC_X68_Y19_N4 4 " "Info: 2: + IC(7.019 ns) + CELL(0.718 ns) = 9.212 ns; Loc. = LC_X68_Y19_N4; Fanout = 4; COMB Node = 'lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.737 ns" { R2[4] lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "b:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 9.833 ns lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[7\] 3 COMB LC_X68_Y19_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.621 ns) = 9.833 ns; Loc. = LC_X68_Y19_N7; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[7] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "b:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.442 ns) 11.491 ns sum\[7\] 4 REG LC_X67_Y21_N7 2 " "Info: 4: + IC(1.216 ns) + CELL(0.442 ns) = 11.491 ns; Loc. = LC_X67_Y21_N7; Fanout = 2; REG Node = 'sum\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[7] sum[7] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 28.34 % ) " "Info: Total cell delay = 3.256 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.235 ns ( 71.66 % ) " "Info: Total interconnect delay = 8.235 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "11.491 ns" { R2[4] lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[7] sum[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "11.491 ns" { R2[4] {} R2[4]~out0 {} lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT {} lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[7] {} sum[7] {} } { 0.000ns 0.000ns 7.019ns 0.000ns 1.216ns } { 0.000ns 1.475ns 0.718ns 0.621ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.333 ns + " "Info: + Micro setup delay of destination is 1.333 ns" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 10.220 ns - Shortest register " "Info: - Shortest clock path from clock \"M\" to destination register is 10.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns M 1 CLK PIN_Y8 14 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_Y8; Fanout = 14; CLK Node = 'M'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.587 ns) + CELL(0.114 ns) 4.176 ns sum\[8\]~11 2 COMB LC_X23_Y16_N4 9 " "Info: 2: + IC(2.587 ns) + CELL(0.114 ns) = 4.176 ns; Loc. = LC_X23_Y16_N4; Fanout = 9; COMB Node = 'sum\[8\]~11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { M sum[8]~11 } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.752 ns) + CELL(0.292 ns) 10.220 ns sum\[7\] 3 REG LC_X67_Y21_N7 2 " "Info: 3: + IC(5.752 ns) + CELL(0.292 ns) = 10.220 ns; Loc. = LC_X67_Y21_N7; Fanout = 2; REG Node = 'sum\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.044 ns" { sum[8]~11 sum[7] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 18.41 % ) " "Info: Total cell delay = 1.881 ns ( 18.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.339 ns ( 81.59 % ) " "Info: Total interconnect delay = 8.339 ns ( 81.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.220 ns" { M sum[8]~11 sum[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "10.220 ns" { M {} M~out0 {} sum[8]~11 {} sum[7] {} } { 0.000ns 0.000ns 2.587ns 5.752ns } { 0.000ns 1.475ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "11.491 ns" { R2[4] lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[7] sum[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "11.491 ns" { R2[4] {} R2[4]~out0 {} lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT {} lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[7] {} sum[7] {} } { 0.000ns 0.000ns 7.019ns 0.000ns 1.216ns } { 0.000ns 1.475ns 0.718ns 0.621ns 0.442ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.220 ns" { M sum[8]~11 sum[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "10.220 ns" { M {} M~out0 {} sum[8]~11 {} sum[7] {} } { 0.000ns 0.000ns 2.587ns 5.752ns } { 0.000ns 1.475ns 0.114ns 0.292ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[2\] Z sum\[2\] 21.361 ns register " "Info: tco from clock \"S\[2\]\" to destination pin \"Z\" through register \"sum\[2\]\" is 21.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] source 14.299 ns + Longest register " "Info: + Longest clock path from clock \"S\[2\]\" to source register is 14.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S\[2\] 1 CLK PIN_K19 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K19; Fanout = 7; CLK Node = 'S\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.114 ns) 2.932 ns Equal1~0 2 COMB LC_X68_Y20_N6 25 " "Info: 2: + IC(1.349 ns) + CELL(0.114 ns) = 2.932 ns; Loc. = LC_X68_Y20_N6; Fanout = 25; COMB Node = 'Equal1~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { S[2] Equal1~0 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.939 ns) + CELL(0.590 ns) 8.461 ns sum\[8\]~11 3 COMB LC_X23_Y16_N4 9 " "Info: 3: + IC(4.939 ns) + CELL(0.590 ns) = 8.461 ns; Loc. = LC_X23_Y16_N4; Fanout = 9; COMB Node = 'sum\[8\]~11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { Equal1~0 sum[8]~11 } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.724 ns) + CELL(0.114 ns) 14.299 ns sum\[2\] 4 REG LC_X67_Y19_N5 2 " "Info: 4: + IC(5.724 ns) + CELL(0.114 ns) = 14.299 ns; Loc. = LC_X67_Y19_N5; Fanout = 2; REG Node = 'sum\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { sum[8]~11 sum[2] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 15.99 % ) " "Info: Total cell delay = 2.287 ns ( 15.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.012 ns ( 84.01 % ) " "Info: Total interconnect delay = 12.012 ns ( 84.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "14.299 ns" { S[2] Equal1~0 sum[8]~11 sum[2] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "14.299 ns" { S[2] {} S[2]~out0 {} Equal1~0 {} sum[8]~11 {} sum[2] {} } { 0.000ns 0.000ns 1.349ns 4.939ns 5.724ns } { 0.000ns 1.469ns 0.114ns 0.590ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.062 ns + Longest register pin " "Info: + Longest register to pin delay is 7.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sum\[2\] 1 REG LC_X67_Y19_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X67_Y19_N5; Fanout = 2; REG Node = 'sum\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sum[2] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.442 ns) 1.625 ns Equal0~0 2 COMB LC_X67_Y20_N1 1 " "Info: 2: + IC(1.183 ns) + CELL(0.442 ns) = 1.625 ns; Loc. = LC_X67_Y20_N1; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { sum[2] Equal0~0 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.292 ns) 3.133 ns Equal0~2 3 COMB LC_X66_Y21_N2 1 " "Info: 3: + IC(1.216 ns) + CELL(0.292 ns) = 3.133 ns; Loc. = LC_X66_Y21_N2; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(2.124 ns) 7.062 ns Z 4 PIN PIN_H15 0 " "Info: 4: + IC(1.805 ns) + CELL(2.124 ns) = 7.062 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'Z'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.929 ns" { Equal0~2 Z } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.858 ns ( 40.47 % ) " "Info: Total cell delay = 2.858 ns ( 40.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.204 ns ( 59.53 % ) " "Info: Total interconnect delay = 4.204 ns ( 59.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.062 ns" { sum[2] Equal0~0 Equal0~2 Z } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.062 ns" { sum[2] {} Equal0~0 {} Equal0~2 {} Z {} } { 0.000ns 1.183ns 1.216ns 1.805ns } { 0.000ns 0.442ns 0.292ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "14.299 ns" { S[2] Equal1~0 sum[8]~11 sum[2] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "14.299 ns" { S[2] {} S[2]~out0 {} Equal1~0 {} sum[8]~11 {} sum[2] {} } { 0.000ns 0.000ns 1.349ns 4.939ns 5.724ns } { 0.000ns 1.469ns 0.114ns 0.590ns 0.114ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.062 ns" { sum[2] Equal0~0 Equal0~2 Z } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.062 ns" { sum[2] {} Equal0~0 {} Equal0~2 {} Z {} } { 0.000ns 1.183ns 1.216ns 1.805ns } { 0.000ns 0.442ns 0.292ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[2\] Rlout\[7\] 24.054 ns Longest " "Info: Longest tpd from source pin \"S\[2\]\" to destination pin \"Rlout\[7\]\" is 24.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S\[2\] 1 CLK PIN_K19 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K19; Fanout = 7; CLK Node = 'S\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.228 ns) + CELL(0.292 ns) 6.989 ns process_0~0 2 COMB LC_X68_Y20_N0 1 " "Info: 2: + IC(5.228 ns) + CELL(0.292 ns) = 6.989 ns; Loc. = LC_X68_Y20_N0; Fanout = 1; COMB Node = 'process_0~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.520 ns" { S[2] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.914 ns) + CELL(0.590 ns) 12.493 ns Rlout\[0\]~62 3 COMB LC_X23_Y16_N2 16 " "Info: 3: + IC(4.914 ns) + CELL(0.590 ns) = 12.493 ns; Loc. = LC_X23_Y16_N2; Fanout = 16; COMB Node = 'Rlout\[0\]~62'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.504 ns" { process_0~0 Rlout[0]~62 } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.416 ns) + CELL(0.442 ns) 18.351 ns Rlout\[7\]~96 4 COMB LC_X67_Y21_N1 1 " "Info: 4: + IC(5.416 ns) + CELL(0.442 ns) = 18.351 ns; Loc. = LC_X67_Y21_N1; Fanout = 1; COMB Node = 'Rlout\[7\]~96'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { Rlout[0]~62 Rlout[7]~96 } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.590 ns) 20.140 ns Rlout\[7\]~99 5 COMB LC_X67_Y22_N2 1 " "Info: 5: + IC(1.199 ns) + CELL(0.590 ns) = 20.140 ns; Loc. = LC_X67_Y22_N2; Fanout = 1; COMB Node = 'Rlout\[7\]~99'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { Rlout[7]~96 Rlout[7]~99 } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(2.124 ns) 24.054 ns Rlout\[7\] 6 PIN PIN_H19 0 " "Info: 6: + IC(1.790 ns) + CELL(2.124 ns) = 24.054 ns; Loc. = PIN_H19; Fanout = 0; PIN Node = 'Rlout\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.914 ns" { Rlout[7]~99 Rlout[7] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.507 ns ( 22.89 % ) " "Info: Total cell delay = 5.507 ns ( 22.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.547 ns ( 77.11 % ) " "Info: Total interconnect delay = 18.547 ns ( 77.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "24.054 ns" { S[2] process_0~0 Rlout[0]~62 Rlout[7]~96 Rlout[7]~99 Rlout[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "24.054 ns" { S[2] {} S[2]~out0 {} process_0~0 {} Rlout[0]~62 {} Rlout[7]~96 {} Rlout[7]~99 {} Rlout[7] {} } { 0.000ns 0.000ns 5.228ns 4.914ns 5.416ns 1.199ns 1.790ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sum\[8\] S\[1\] S\[2\] 8.527 ns register " "Info: th for register \"sum\[8\]\" (data pin = \"S\[1\]\", clock pin = \"S\[2\]\") is 8.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] destination 14.266 ns + Longest register " "Info: + Longest clock path from clock \"S\[2\]\" to destination register is 14.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S\[2\] 1 CLK PIN_K19 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K19; Fanout = 7; CLK Node = 'S\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.114 ns) 2.932 ns Equal1~0 2 COMB LC_X68_Y20_N6 25 " "Info: 2: + IC(1.349 ns) + CELL(0.114 ns) = 2.932 ns; Loc. = LC_X68_Y20_N6; Fanout = 25; COMB Node = 'Equal1~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { S[2] Equal1~0 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.939 ns) + CELL(0.590 ns) 8.461 ns sum\[8\]~11 3 COMB LC_X23_Y16_N4 9 " "Info: 3: + IC(4.939 ns) + CELL(0.590 ns) = 8.461 ns; Loc. = LC_X23_Y16_N4; Fanout = 9; COMB Node = 'sum\[8\]~11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { Equal1~0 sum[8]~11 } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.691 ns) + CELL(0.114 ns) 14.266 ns sum\[8\] 4 REG LC_X68_Y19_N9 2 " "Info: 4: + IC(5.691 ns) + CELL(0.114 ns) = 14.266 ns; Loc. = LC_X68_Y19_N9; Fanout = 2; REG Node = 'sum\[8\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { sum[8]~11 sum[8] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 16.03 % ) " "Info: Total cell delay = 2.287 ns ( 16.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.979 ns ( 83.97 % ) " "Info: Total interconnect delay = 11.979 ns ( 83.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "14.266 ns" { S[2] Equal1~0 sum[8]~11 sum[8] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "14.266 ns" { S[2] {} S[2]~out0 {} Equal1~0 {} sum[8]~11 {} sum[8] {} } { 0.000ns 0.000ns 1.349ns 4.939ns 5.691ns } { 0.000ns 1.469ns 0.114ns 0.590ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.739 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S\[1\] 1 CLK PIN_K15 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K15; Fanout = 8; CLK Node = 'S\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.292 ns) 2.577 ns Equal1~0 2 COMB LC_X68_Y20_N6 25 " "Info: 2: + IC(0.816 ns) + CELL(0.292 ns) = 2.577 ns; Loc. = LC_X68_Y20_N6; Fanout = 25; COMB Node = 'Equal1~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { S[1] Equal1~0 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(1.157 ns) 4.890 ns lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[8\] 3 COMB LC_X68_Y19_N8 1 " "Info: 3: + IC(1.156 ns) + CELL(1.157 ns) = 4.890 ns; Loc. = LC_X68_Y19_N8; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[8\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Equal1~0 lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[8] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "b:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.442 ns) 5.739 ns sum\[8\] 4 REG LC_X68_Y19_N9 2 " "Info: 4: + IC(0.407 ns) + CELL(0.442 ns) = 5.739 ns; Loc. = LC_X68_Y19_N9; Fanout = 2; REG Node = 'sum\[8\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[8] sum[8] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.360 ns ( 58.55 % ) " "Info: Total cell delay = 3.360 ns ( 58.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.379 ns ( 41.45 % ) " "Info: Total interconnect delay = 2.379 ns ( 41.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { S[1] Equal1~0 lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[8] sum[8] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.739 ns" { S[1] {} S[1]~out0 {} Equal1~0 {} lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[8] {} sum[8] {} } { 0.000ns 0.000ns 0.816ns 1.156ns 0.407ns } { 0.000ns 1.469ns 0.292ns 1.157ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "14.266 ns" { S[2] Equal1~0 sum[8]~11 sum[8] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "14.266 ns" { S[2] {} S[2]~out0 {} Equal1~0 {} sum[8]~11 {} sum[8] {} } { 0.000ns 0.000ns 1.349ns 4.939ns 5.691ns } { 0.000ns 1.469ns 0.114ns 0.590ns 0.114ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { S[1] Equal1~0 lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[8] sum[8] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.739 ns" { S[1] {} S[1]~out0 {} Equal1~0 {} lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[8] {} sum[8] {} } { 0.000ns 0.000ns 0.816ns 1.156ns 0.407ns } { 0.000ns 1.469ns 0.292ns 1.157ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 19:56:13 2019 " "Info: Processing ended: Thu Nov 21 19:56:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
