.include "macros.inc"


.section .text, "ax"  # 0x800055E0 - 0x802C0EE0

.global effCloudDisp
effCloudDisp:
/* 801AF5A4 001AC5A4  94 21 FE 70 */	stwu r1, -0x190(r1)
/* 801AF5A8 001AC5A8  7C 08 02 A6 */	mflr r0
/* 801AF5AC 001AC5AC  90 01 01 94 */	stw r0, 0x194(r1)
/* 801AF5B0 001AC5B0  DB E1 01 80 */	stfd f31, 0x180(r1)
/* 801AF5B4 001AC5B4  F3 E1 01 88 */	psq_st f31, 392(r1), 0, qr0
/* 801AF5B8 001AC5B8  DB C1 01 70 */	stfd f30, 0x170(r1)
/* 801AF5BC 001AC5BC  F3 C1 01 78 */	psq_st f30, 376(r1), 0, qr0
/* 801AF5C0 001AC5C0  DB A1 01 60 */	stfd f29, 0x160(r1)
/* 801AF5C4 001AC5C4  F3 A1 01 68 */	psq_st f29, 360(r1), 0, qr0
/* 801AF5C8 001AC5C8  DB 81 01 50 */	stfd f28, 0x150(r1)
/* 801AF5CC 001AC5CC  F3 81 01 58 */	psq_st f28, 344(r1), 0, qr0
/* 801AF5D0 001AC5D0  DB 61 01 40 */	stfd f27, 0x140(r1)
/* 801AF5D4 001AC5D4  F3 61 01 48 */	psq_st f27, 328(r1), 0, qr0
/* 801AF5D8 001AC5D8  DB 41 01 30 */	stfd f26, 0x130(r1)
/* 801AF5DC 001AC5DC  F3 41 01 38 */	psq_st f26, 312(r1), 0, qr0
/* 801AF5E0 001AC5E0  DB 21 01 20 */	stfd f25, 0x120(r1)
/* 801AF5E4 001AC5E4  F3 21 01 28 */	psq_st f25, 296(r1), 0, qr0
/* 801AF5E8 001AC5E8  DB 01 01 10 */	stfd f24, 0x110(r1)
/* 801AF5EC 001AC5EC  F3 01 01 18 */	psq_st f24, 280(r1), 0, qr0
/* 801AF5F0 001AC5F0  DA E1 01 00 */	stfd f23, 0x100(r1)
/* 801AF5F4 001AC5F4  F2 E1 01 08 */	psq_st f23, 264(r1), 0, qr0
/* 801AF5F8 001AC5F8  DA C1 00 F0 */	stfd f22, 0xf0(r1)
/* 801AF5FC 001AC5FC  F2 C1 00 F8 */	psq_st f22, 248(r1), 0, qr0
/* 801AF600 001AC600  DA A1 00 E0 */	stfd f21, 0xe0(r1)
/* 801AF604 001AC604  F2 A1 00 E8 */	psq_st f21, 232(r1), 0, qr0
/* 801AF608 001AC608  BD E1 00 9C */	stmw r15, 0x9c(r1)
/* 801AF60C 001AC60C  7C 8F 23 78 */	mr r15, r4
/* 801AF610 001AC610  4B E5 FB 41 */	bl camGetPtr
/* 801AF614 001AC614  83 0F 00 0C */	lwz r24, 0xc(r15)
/* 801AF618 001AC618  7C 6F 1B 78 */	mr r15, r3
/* 801AF61C 001AC61C  38 60 00 01 */	li r3, 1
/* 801AF620 001AC620  82 F8 00 14 */	lwz r23, 0x14(r24)
/* 801AF624 001AC624  82 18 00 24 */	lwz r16, 0x24(r24)
/* 801AF628 001AC628  82 D8 00 00 */	lwz r22, 0(r24)
/* 801AF62C 001AC62C  C3 78 00 34 */	lfs f27, 0x34(r24)
/* 801AF630 001AC630  48 10 1B 09 */	bl GXSetNumChans
/* 801AF634 001AC634  38 60 00 04 */	li r3, 4
/* 801AF638 001AC638  38 80 00 00 */	li r4, 0
/* 801AF63C 001AC63C  38 A0 00 00 */	li r5, 0
/* 801AF640 001AC640  38 C0 00 01 */	li r6, 1
/* 801AF644 001AC644  38 E0 00 00 */	li r7, 0
/* 801AF648 001AC648  39 00 00 00 */	li r8, 0
/* 801AF64C 001AC64C  39 20 00 02 */	li r9, 2
/* 801AF650 001AC650  48 10 1B 25 */	bl GXSetChanCtrl
/* 801AF654 001AC654  2C 16 00 02 */	cmpwi r22, 2
/* 801AF658 001AC658  41 80 01 08 */	blt lbl_801AF760
/* 801AF65C 001AC65C  38 60 00 02 */	li r3, 2
/* 801AF660 001AC660  48 10 3B 69 */	bl GXSetNumTevStages
/* 801AF664 001AC664  38 60 00 00 */	li r3, 0
/* 801AF668 001AC668  38 80 00 00 */	li r4, 0
/* 801AF66C 001AC66C  38 A0 00 00 */	li r5, 0
/* 801AF670 001AC670  38 C0 00 04 */	li r6, 4
/* 801AF674 001AC674  48 10 39 B9 */	bl GXSetTevOrder
/* 801AF678 001AC678  38 60 00 00 */	li r3, 0
/* 801AF67C 001AC67C  38 80 00 00 */	li r4, 0
/* 801AF680 001AC680  38 A0 00 00 */	li r5, 0
/* 801AF684 001AC684  38 C0 00 00 */	li r6, 0
/* 801AF688 001AC688  38 E0 00 01 */	li r7, 1
/* 801AF68C 001AC68C  39 00 00 00 */	li r8, 0
/* 801AF690 001AC690  48 10 35 55 */	bl GXSetTevColorOp
/* 801AF694 001AC694  38 60 00 00 */	li r3, 0
/* 801AF698 001AC698  38 80 00 00 */	li r4, 0
/* 801AF69C 001AC69C  38 A0 00 00 */	li r5, 0
/* 801AF6A0 001AC6A0  38 C0 00 00 */	li r6, 0
/* 801AF6A4 001AC6A4  38 E0 00 01 */	li r7, 1
/* 801AF6A8 001AC6A8  39 00 00 00 */	li r8, 0
/* 801AF6AC 001AC6AC  48 10 35 A1 */	bl GXSetTevAlphaOp
/* 801AF6B0 001AC6B0  38 60 00 00 */	li r3, 0
/* 801AF6B4 001AC6B4  38 80 00 04 */	li r4, 4
/* 801AF6B8 001AC6B8  38 A0 00 0A */	li r5, 0xa
/* 801AF6BC 001AC6BC  38 C0 00 08 */	li r6, 8
/* 801AF6C0 001AC6C0  38 E0 00 0F */	li r7, 0xf
/* 801AF6C4 001AC6C4  48 10 34 99 */	bl GXSetTevColorIn
/* 801AF6C8 001AC6C8  38 60 00 00 */	li r3, 0
/* 801AF6CC 001AC6CC  38 80 00 07 */	li r4, 7
/* 801AF6D0 001AC6D0  38 A0 00 05 */	li r5, 5
/* 801AF6D4 001AC6D4  38 C0 00 04 */	li r6, 4
/* 801AF6D8 001AC6D8  38 E0 00 07 */	li r7, 7
/* 801AF6DC 001AC6DC  48 10 34 C5 */	bl GXSetTevAlphaIn
/* 801AF6E0 001AC6E0  38 60 00 01 */	li r3, 1
/* 801AF6E4 001AC6E4  38 80 00 FF */	li r4, 0xff
/* 801AF6E8 001AC6E8  38 A0 00 FF */	li r5, 0xff
/* 801AF6EC 001AC6EC  38 C0 00 FF */	li r6, 0xff
/* 801AF6F0 001AC6F0  48 10 39 3D */	bl GXSetTevOrder
/* 801AF6F4 001AC6F4  38 60 00 01 */	li r3, 1
/* 801AF6F8 001AC6F8  38 80 00 00 */	li r4, 0
/* 801AF6FC 001AC6FC  38 A0 00 00 */	li r5, 0
/* 801AF700 001AC700  38 C0 00 00 */	li r6, 0
/* 801AF704 001AC704  38 E0 00 01 */	li r7, 1
/* 801AF708 001AC708  39 00 00 00 */	li r8, 0
/* 801AF70C 001AC70C  48 10 34 D9 */	bl GXSetTevColorOp
/* 801AF710 001AC710  38 60 00 01 */	li r3, 1
/* 801AF714 001AC714  38 80 00 00 */	li r4, 0
/* 801AF718 001AC718  38 A0 00 00 */	li r5, 0
/* 801AF71C 001AC71C  38 C0 00 00 */	li r6, 0
/* 801AF720 001AC720  38 E0 00 01 */	li r7, 1
/* 801AF724 001AC724  39 00 00 00 */	li r8, 0
/* 801AF728 001AC728  48 10 35 25 */	bl GXSetTevAlphaOp
/* 801AF72C 001AC72C  38 60 00 01 */	li r3, 1
/* 801AF730 001AC730  38 80 00 0F */	li r4, 0xf
/* 801AF734 001AC734  38 A0 00 0F */	li r5, 0xf
/* 801AF738 001AC738  38 C0 00 0F */	li r6, 0xf
/* 801AF73C 001AC73C  38 E0 00 00 */	li r7, 0
/* 801AF740 001AC740  48 10 34 1D */	bl GXSetTevColorIn
/* 801AF744 001AC744  38 60 00 01 */	li r3, 1
/* 801AF748 001AC748  38 80 00 07 */	li r4, 7
/* 801AF74C 001AC74C  38 A0 00 00 */	li r5, 0
/* 801AF750 001AC750  38 C0 00 01 */	li r6, 1
/* 801AF754 001AC754  38 E0 00 07 */	li r7, 7
/* 801AF758 001AC758  48 10 34 49 */	bl GXSetTevAlphaIn
/* 801AF75C 001AC75C  48 00 01 04 */	b lbl_801AF860
lbl_801AF760:
/* 801AF760 001AC760  38 60 00 02 */	li r3, 2
/* 801AF764 001AC764  48 10 3A 65 */	bl GXSetNumTevStages
/* 801AF768 001AC768  38 60 00 00 */	li r3, 0
/* 801AF76C 001AC76C  38 80 00 00 */	li r4, 0
/* 801AF770 001AC770  38 A0 00 00 */	li r5, 0
/* 801AF774 001AC774  38 C0 00 04 */	li r6, 4
/* 801AF778 001AC778  48 10 38 B5 */	bl GXSetTevOrder
/* 801AF77C 001AC77C  38 60 00 00 */	li r3, 0
/* 801AF780 001AC780  38 80 00 00 */	li r4, 0
/* 801AF784 001AC784  38 A0 00 00 */	li r5, 0
/* 801AF788 001AC788  38 C0 00 00 */	li r6, 0
/* 801AF78C 001AC78C  38 E0 00 01 */	li r7, 1
/* 801AF790 001AC790  39 00 00 00 */	li r8, 0
/* 801AF794 001AC794  48 10 34 51 */	bl GXSetTevColorOp
/* 801AF798 001AC798  38 60 00 00 */	li r3, 0
/* 801AF79C 001AC79C  38 80 00 00 */	li r4, 0
/* 801AF7A0 001AC7A0  38 A0 00 00 */	li r5, 0
/* 801AF7A4 001AC7A4  38 C0 00 00 */	li r6, 0
/* 801AF7A8 001AC7A8  38 E0 00 01 */	li r7, 1
/* 801AF7AC 001AC7AC  39 00 00 00 */	li r8, 0
/* 801AF7B0 001AC7B0  48 10 34 9D */	bl GXSetTevAlphaOp
/* 801AF7B4 001AC7B4  38 60 00 00 */	li r3, 0
/* 801AF7B8 001AC7B8  38 80 00 04 */	li r4, 4
/* 801AF7BC 001AC7BC  38 A0 00 02 */	li r5, 2
/* 801AF7C0 001AC7C0  38 C0 00 08 */	li r6, 8
/* 801AF7C4 001AC7C4  38 E0 00 0F */	li r7, 0xf
/* 801AF7C8 001AC7C8  48 10 33 95 */	bl GXSetTevColorIn
/* 801AF7CC 001AC7CC  38 60 00 00 */	li r3, 0
/* 801AF7D0 001AC7D0  38 80 00 07 */	li r4, 7
/* 801AF7D4 001AC7D4  38 A0 00 05 */	li r5, 5
/* 801AF7D8 001AC7D8  38 C0 00 04 */	li r6, 4
/* 801AF7DC 001AC7DC  38 E0 00 07 */	li r7, 7
/* 801AF7E0 001AC7E0  48 10 33 C1 */	bl GXSetTevAlphaIn
/* 801AF7E4 001AC7E4  38 60 00 01 */	li r3, 1
/* 801AF7E8 001AC7E8  38 80 00 FF */	li r4, 0xff
/* 801AF7EC 001AC7EC  38 A0 00 FF */	li r5, 0xff
/* 801AF7F0 001AC7F0  38 C0 00 FF */	li r6, 0xff
/* 801AF7F4 001AC7F4  48 10 38 39 */	bl GXSetTevOrder
/* 801AF7F8 001AC7F8  38 60 00 01 */	li r3, 1
/* 801AF7FC 001AC7FC  38 80 00 00 */	li r4, 0
/* 801AF800 001AC800  38 A0 00 00 */	li r5, 0
/* 801AF804 001AC804  38 C0 00 00 */	li r6, 0
/* 801AF808 001AC808  38 E0 00 01 */	li r7, 1
/* 801AF80C 001AC80C  39 00 00 00 */	li r8, 0
/* 801AF810 001AC810  48 10 33 D5 */	bl GXSetTevColorOp
/* 801AF814 001AC814  38 60 00 01 */	li r3, 1
/* 801AF818 001AC818  38 80 00 00 */	li r4, 0
/* 801AF81C 001AC81C  38 A0 00 00 */	li r5, 0
/* 801AF820 001AC820  38 C0 00 00 */	li r6, 0
/* 801AF824 001AC824  38 E0 00 01 */	li r7, 1
/* 801AF828 001AC828  39 00 00 00 */	li r8, 0
/* 801AF82C 001AC82C  48 10 34 21 */	bl GXSetTevAlphaOp
/* 801AF830 001AC830  38 60 00 01 */	li r3, 1
/* 801AF834 001AC834  38 80 00 0F */	li r4, 0xf
/* 801AF838 001AC838  38 A0 00 0F */	li r5, 0xf
/* 801AF83C 001AC83C  38 C0 00 0F */	li r6, 0xf
/* 801AF840 001AC840  38 E0 00 00 */	li r7, 0
/* 801AF844 001AC844  48 10 33 19 */	bl GXSetTevColorIn
/* 801AF848 001AC848  38 60 00 01 */	li r3, 1
/* 801AF84C 001AC84C  38 80 00 07 */	li r4, 7
/* 801AF850 001AC850  38 A0 00 00 */	li r5, 0
/* 801AF854 001AC854  38 C0 00 01 */	li r6, 1
/* 801AF858 001AC858  38 E0 00 07 */	li r7, 7
/* 801AF85C 001AC85C  48 10 33 45 */	bl GXSetTevAlphaIn
lbl_801AF860:
/* 801AF860 001AC860  38 60 00 01 */	li r3, 1
/* 801AF864 001AC864  48 0F FA 1D */	bl GXSetNumTexGens
/* 801AF868 001AC868  38 60 00 00 */	li r3, 0
/* 801AF86C 001AC86C  38 80 00 01 */	li r4, 1
/* 801AF870 001AC870  38 A0 00 04 */	li r5, 4
/* 801AF874 001AC874  38 C0 00 1E */	li r6, 0x1e
/* 801AF878 001AC878  38 E0 00 00 */	li r7, 0
/* 801AF87C 001AC87C  39 00 00 7D */	li r8, 0x7d
/* 801AF880 001AC880  48 0F F7 81 */	bl GXSetTexCoordGen2
/* 801AF884 001AC884  C0 22 D8 18 */	lfs f1, lbl_8041EB98-_SDA2_BASE_(r2)
/* 801AF888 001AC888  38 61 00 38 */	addi r3, r1, 0x38
/* 801AF88C 001AC88C  C0 42 D8 1C */	lfs f2, lbl_8041EB9C-_SDA2_BASE_(r2)
/* 801AF890 001AC890  C0 62 D8 20 */	lfs f3, lbl_8041EBA0-_SDA2_BASE_(r2)
/* 801AF894 001AC894  48 0E 8C 19 */	bl PSMTXScale
/* 801AF898 001AC898  38 61 00 38 */	addi r3, r1, 0x38
/* 801AF89C 001AC89C  38 80 00 1E */	li r4, 0x1e
/* 801AF8A0 001AC8A0  38 A0 00 01 */	li r5, 1
/* 801AF8A4 001AC8A4  48 10 4D 29 */	bl GXLoadTexMtxImm
/* 801AF8A8 001AC8A8  38 81 00 18 */	addi r4, r1, 0x18
/* 801AF8AC 001AC8AC  38 60 00 83 */	li r3, 0x83
/* 801AF8B0 001AC8B0  48 02 1F 95 */	bl effGetTexObjN64
/* 801AF8B4 001AC8B4  38 61 00 18 */	addi r3, r1, 0x18
/* 801AF8B8 001AC8B8  38 80 00 00 */	li r4, 0
/* 801AF8BC 001AC8BC  48 10 21 C1 */	bl GXLoadTexObj
/* 801AF8C0 001AC8C0  80 02 1D 40 */	lwz r0, lbl_804230C0-_SDA2_BASE_(r2)
/* 801AF8C4 001AC8C4  38 81 00 14 */	addi r4, r1, 0x14
/* 801AF8C8 001AC8C8  80 D8 00 18 */	lwz r6, 0x18(r24)
/* 801AF8CC 001AC8CC  38 60 00 01 */	li r3, 1
/* 801AF8D0 001AC8D0  90 01 00 10 */	stw r0, 0x10(r1)
/* 801AF8D4 001AC8D4  80 B8 00 1C */	lwz r5, 0x1c(r24)
/* 801AF8D8 001AC8D8  80 18 00 20 */	lwz r0, 0x20(r24)
/* 801AF8DC 001AC8DC  98 C1 00 10 */	stb r6, 0x10(r1)
/* 801AF8E0 001AC8E0  98 A1 00 11 */	stb r5, 0x11(r1)
/* 801AF8E4 001AC8E4  98 01 00 12 */	stb r0, 0x12(r1)
/* 801AF8E8 001AC8E8  9A 01 00 13 */	stb r16, 0x13(r1)
/* 801AF8EC 001AC8EC  80 01 00 10 */	lwz r0, 0x10(r1)
/* 801AF8F0 001AC8F0  90 01 00 14 */	stw r0, 0x14(r1)
/* 801AF8F4 001AC8F4  48 10 33 C1 */	bl GXSetTevColor
/* 801AF8F8 001AC8F8  80 02 1D 44 */	lwz r0, lbl_804230C4-_SDA2_BASE_(r2)
/* 801AF8FC 001AC8FC  38 81 00 0C */	addi r4, r1, 0xc
/* 801AF900 001AC900  80 D8 00 28 */	lwz r6, 0x28(r24)
/* 801AF904 001AC904  38 60 00 02 */	li r3, 2
/* 801AF908 001AC908  90 01 00 08 */	stw r0, 8(r1)
/* 801AF90C 001AC90C  80 B8 00 2C */	lwz r5, 0x2c(r24)
/* 801AF910 001AC910  80 18 00 30 */	lwz r0, 0x30(r24)
/* 801AF914 001AC914  98 C1 00 08 */	stb r6, 8(r1)
/* 801AF918 001AC918  98 A1 00 09 */	stb r5, 9(r1)
/* 801AF91C 001AC91C  98 01 00 0A */	stb r0, 0xa(r1)
/* 801AF920 001AC920  80 01 00 08 */	lwz r0, 8(r1)
/* 801AF924 001AC924  90 01 00 0C */	stw r0, 0xc(r1)
/* 801AF928 001AC928  48 10 33 8D */	bl GXSetTevColor
/* 801AF92C 001AC92C  38 6F 01 1C */	addi r3, r15, 0x11c
/* 801AF930 001AC930  38 80 00 00 */	li r4, 0
/* 801AF934 001AC934  48 10 4B C5 */	bl GXLoadPosMtxImm
/* 801AF938 001AC938  38 60 00 00 */	li r3, 0
/* 801AF93C 001AC93C  48 10 4C 5D */	bl GXSetCurrentMtx
/* 801AF940 001AC940  38 60 00 00 */	li r3, 0
/* 801AF944 001AC944  48 10 05 45 */	bl GXSetCullMode
/* 801AF948 001AC948  38 60 06 90 */	li r3, 0x690
/* 801AF94C 001AC94C  38 80 00 03 */	li r4, 3
/* 801AF950 001AC950  4B E7 F5 CD */	bl smartAlloc
/* 801AF954 001AC954  82 A3 00 00 */	lwz r21, 0(r3)
/* 801AF958 001AC958  38 80 00 00 */	li r4, 0
/* 801AF95C 001AC95C  38 A0 06 90 */	li r5, 0x690
/* 801AF960 001AC960  7E A3 AB 78 */	mr r3, r21
/* 801AF964 001AC964  4B E5 57 51 */	bl memset
/* 801AF968 001AC968  7E A3 AB 78 */	mr r3, r21
/* 801AF96C 001AC96C  48 02 1D 45 */	bl effSetVtxDescN64
/* 801AF970 001AC970  3C 60 88 89 */	lis r3, 0x88888889@ha
/* 801AF974 001AC974  38 00 00 0A */	li r0, 0xa
/* 801AF978 001AC978  38 A3 88 89 */	addi r5, r3, 0x88888889@l
/* 801AF97C 001AC97C  56 F3 2D 74 */	rlwinm r19, r23, 5, 0x15, 0x1a
/* 801AF980 001AC980  3A 80 FF FF */	li r20, -1
/* 801AF984 001AC984  38 60 00 00 */	li r3, 0
/* 801AF988 001AC988  38 E0 00 00 */	li r7, 0
/* 801AF98C 001AC98C  7C 09 03 A6 */	mtctr r0
lbl_801AF990:
/* 801AF990 001AC990  80 18 02 A8 */	lwz r0, 0x2a8(r24)
/* 801AF994 001AC994  7C 80 3A 14 */	add r4, r0, r7
/* 801AF998 001AC998  38 C4 00 01 */	addi r6, r4, 1
/* 801AF99C 001AC99C  7C 05 30 96 */	mulhw r0, r5, r6
/* 801AF9A0 001AC9A0  7C 00 32 14 */	add r0, r0, r6
/* 801AF9A4 001AC9A4  7C 00 26 70 */	srawi r0, r0, 4
/* 801AF9A8 001AC9A8  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801AF9AC 001AC9AC  7C 00 22 14 */	add r0, r0, r4
/* 801AF9B0 001AC9B0  1C 00 00 1E */	mulli r0, r0, 0x1e
/* 801AF9B4 001AC9B4  7C 00 30 50 */	subf r0, r0, r6
/* 801AF9B8 001AC9B8  54 04 10 3A */	slwi r4, r0, 2
/* 801AF9BC 001AC9BC  38 04 02 30 */	addi r0, r4, 0x230
/* 801AF9C0 001AC9C0  7C 18 00 2E */	lwzx r0, r24, r0
/* 801AF9C4 001AC9C4  2C 00 00 00 */	cmpwi r0, 0
/* 801AF9C8 001AC9C8  41 82 00 08 */	beq lbl_801AF9D0
/* 801AF9CC 001AC9CC  38 63 00 01 */	addi r3, r3, 1
lbl_801AF9D0:
/* 801AF9D0 001AC9D0  80 18 02 A8 */	lwz r0, 0x2a8(r24)
/* 801AF9D4 001AC9D4  38 E7 00 01 */	addi r7, r7, 1
/* 801AF9D8 001AC9D8  7C 80 3A 14 */	add r4, r0, r7
/* 801AF9DC 001AC9DC  38 C4 00 01 */	addi r6, r4, 1
/* 801AF9E0 001AC9E0  7C 05 30 96 */	mulhw r0, r5, r6
/* 801AF9E4 001AC9E4  7C 00 32 14 */	add r0, r0, r6
/* 801AF9E8 001AC9E8  7C 00 26 70 */	srawi r0, r0, 4
/* 801AF9EC 001AC9EC  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801AF9F0 001AC9F0  7C 00 22 14 */	add r0, r0, r4
/* 801AF9F4 001AC9F4  1C 00 00 1E */	mulli r0, r0, 0x1e
/* 801AF9F8 001AC9F8  7C 00 30 50 */	subf r0, r0, r6
/* 801AF9FC 001AC9FC  54 04 10 3A */	slwi r4, r0, 2
/* 801AFA00 001ACA00  38 04 02 30 */	addi r0, r4, 0x230
/* 801AFA04 001ACA04  7C 18 00 2E */	lwzx r0, r24, r0
/* 801AFA08 001ACA08  2C 00 00 00 */	cmpwi r0, 0
/* 801AFA0C 001ACA0C  41 82 00 08 */	beq lbl_801AFA14
/* 801AFA10 001ACA10  38 63 00 01 */	addi r3, r3, 1
lbl_801AFA14:
/* 801AFA14 001ACA14  80 18 02 A8 */	lwz r0, 0x2a8(r24)
/* 801AFA18 001ACA18  38 E7 00 01 */	addi r7, r7, 1
/* 801AFA1C 001ACA1C  7C 80 3A 14 */	add r4, r0, r7
/* 801AFA20 001ACA20  38 C4 00 01 */	addi r6, r4, 1
/* 801AFA24 001ACA24  7C 05 30 96 */	mulhw r0, r5, r6
/* 801AFA28 001ACA28  7C 00 32 14 */	add r0, r0, r6
/* 801AFA2C 001ACA2C  7C 00 26 70 */	srawi r0, r0, 4
/* 801AFA30 001ACA30  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801AFA34 001ACA34  7C 00 22 14 */	add r0, r0, r4
/* 801AFA38 001ACA38  1C 00 00 1E */	mulli r0, r0, 0x1e
/* 801AFA3C 001ACA3C  7C 00 30 50 */	subf r0, r0, r6
/* 801AFA40 001ACA40  54 04 10 3A */	slwi r4, r0, 2
/* 801AFA44 001ACA44  38 04 02 30 */	addi r0, r4, 0x230
/* 801AFA48 001ACA48  7C 18 00 2E */	lwzx r0, r24, r0
/* 801AFA4C 001ACA4C  2C 00 00 00 */	cmpwi r0, 0
/* 801AFA50 001ACA50  41 82 00 08 */	beq lbl_801AFA58
/* 801AFA54 001ACA54  38 63 00 01 */	addi r3, r3, 1
lbl_801AFA58:
/* 801AFA58 001ACA58  38 E7 00 01 */	addi r7, r7, 1
/* 801AFA5C 001ACA5C  42 00 FF 34 */	bdnz lbl_801AF990
/* 801AFA60 001ACA60  34 03 FF FF */	addic. r0, r3, -1
/* 801AFA64 001ACA64  40 81 04 60 */	ble lbl_801AFEC4
/* 801AFA68 001ACA68  3C 80 80 30 */	lis r4, lbl_802FA3E8@ha
/* 801AFA6C 001ACA6C  3B 20 00 00 */	li r25, 0
/* 801AFA70 001ACA70  3C A0 88 89 */	lis r5, 0x88888889@ha
/* 801AFA74 001ACA74  C3 82 D8 24 */	lfs f28, lbl_8041EBA4-_SDA2_BASE_(r2)
/* 801AFA78 001ACA78  CB A4 A3 E8 */	lfd f29, lbl_802FA3E8@l(r4)
/* 801AFA7C 001ACA7C  7E BC AB 78 */	mr r28, r21
/* 801AFA80 001ACA80  C3 C2 D8 28 */	lfs f30, lbl_8041EBA8-_SDA2_BASE_(r2)
/* 801AFA84 001ACA84  7F 3B CB 78 */	mr r27, r25
/* 801AFA88 001ACA88  C3 E2 D8 2C */	lfs f31, lbl_8041EBAC-_SDA2_BASE_(r2)
/* 801AFA8C 001ACA8C  3B A5 88 89 */	addi r29, r5, 0x88888889@l
/* 801AFA90 001ACA90  3B C3 FF FF */	addi r30, r3, -1
/* 801AFA94 001ACA94  3F E0 43 30 */	lis r31, 0x4330
lbl_801AFA98:
/* 801AFA98 001ACA98  7C 1B F3 D6 */	divw r0, r27, r30
/* 801AFA9C 001ACA9C  80 78 02 A8 */	lwz r3, 0x2a8(r24)
/* 801AFAA0 001ACAA0  93 E1 00 68 */	stw r31, 0x68(r1)
/* 801AFAA4 001ACAA4  7C 63 CA 14 */	add r3, r3, r25
/* 801AFAA8 001ACAA8  38 83 00 01 */	addi r4, r3, 1
/* 801AFAAC 001ACAAC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801AFAB0 001ACAB0  90 01 00 6C */	stw r0, 0x6c(r1)
/* 801AFAB4 001ACAB4  7C 1D 20 96 */	mulhw r0, r29, r4
/* 801AFAB8 001ACAB8  C8 01 00 68 */	lfd f0, 0x68(r1)
/* 801AFABC 001ACABC  EC 00 E8 28 */	fsubs f0, f0, f29
/* 801AFAC0 001ACAC0  7C 00 22 14 */	add r0, r0, r4
/* 801AFAC4 001ACAC4  7C 00 26 70 */	srawi r0, r0, 4
/* 801AFAC8 001ACAC8  EC 1C 00 32 */	fmuls f0, f28, f0
/* 801AFACC 001ACACC  54 03 0F FE */	srwi r3, r0, 0x1f
/* 801AFAD0 001ACAD0  7C 00 1A 14 */	add r0, r0, r3
/* 801AFAD4 001ACAD4  1C 00 00 1E */	mulli r0, r0, 0x1e
/* 801AFAD8 001ACAD8  EC 20 F0 24 */	fdivs f1, f0, f30
/* 801AFADC 001ACADC  7D E0 20 50 */	subf r15, r0, r4
/* 801AFAE0 001ACAE0  48 0B C9 19 */	bl sin
/* 801AFAE4 001ACAE4  FC 00 08 18 */	frsp f0, f1
/* 801AFAE8 001ACAE8  EC 1F 00 32 */	fmuls f0, f31, f0
/* 801AFAEC 001ACAEC  FC 00 00 1E */	fctiwz f0, f0
/* 801AFAF0 001ACAF0  D8 01 00 70 */	stfd f0, 0x70(r1)
/* 801AFAF4 001ACAF4  82 41 00 74 */	lwz r18, 0x74(r1)
/* 801AFAF8 001ACAF8  2C 12 00 C8 */	cmpwi r18, 0xc8
/* 801AFAFC 001ACAFC  40 81 00 08 */	ble lbl_801AFB04
/* 801AFB00 001ACB00  3A 40 00 C8 */	li r18, 0xc8
lbl_801AFB04:
/* 801AFB04 001ACB04  55 E0 10 3A */	slwi r0, r15, 2
/* 801AFB08 001ACB08  7F 58 02 14 */	add r26, r24, r0
/* 801AFB0C 001ACB0C  80 1A 02 30 */	lwz r0, 0x230(r26)
/* 801AFB10 001ACB10  2C 00 00 00 */	cmpwi r0, 0
/* 801AFB14 001ACB14  41 82 03 40 */	beq lbl_801AFE54
/* 801AFB18 001ACB18  2C 14 FF FF */	cmpwi r20, -1
/* 801AFB1C 001ACB1C  40 82 00 44 */	bne lbl_801AFB60
/* 801AFB20 001ACB20  38 0F 00 01 */	addi r0, r15, 1
/* 801AFB24 001ACB24  2C 00 00 1E */	cmpwi r0, 0x1e
/* 801AFB28 001ACB28  41 80 00 08 */	blt lbl_801AFB30
/* 801AFB2C 001ACB2C  38 00 00 00 */	li r0, 0
lbl_801AFB30:
/* 801AFB30 001ACB30  54 00 10 3A */	slwi r0, r0, 2
/* 801AFB34 001ACB34  C0 1A 00 50 */	lfs f0, 0x50(r26)
/* 801AFB38 001ACB38  7C 78 02 14 */	add r3, r24, r0
/* 801AFB3C 001ACB3C  C0 7A 00 C8 */	lfs f3, 0xc8(r26)
/* 801AFB40 001ACB40  C0 43 00 50 */	lfs f2, 0x50(r3)
/* 801AFB44 001ACB44  FC 80 00 50 */	fneg f4, f0
/* 801AFB48 001ACB48  C0 23 00 C8 */	lfs f1, 0xc8(r3)
/* 801AFB4C 001ACB4C  FC 40 10 50 */	fneg f2, f2
/* 801AFB50 001ACB50  4B E5 74 6D */	bl angleABf
/* 801AFB54 001ACB54  FF 40 08 50 */	fneg f26, f1
/* 801AFB58 001ACB58  7F 34 CB 78 */	mr r20, r25
/* 801AFB5C 001ACB5C  48 00 00 B8 */	b lbl_801AFC14
lbl_801AFB60:
/* 801AFB60 001ACB60  2C 19 00 1D */	cmpwi r25, 0x1d
/* 801AFB64 001ACB64  41 82 00 B0 */	beq lbl_801AFC14
/* 801AFB68 001ACB68  38 0F 00 01 */	addi r0, r15, 1
/* 801AFB6C 001ACB6C  3A 2F FF FF */	addi r17, r15, -1
/* 801AFB70 001ACB70  2C 00 00 1E */	cmpwi r0, 0x1e
/* 801AFB74 001ACB74  41 80 00 08 */	blt lbl_801AFB7C
/* 801AFB78 001ACB78  38 00 00 00 */	li r0, 0
lbl_801AFB7C:
/* 801AFB7C 001ACB7C  2C 11 00 00 */	cmpwi r17, 0
/* 801AFB80 001ACB80  40 80 00 08 */	bge lbl_801AFB88
/* 801AFB84 001ACB84  3A 20 00 1D */	li r17, 0x1d
lbl_801AFB88:
/* 801AFB88 001ACB88  54 00 10 3A */	slwi r0, r0, 2
/* 801AFB8C 001ACB8C  C0 1A 00 50 */	lfs f0, 0x50(r26)
/* 801AFB90 001ACB90  7C 78 02 14 */	add r3, r24, r0
/* 801AFB94 001ACB94  C0 7A 00 C8 */	lfs f3, 0xc8(r26)
/* 801AFB98 001ACB98  C0 43 00 50 */	lfs f2, 0x50(r3)
/* 801AFB9C 001ACB9C  FC 80 00 50 */	fneg f4, f0
/* 801AFBA0 001ACBA0  C0 23 00 C8 */	lfs f1, 0xc8(r3)
/* 801AFBA4 001ACBA4  FC 40 10 50 */	fneg f2, f2
/* 801AFBA8 001ACBA8  4B E5 74 15 */	bl angleABf
/* 801AFBAC 001ACBAC  56 20 10 3A */	slwi r0, r17, 2
/* 801AFBB0 001ACBB0  C0 5A 00 50 */	lfs f2, 0x50(r26)
/* 801AFBB4 001ACBB4  7C 78 02 14 */	add r3, r24, r0
/* 801AFBB8 001ACBB8  FE A0 08 50 */	fneg f21, f1
/* 801AFBBC 001ACBBC  C0 03 00 50 */	lfs f0, 0x50(r3)
/* 801AFBC0 001ACBC0  FC 40 10 50 */	fneg f2, f2
/* 801AFBC4 001ACBC4  C0 3A 00 C8 */	lfs f1, 0xc8(r26)
/* 801AFBC8 001ACBC8  FC 80 00 50 */	fneg f4, f0
/* 801AFBCC 001ACBCC  C0 63 00 C8 */	lfs f3, 0xc8(r3)
/* 801AFBD0 001ACBD0  4B E5 73 ED */	bl angleABf
/* 801AFBD4 001ACBD4  FC 40 08 50 */	fneg f2, f1
/* 801AFBD8 001ACBD8  C0 02 D8 30 */	lfs f0, lbl_8041EBB0-_SDA2_BASE_(r2)
/* 801AFBDC 001ACBDC  EC 22 A8 28 */	fsubs f1, f2, f21
/* 801AFBE0 001ACBE0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 801AFBE4 001ACBE4  40 81 00 10 */	ble lbl_801AFBF4
/* 801AFBE8 001ACBE8  C0 02 D8 28 */	lfs f0, lbl_8041EBA8-_SDA2_BASE_(r2)
/* 801AFBEC 001ACBEC  EE B5 00 2A */	fadds f21, f21, f0
/* 801AFBF0 001ACBF0  48 00 00 18 */	b lbl_801AFC08
lbl_801AFBF4:
/* 801AFBF4 001ACBF4  C0 02 D8 34 */	lfs f0, lbl_8041EBB4-_SDA2_BASE_(r2)
/* 801AFBF8 001ACBF8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 801AFBFC 001ACBFC  40 80 00 0C */	bge lbl_801AFC08
/* 801AFC00 001ACC00  C0 02 D8 28 */	lfs f0, lbl_8041EBA8-_SDA2_BASE_(r2)
/* 801AFC04 001ACC04  EC 42 00 2A */	fadds f2, f2, f0
lbl_801AFC08:
/* 801AFC08 001ACC08  EF 55 10 2A */	fadds f26, f21, f2
/* 801AFC0C 001ACC0C  C0 02 D8 38 */	lfs f0, lbl_8041EBB8-_SDA2_BASE_(r2)
/* 801AFC10 001ACC10  EF 5A 00 32 */	fmuls f26, f26, f0
lbl_801AFC14:
/* 801AFC14 001ACC14  80 9A 01 B8 */	lwz r4, 0x1b8(r26)
/* 801AFC18 001ACC18  3C 00 43 30 */	lis r0, 0x4330
/* 801AFC1C 001ACC1C  90 01 00 70 */	stw r0, 0x70(r1)
/* 801AFC20 001ACC20  3C 60 80 30 */	lis r3, lbl_802FA3E8@ha
/* 801AFC24 001ACC24  1C 04 00 50 */	mulli r0, r4, 0x50
/* 801AFC28 001ACC28  C8 43 A3 E8 */	lfd f2, lbl_802FA3E8@l(r3)
/* 801AFC2C 001ACC2C  C0 62 D8 24 */	lfs f3, lbl_8041EBA4-_SDA2_BASE_(r2)
/* 801AFC30 001ACC30  7E 04 B8 50 */	subf r16, r4, r23
/* 801AFC34 001ACC34  C0 02 D8 28 */	lfs f0, lbl_8041EBA8-_SDA2_BASE_(r2)
/* 801AFC38 001ACC38  7C 00 B8 50 */	subf r0, r0, r23
/* 801AFC3C 001ACC3C  54 00 10 3A */	slwi r0, r0, 2
/* 801AFC40 001ACC40  C3 3A 00 50 */	lfs f25, 0x50(r26)
/* 801AFC44 001ACC44  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801AFC48 001ACC48  C3 1A 00 C8 */	lfs f24, 0xc8(r26)
/* 801AFC4C 001ACC4C  90 01 00 74 */	stw r0, 0x74(r1)
/* 801AFC50 001ACC50  C2 FA 01 40 */	lfs f23, 0x140(r26)
/* 801AFC54 001ACC54  C8 21 00 70 */	lfd f1, 0x70(r1)
/* 801AFC58 001ACC58  EC 21 10 28 */	fsubs f1, f1, f2
/* 801AFC5C 001ACC5C  EC 23 00 72 */	fmuls f1, f3, f1
/* 801AFC60 001ACC60  EC 21 00 24 */	fdivs f1, f1, f0
/* 801AFC64 001ACC64  48 0B C7 95 */	bl sin
/* 801AFC68 001ACC68  6E 03 80 00 */	xoris r3, r16, 0x8000
/* 801AFC6C 001ACC6C  3C 00 43 30 */	lis r0, 0x4330
/* 801AFC70 001ACC70  90 61 00 6C */	stw r3, 0x6c(r1)
/* 801AFC74 001ACC74  3C 80 80 30 */	lis r4, lbl_802FA3E8@ha
/* 801AFC78 001ACC78  FC 80 08 18 */	frsp f4, f1
/* 801AFC7C 001ACC7C  C8 64 A3 E8 */	lfd f3, lbl_802FA3E8@l(r4)
/* 801AFC80 001ACC80  90 01 00 68 */	stw r0, 0x68(r1)
/* 801AFC84 001ACC84  2C 16 00 00 */	cmpwi r22, 0
/* 801AFC88 001ACC88  C0 22 D8 40 */	lfs f1, lbl_8041EBC0-_SDA2_BASE_(r2)
/* 801AFC8C 001ACC8C  C8 41 00 68 */	lfd f2, 0x68(r1)
/* 801AFC90 001ACC90  C0 02 D8 3C */	lfs f0, lbl_8041EBBC-_SDA2_BASE_(r2)
/* 801AFC94 001ACC94  EC 42 18 28 */	fsubs f2, f2, f3
/* 801AFC98 001ACC98  EC 01 01 3A */	fmadds f0, f1, f4, f0
/* 801AFC9C 001ACC9C  EE C2 00 2A */	fadds f22, f2, f0
/* 801AFCA0 001ACCA0  EE D6 06 F2 */	fmuls f22, f22, f27
/* 801AFCA4 001ACCA4  40 82 00 24 */	bne lbl_801AFCC8
/* 801AFCA8 001ACCA8  C0 22 D8 44 */	lfs f1, lbl_8041EBC4-_SDA2_BASE_(r2)
/* 801AFCAC 001ACCAC  C0 1A 02 AC */	lfs f0, 0x2ac(r26)
/* 801AFCB0 001ACCB0  EC 01 00 32 */	fmuls f0, f1, f0
/* 801AFCB4 001ACCB4  FC 00 00 1E */	fctiwz f0, f0
/* 801AFCB8 001ACCB8  D8 01 00 78 */	stfd f0, 0x78(r1)
/* 801AFCBC 001ACCBC  80 01 00 7C */	lwz r0, 0x7c(r1)
/* 801AFCC0 001ACCC0  7E 20 9A 14 */	add r17, r0, r19
/* 801AFCC4 001ACCC4  48 00 00 20 */	b lbl_801AFCE4
lbl_801AFCC8:
/* 801AFCC8 001ACCC8  C0 22 D8 44 */	lfs f1, lbl_8041EBC4-_SDA2_BASE_(r2)
/* 801AFCCC 001ACCCC  C0 1A 02 AC */	lfs f0, 0x2ac(r26)
/* 801AFCD0 001ACCD0  EC 01 00 32 */	fmuls f0, f1, f0
/* 801AFCD4 001ACCD4  FC 00 00 1E */	fctiwz f0, f0
/* 801AFCD8 001ACCD8  D8 01 00 80 */	stfd f0, 0x80(r1)
/* 801AFCDC 001ACCDC  80 01 00 84 */	lwz r0, 0x84(r1)
/* 801AFCE0 001ACCE0  7E 20 9A 14 */	add r17, r0, r19
lbl_801AFCE4:
/* 801AFCE4 001ACCE4  1C 10 00 64 */	mulli r0, r16, 0x64
/* 801AFCE8 001ACCE8  3A 00 00 FF */	li r16, 0xff
/* 801AFCEC 001ACCEC  3B 40 00 FF */	li r26, 0xff
/* 801AFCF0 001ACCF0  21 E0 00 FF */	subfic r15, r0, 0xff
/* 801AFCF4 001ACCF4  2C 0F 00 00 */	cmpwi r15, 0
/* 801AFCF8 001ACCF8  40 80 00 7C */	bge lbl_801AFD74
/* 801AFCFC 001ACCFC  6D E0 80 00 */	xoris r0, r15, 0x8000
/* 801AFD00 001ACD00  3C 80 43 30 */	lis r4, 0x4330
/* 801AFD04 001ACD04  90 01 00 84 */	stw r0, 0x84(r1)
/* 801AFD08 001ACD08  3C 60 80 30 */	lis r3, lbl_802FA3E8@ha
/* 801AFD0C 001ACD0C  C8 43 A3 E8 */	lfd f2, lbl_802FA3E8@l(r3)
/* 801AFD10 001ACD10  39 E0 00 00 */	li r15, 0
/* 801AFD14 001ACD14  90 81 00 80 */	stw r4, 0x80(r1)
/* 801AFD18 001ACD18  C0 22 D8 48 */	lfs f1, lbl_8041EBC8-_SDA2_BASE_(r2)
/* 801AFD1C 001ACD1C  C8 01 00 80 */	lfd f0, 0x80(r1)
/* 801AFD20 001ACD20  EC 00 10 28 */	fsubs f0, f0, f2
/* 801AFD24 001ACD24  EC 01 00 32 */	fmuls f0, f1, f0
/* 801AFD28 001ACD28  FC 00 00 1E */	fctiwz f0, f0
/* 801AFD2C 001ACD2C  D8 01 00 78 */	stfd f0, 0x78(r1)
/* 801AFD30 001ACD30  80 61 00 7C */	lwz r3, 0x7c(r1)
/* 801AFD34 001ACD34  37 43 00 FF */	addic. r26, r3, 0xff
/* 801AFD38 001ACD38  40 80 00 3C */	bge lbl_801AFD74
/* 801AFD3C 001ACD3C  6F 40 80 00 */	xoris r0, r26, 0x8000
/* 801AFD40 001ACD40  90 81 00 80 */	stw r4, 0x80(r1)
/* 801AFD44 001ACD44  C0 22 D8 4C */	lfs f1, lbl_8041EBCC-_SDA2_BASE_(r2)
/* 801AFD48 001ACD48  3B 40 00 00 */	li r26, 0
/* 801AFD4C 001ACD4C  90 01 00 84 */	stw r0, 0x84(r1)
/* 801AFD50 001ACD50  C8 01 00 80 */	lfd f0, 0x80(r1)
/* 801AFD54 001ACD54  EC 00 10 28 */	fsubs f0, f0, f2
/* 801AFD58 001ACD58  EC 01 00 32 */	fmuls f0, f1, f0
/* 801AFD5C 001ACD5C  FC 00 00 1E */	fctiwz f0, f0
/* 801AFD60 001ACD60  D8 01 00 78 */	stfd f0, 0x78(r1)
/* 801AFD64 001ACD64  80 61 00 7C */	lwz r3, 0x7c(r1)
/* 801AFD68 001ACD68  36 03 00 FF */	addic. r16, r3, 0xff
/* 801AFD6C 001ACD6C  40 80 00 08 */	bge lbl_801AFD74
/* 801AFD70 001ACD70  3A 00 00 00 */	li r16, 0
lbl_801AFD74:
/* 801AFD74 001ACD74  C0 22 D8 24 */	lfs f1, lbl_8041EBA4-_SDA2_BASE_(r2)
/* 801AFD78 001ACD78  C0 02 D8 28 */	lfs f0, lbl_8041EBA8-_SDA2_BASE_(r2)
/* 801AFD7C 001ACD7C  EC 21 06 B2 */	fmuls f1, f1, f26
/* 801AFD80 001ACD80  EE A1 00 24 */	fdivs f21, f1, f0
/* 801AFD84 001ACD84  FC 20 A8 90 */	fmr f1, f21
/* 801AFD88 001ACD88  48 0B C6 71 */	bl sin
/* 801AFD8C 001ACD8C  FC 00 08 18 */	frsp f0, f1
/* 801AFD90 001ACD90  FC 20 A8 90 */	fmr f1, f21
/* 801AFD94 001ACD94  EE B6 00 32 */	fmuls f21, f22, f0
/* 801AFD98 001ACD98  48 0B C0 F9 */	bl cos
/* 801AFD9C 001ACD9C  FC 40 08 18 */	frsp f2, f1
/* 801AFDA0 001ACDA0  C0 02 D8 20 */	lfs f0, lbl_8041EBA0-_SDA2_BASE_(r2)
/* 801AFDA4 001ACDA4  EC 39 A8 2A */	fadds f1, f25, f21
/* 801AFDA8 001ACDA8  38 A0 04 00 */	li r5, 0x400
/* 801AFDAC 001ACDAC  EC 17 00 2A */	fadds f0, f23, f0
/* 801AFDB0 001ACDB0  38 00 00 00 */	li r0, 0
/* 801AFDB4 001ACDB4  EC 96 00 B2 */	fmuls f4, f22, f2
/* 801AFDB8 001ACDB8  3B 7B 00 B4 */	addi r27, r27, 0xb4
/* 801AFDBC 001ACDBC  FC 40 00 1E */	fctiwz f2, f0
/* 801AFDC0 001ACDC0  FC 00 08 1E */	fctiwz f0, f1
/* 801AFDC4 001ACDC4  EC 78 20 2A */	fadds f3, f24, f4
/* 801AFDC8 001ACDC8  D8 41 00 70 */	stfd f2, 0x70(r1)
/* 801AFDCC 001ACDCC  EC 39 A8 28 */	fsubs f1, f25, f21
/* 801AFDD0 001ACDD0  D8 01 00 80 */	stfd f0, 0x80(r1)
/* 801AFDD4 001ACDD4  FC 60 18 1E */	fctiwz f3, f3
/* 801AFDD8 001ACDD8  EC 18 20 28 */	fsubs f0, f24, f4
/* 801AFDDC 001ACDDC  80 C1 00 74 */	lwz r6, 0x74(r1)
/* 801AFDE0 001ACDE0  80 81 00 84 */	lwz r4, 0x84(r1)
/* 801AFDE4 001ACDE4  FC 20 08 1E */	fctiwz f1, f1
/* 801AFDE8 001ACDE8  D8 61 00 78 */	stfd f3, 0x78(r1)
/* 801AFDEC 001ACDEC  FC 00 00 1E */	fctiwz f0, f0
/* 801AFDF0 001ACDF0  B0 9C 00 00 */	sth r4, 0(r28)
/* 801AFDF4 001ACDF4  80 81 00 7C */	lwz r4, 0x7c(r1)
/* 801AFDF8 001ACDF8  D8 41 00 90 */	stfd f2, 0x90(r1)
/* 801AFDFC 001ACDFC  B0 9C 00 02 */	sth r4, 2(r28)
/* 801AFE00 001ACE00  80 61 00 94 */	lwz r3, 0x94(r1)
/* 801AFE04 001ACE04  B0 DC 00 04 */	sth r6, 4(r28)
/* 801AFE08 001ACE08  B2 3C 00 06 */	sth r17, 6(r28)
/* 801AFE0C 001ACE0C  B0 BC 00 08 */	sth r5, 8(r28)
/* 801AFE10 001ACE10  9A 1C 00 0A */	stb r16, 0xa(r28)
/* 801AFE14 001ACE14  9B 5C 00 0B */	stb r26, 0xb(r28)
/* 801AFE18 001ACE18  D8 21 00 68 */	stfd f1, 0x68(r1)
/* 801AFE1C 001ACE1C  99 FC 00 0C */	stb r15, 0xc(r28)
/* 801AFE20 001ACE20  80 81 00 6C */	lwz r4, 0x6c(r1)
/* 801AFE24 001ACE24  9A 5C 00 0D */	stb r18, 0xd(r28)
/* 801AFE28 001ACE28  D8 01 00 88 */	stfd f0, 0x88(r1)
/* 801AFE2C 001ACE2C  B0 9C 00 0E */	sth r4, 0xe(r28)
/* 801AFE30 001ACE30  80 81 00 8C */	lwz r4, 0x8c(r1)
/* 801AFE34 001ACE34  B0 9C 00 10 */	sth r4, 0x10(r28)
/* 801AFE38 001ACE38  B0 7C 00 12 */	sth r3, 0x12(r28)
/* 801AFE3C 001ACE3C  B2 3C 00 14 */	sth r17, 0x14(r28)
/* 801AFE40 001ACE40  B0 1C 00 16 */	sth r0, 0x16(r28)
/* 801AFE44 001ACE44  9A 1C 00 18 */	stb r16, 0x18(r28)
/* 801AFE48 001ACE48  9B 5C 00 19 */	stb r26, 0x19(r28)
/* 801AFE4C 001ACE4C  99 FC 00 1A */	stb r15, 0x1a(r28)
/* 801AFE50 001ACE50  9A 5C 00 1B */	stb r18, 0x1b(r28)
lbl_801AFE54:
/* 801AFE54 001ACE54  3B 39 00 01 */	addi r25, r25, 1
/* 801AFE58 001ACE58  3B 9C 00 1C */	addi r28, r28, 0x1c
/* 801AFE5C 001ACE5C  2C 19 00 1E */	cmpwi r25, 0x1e
/* 801AFE60 001ACE60  41 80 FC 38 */	blt lbl_801AFA98
/* 801AFE64 001ACE64  7E A3 AB 78 */	mr r3, r21
/* 801AFE68 001ACE68  38 80 06 90 */	li r4, 0x690
/* 801AFE6C 001ACE6C  48 0E 0B D1 */	bl DCFlushRange
/* 801AFE70 001ACE70  48 0F F1 81 */	bl GXInvalidateVtxCache
/* 801AFE74 001ACE74  7E 90 A3 78 */	mr r16, r20
/* 801AFE78 001ACE78  56 8F 08 3C */	slwi r15, r20, 1
/* 801AFE7C 001ACE7C  48 00 00 40 */	b lbl_801AFEBC
lbl_801AFE80:
/* 801AFE80 001ACE80  38 60 00 90 */	li r3, 0x90
/* 801AFE84 001ACE84  38 80 00 00 */	li r4, 0
/* 801AFE88 001ACE88  38 A0 00 06 */	li r5, 6
/* 801AFE8C 001ACE8C  48 0F FD DD */	bl GXBegin
/* 801AFE90 001ACE90  38 8F 00 02 */	addi r4, r15, 2
/* 801AFE94 001ACE94  38 AF 00 01 */	addi r5, r15, 1
/* 801AFE98 001ACE98  7D E3 7B 78 */	mr r3, r15
/* 801AFE9C 001ACE9C  7D E6 7B 78 */	mr r6, r15
/* 801AFEA0 001ACEA0  7C A7 2B 78 */	mr r7, r5
/* 801AFEA4 001ACEA4  7C 88 23 78 */	mr r8, r4
/* 801AFEA8 001ACEA8  7D EA 7B 78 */	mr r10, r15
/* 801AFEAC 001ACEAC  39 2F 00 03 */	addi r9, r15, 3
/* 801AFEB0 001ACEB0  48 02 17 85 */	bl tri2
/* 801AFEB4 001ACEB4  39 EF 00 02 */	addi r15, r15, 2
/* 801AFEB8 001ACEB8  3A 10 00 01 */	addi r16, r16, 1
lbl_801AFEBC:
/* 801AFEBC 001ACEBC  2C 10 00 1D */	cmpwi r16, 0x1d
/* 801AFEC0 001ACEC0  41 80 FF C0 */	blt lbl_801AFE80
lbl_801AFEC4:
/* 801AFEC4 001ACEC4  E3 E1 01 88 */	psq_l f31, 392(r1), 0, qr0
/* 801AFEC8 001ACEC8  CB E1 01 80 */	lfd f31, 0x180(r1)
/* 801AFECC 001ACECC  E3 C1 01 78 */	psq_l f30, 376(r1), 0, qr0
/* 801AFED0 001ACED0  CB C1 01 70 */	lfd f30, 0x170(r1)
/* 801AFED4 001ACED4  E3 A1 01 68 */	psq_l f29, 360(r1), 0, qr0
/* 801AFED8 001ACED8  CB A1 01 60 */	lfd f29, 0x160(r1)
/* 801AFEDC 001ACEDC  E3 81 01 58 */	psq_l f28, 344(r1), 0, qr0
/* 801AFEE0 001ACEE0  CB 81 01 50 */	lfd f28, 0x150(r1)
/* 801AFEE4 001ACEE4  E3 61 01 48 */	psq_l f27, 328(r1), 0, qr0
/* 801AFEE8 001ACEE8  CB 61 01 40 */	lfd f27, 0x140(r1)
/* 801AFEEC 001ACEEC  E3 41 01 38 */	psq_l f26, 312(r1), 0, qr0
/* 801AFEF0 001ACEF0  CB 41 01 30 */	lfd f26, 0x130(r1)
/* 801AFEF4 001ACEF4  E3 21 01 28 */	psq_l f25, 296(r1), 0, qr0
/* 801AFEF8 001ACEF8  CB 21 01 20 */	lfd f25, 0x120(r1)
/* 801AFEFC 001ACEFC  E3 01 01 18 */	psq_l f24, 280(r1), 0, qr0
/* 801AFF00 001ACF00  CB 01 01 10 */	lfd f24, 0x110(r1)
/* 801AFF04 001ACF04  E2 E1 01 08 */	psq_l f23, 264(r1), 0, qr0
/* 801AFF08 001ACF08  CA E1 01 00 */	lfd f23, 0x100(r1)
/* 801AFF0C 001ACF0C  E2 C1 00 F8 */	psq_l f22, 248(r1), 0, qr0
/* 801AFF10 001ACF10  CA C1 00 F0 */	lfd f22, 0xf0(r1)
/* 801AFF14 001ACF14  E2 A1 00 E8 */	psq_l f21, 232(r1), 0, qr0
/* 801AFF18 001ACF18  CA A1 00 E0 */	lfd f21, 0xe0(r1)
/* 801AFF1C 001ACF1C  B9 E1 00 9C */	lmw r15, 0x9c(r1)
/* 801AFF20 001ACF20  80 01 01 94 */	lwz r0, 0x194(r1)
/* 801AFF24 001ACF24  7C 08 03 A6 */	mtlr r0
/* 801AFF28 001ACF28  38 21 01 90 */	addi r1, r1, 0x190
/* 801AFF2C 001ACF2C  4E 80 00 20 */	blr 
effCloudMain:
/* 801AFF30 001ACF30  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 801AFF34 001ACF34  7C 08 02 A6 */	mflr r0
/* 801AFF38 001ACF38  3C 80 80 30 */	lis r4, lbl_802FA3D8@ha
/* 801AFF3C 001ACF3C  90 01 00 54 */	stw r0, 0x54(r1)
/* 801AFF40 001ACF40  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 801AFF44 001ACF44  3B E4 A3 D8 */	addi r31, r4, lbl_802FA3D8@l
/* 801AFF48 001ACF48  93 C1 00 48 */	stw r30, 0x48(r1)
/* 801AFF4C 001ACF4C  93 A1 00 44 */	stw r29, 0x44(r1)
/* 801AFF50 001ACF50  93 81 00 40 */	stw r28, 0x40(r1)
/* 801AFF54 001ACF54  7C 7C 1B 78 */	mr r28, r3
/* 801AFF58 001ACF58  83 C3 00 0C */	lwz r30, 0xc(r3)
/* 801AFF5C 001ACF5C  80 9F 00 00 */	lwz r4, 0(r31)
/* 801AFF60 001ACF60  80 7F 00 04 */	lwz r3, 4(r31)
/* 801AFF64 001ACF64  80 1F 00 08 */	lwz r0, 8(r31)
/* 801AFF68 001ACF68  90 81 00 0C */	stw r4, 0xc(r1)
/* 801AFF6C 001ACF6C  C0 1E 00 04 */	lfs f0, 4(r30)
/* 801AFF70 001ACF70  90 61 00 10 */	stw r3, 0x10(r1)
/* 801AFF74 001ACF74  C0 3E 00 08 */	lfs f1, 8(r30)
/* 801AFF78 001ACF78  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 801AFF7C 001ACF7C  C0 1E 00 0C */	lfs f0, 0xc(r30)
/* 801AFF80 001ACF80  90 01 00 14 */	stw r0, 0x14(r1)
/* 801AFF84 001ACF84  80 81 00 0C */	lwz r4, 0xc(r1)
/* 801AFF88 001ACF88  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 801AFF8C 001ACF8C  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 801AFF90 001ACF90  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801AFF94 001ACF94  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801AFF98 001ACF98  90 81 00 18 */	stw r4, 0x18(r1)
/* 801AFF9C 001ACF9C  90 61 00 1C */	stw r3, 0x1c(r1)
/* 801AFFA0 001ACFA0  90 01 00 20 */	stw r0, 0x20(r1)
/* 801AFFA4 001ACFA4  80 7C 00 00 */	lwz r3, 0(r28)
/* 801AFFA8 001ACFA8  80 9E 00 00 */	lwz r4, 0(r30)
/* 801AFFAC 001ACFAC  54 60 07 7B */	rlwinm. r0, r3, 0, 0x1d, 0x1d
/* 801AFFB0 001ACFB0  41 82 00 14 */	beq lbl_801AFFC4
/* 801AFFB4 001ACFB4  54 63 07 B8 */	rlwinm r3, r3, 0, 0x1e, 0x1c
/* 801AFFB8 001ACFB8  38 00 00 10 */	li r0, 0x10
/* 801AFFBC 001ACFBC  90 7C 00 00 */	stw r3, 0(r28)
/* 801AFFC0 001ACFC0  90 1E 00 10 */	stw r0, 0x10(r30)
lbl_801AFFC4:
/* 801AFFC4 001ACFC4  80 7E 00 10 */	lwz r3, 0x10(r30)
/* 801AFFC8 001ACFC8  2C 03 03 E8 */	cmpwi r3, 0x3e8
/* 801AFFCC 001ACFCC  40 80 00 0C */	bge lbl_801AFFD8
/* 801AFFD0 001ACFD0  38 03 FF FF */	addi r0, r3, -1
/* 801AFFD4 001ACFD4  90 1E 00 10 */	stw r0, 0x10(r30)
lbl_801AFFD8:
/* 801AFFD8 001ACFD8  80 7E 00 14 */	lwz r3, 0x14(r30)
/* 801AFFDC 001ACFDC  38 03 00 01 */	addi r0, r3, 1
/* 801AFFE0 001ACFE0  90 1E 00 14 */	stw r0, 0x14(r30)
/* 801AFFE4 001ACFE4  80 1E 00 10 */	lwz r0, 0x10(r30)
/* 801AFFE8 001ACFE8  2C 00 00 00 */	cmpwi r0, 0
/* 801AFFEC 001ACFEC  40 80 00 10 */	bge lbl_801AFFFC
/* 801AFFF0 001ACFF0  7F 83 E3 78 */	mr r3, r28
/* 801AFFF4 001ACFF4  4B EA DB 91 */	bl effDelete
/* 801AFFF8 001ACFF8  48 00 02 C8 */	b lbl_801B02C0
lbl_801AFFFC:
/* 801AFFFC 001ACFFC  2C 00 00 10 */	cmpwi r0, 0x10
/* 801B0000 001AD000  83 BE 00 14 */	lwz r29, 0x14(r30)
/* 801B0004 001AD004  40 80 00 0C */	bge lbl_801B0010
/* 801B0008 001AD008  54 00 20 36 */	slwi r0, r0, 4
/* 801B000C 001AD00C  90 1E 00 24 */	stw r0, 0x24(r30)
lbl_801B0010:
/* 801B0010 001AD010  2C 04 00 03 */	cmpwi r4, 3
/* 801B0014 001AD014  40 82 00 D4 */	bne lbl_801B00E8
/* 801B0018 001AD018  48 0B 63 5D */	bl rand
/* 801B001C 001AD01C  3C 80 66 66 */	lis r4, 0x66666667@ha
/* 801B0020 001AD020  3C 00 43 30 */	lis r0, 0x4330
/* 801B0024 001AD024  38 84 66 67 */	addi r4, r4, 0x66666667@l
/* 801B0028 001AD028  90 01 00 28 */	stw r0, 0x28(r1)
/* 801B002C 001AD02C  7C 04 18 96 */	mulhw r0, r4, r3
/* 801B0030 001AD030  C8 5F 00 10 */	lfd f2, 0x10(r31)
/* 801B0034 001AD034  C0 1E 00 44 */	lfs f0, 0x44(r30)
/* 801B0038 001AD038  7C 00 16 70 */	srawi r0, r0, 2
/* 801B003C 001AD03C  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801B0040 001AD040  7C 00 22 14 */	add r0, r0, r4
/* 801B0044 001AD044  1C 00 00 0A */	mulli r0, r0, 0xa
/* 801B0048 001AD048  7C 60 18 50 */	subf r3, r0, r3
/* 801B004C 001AD04C  38 03 FF FB */	addi r0, r3, -5
/* 801B0050 001AD050  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801B0054 001AD054  90 01 00 2C */	stw r0, 0x2c(r1)
/* 801B0058 001AD058  C8 21 00 28 */	lfd f1, 0x28(r1)
/* 801B005C 001AD05C  EC 21 10 28 */	fsubs f1, f1, f2
/* 801B0060 001AD060  EC 00 08 2A */	fadds f0, f0, f1
/* 801B0064 001AD064  D0 1E 00 44 */	stfs f0, 0x44(r30)
/* 801B0068 001AD068  48 0B 63 0D */	bl rand
/* 801B006C 001AD06C  3C 80 66 66 */	lis r4, 0x66666667@ha
/* 801B0070 001AD070  3C 00 43 30 */	lis r0, 0x4330
/* 801B0074 001AD074  38 84 66 67 */	addi r4, r4, 0x66666667@l
/* 801B0078 001AD078  90 01 00 30 */	stw r0, 0x30(r1)
/* 801B007C 001AD07C  7C 04 18 96 */	mulhw r0, r4, r3
/* 801B0080 001AD080  C8 5F 00 10 */	lfd f2, 0x10(r31)
/* 801B0084 001AD084  C0 1E 00 48 */	lfs f0, 0x48(r30)
/* 801B0088 001AD088  7C 00 16 70 */	srawi r0, r0, 2
/* 801B008C 001AD08C  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801B0090 001AD090  7C 00 22 14 */	add r0, r0, r4
/* 801B0094 001AD094  1C 00 00 0A */	mulli r0, r0, 0xa
/* 801B0098 001AD098  7C 60 18 50 */	subf r3, r0, r3
/* 801B009C 001AD09C  38 03 FF FB */	addi r0, r3, -5
/* 801B00A0 001AD0A0  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801B00A4 001AD0A4  90 01 00 34 */	stw r0, 0x34(r1)
/* 801B00A8 001AD0A8  C8 21 00 30 */	lfd f1, 0x30(r1)
/* 801B00AC 001AD0AC  EC 21 10 28 */	fsubs f1, f1, f2
/* 801B00B0 001AD0B0  EC 00 08 2A */	fadds f0, f0, f1
/* 801B00B4 001AD0B4  D0 1E 00 48 */	stfs f0, 0x48(r30)
/* 801B00B8 001AD0B8  C0 3E 00 38 */	lfs f1, 0x38(r30)
/* 801B00BC 001AD0BC  C0 1E 00 44 */	lfs f0, 0x44(r30)
/* 801B00C0 001AD0C0  EC 01 00 2A */	fadds f0, f1, f0
/* 801B00C4 001AD0C4  D0 1E 00 38 */	stfs f0, 0x38(r30)
/* 801B00C8 001AD0C8  C0 3E 00 3C */	lfs f1, 0x3c(r30)
/* 801B00CC 001AD0CC  C0 1E 00 48 */	lfs f0, 0x48(r30)
/* 801B00D0 001AD0D0  EC 01 00 2A */	fadds f0, f1, f0
/* 801B00D4 001AD0D4  D0 1E 00 3C */	stfs f0, 0x3c(r30)
/* 801B00D8 001AD0D8  C0 3E 00 40 */	lfs f1, 0x40(r30)
/* 801B00DC 001AD0DC  C0 1E 00 4C */	lfs f0, 0x4c(r30)
/* 801B00E0 001AD0E0  EC 01 00 2A */	fadds f0, f1, f0
/* 801B00E4 001AD0E4  D0 1E 00 40 */	stfs f0, 0x40(r30)
lbl_801B00E8:
/* 801B00E8 001AD0E8  3C 60 88 89 */	lis r3, 0x88888889@ha
/* 801B00EC 001AD0EC  80 9E 02 A8 */	lwz r4, 0x2a8(r30)
/* 801B00F0 001AD0F0  38 03 88 89 */	addi r0, r3, 0x88888889@l
/* 801B00F4 001AD0F4  C0 7E 00 38 */	lfs f3, 0x38(r30)
/* 801B00F8 001AD0F8  7C 00 20 96 */	mulhw r0, r0, r4
/* 801B00FC 001AD0FC  C0 9E 00 3C */	lfs f4, 0x3c(r30)
/* 801B0100 001AD100  C0 BE 00 40 */	lfs f5, 0x40(r30)
/* 801B0104 001AD104  7C 00 22 14 */	add r0, r0, r4
/* 801B0108 001AD108  7C 00 26 70 */	srawi r0, r0, 4
/* 801B010C 001AD10C  54 03 0F FE */	srwi r3, r0, 0x1f
/* 801B0110 001AD110  7C 00 1A 14 */	add r0, r0, r3
/* 801B0114 001AD114  1C 00 00 1E */	mulli r0, r0, 0x1e
/* 801B0118 001AD118  7C 00 20 50 */	subf r0, r0, r4
/* 801B011C 001AD11C  54 00 10 3A */	slwi r0, r0, 2
/* 801B0120 001AD120  7C 7E 02 14 */	add r3, r30, r0
/* 801B0124 001AD124  C0 03 00 50 */	lfs f0, 0x50(r3)
/* 801B0128 001AD128  C0 23 00 C8 */	lfs f1, 0xc8(r3)
/* 801B012C 001AD12C  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 801B0130 001AD130  C0 43 01 40 */	lfs f2, 0x140(r3)
/* 801B0134 001AD134  40 82 00 14 */	bne lbl_801B0148
/* 801B0138 001AD138  FC 04 08 00 */	fcmpu cr0, f4, f1
/* 801B013C 001AD13C  40 82 00 0C */	bne lbl_801B0148
/* 801B0140 001AD140  FC 05 10 00 */	fcmpu cr0, f5, f2
/* 801B0144 001AD144  41 82 01 5C */	beq lbl_801B02A0
lbl_801B0148:
/* 801B0148 001AD148  7C 9E 02 14 */	add r4, r30, r0
/* 801B014C 001AD14C  80 7E 02 A8 */	lwz r3, 0x2a8(r30)
/* 801B0150 001AD150  C0 C4 02 AC */	lfs f6, 0x2ac(r4)
/* 801B0154 001AD154  38 03 00 01 */	addi r0, r3, 1
/* 801B0158 001AD158  90 1E 02 A8 */	stw r0, 0x2a8(r30)
/* 801B015C 001AD15C  80 1E 02 A8 */	lwz r0, 0x2a8(r30)
/* 801B0160 001AD160  2C 00 00 1E */	cmpwi r0, 0x1e
/* 801B0164 001AD164  41 80 00 0C */	blt lbl_801B0170
/* 801B0168 001AD168  38 00 00 00 */	li r0, 0
/* 801B016C 001AD16C  90 1E 02 A8 */	stw r0, 0x2a8(r30)
lbl_801B0170:
/* 801B0170 001AD170  EC 24 08 28 */	fsubs f1, f4, f1
/* 801B0174 001AD174  80 1E 02 A8 */	lwz r0, 0x2a8(r30)
/* 801B0178 001AD178  EC E3 00 28 */	fsubs f7, f3, f0
/* 801B017C 001AD17C  38 80 00 01 */	li r4, 1
/* 801B0180 001AD180  54 05 10 3A */	slwi r5, r0, 2
/* 801B0184 001AD184  EC 45 10 28 */	fsubs f2, f5, f2
/* 801B0188 001AD188  EC 21 00 72 */	fmuls f1, f1, f1
/* 801B018C 001AD18C  7C 7E 2A 14 */	add r3, r30, r5
/* 801B0190 001AD190  90 83 02 30 */	stw r4, 0x230(r3)
/* 801B0194 001AD194  C0 02 D8 20 */	lfs f0, lbl_8041EBA0-_SDA2_BASE_(r2)
/* 801B0198 001AD198  EC 27 09 FA */	fmadds f1, f7, f7, f1
/* 801B019C 001AD19C  D0 63 00 50 */	stfs f3, 0x50(r3)
/* 801B01A0 001AD1A0  D0 83 00 C8 */	stfs f4, 0xc8(r3)
/* 801B01A4 001AD1A4  EC 82 08 BA */	fmadds f4, f2, f2, f1
/* 801B01A8 001AD1A8  D0 A3 01 40 */	stfs f5, 0x140(r3)
/* 801B01AC 001AD1AC  FC 04 00 00 */	fcmpu cr0, f4, f0
/* 801B01B0 001AD1B0  93 A3 01 B8 */	stw r29, 0x1b8(r3)
/* 801B01B4 001AD1B4  41 82 00 E0 */	beq lbl_801B0294
/* 801B01B8 001AD1B8  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 801B01BC 001AD1BC  40 81 00 4C */	ble lbl_801B0208
/* 801B01C0 001AD1C0  FC 20 20 34 */	frsqrte f1, f4
/* 801B01C4 001AD1C4  C8 7F 00 18 */	lfd f3, 0x18(r31)
/* 801B01C8 001AD1C8  C8 5F 00 20 */	lfd f2, 0x20(r31)
/* 801B01CC 001AD1CC  FC 01 00 72 */	fmul f0, f1, f1
/* 801B01D0 001AD1D0  FC 23 00 72 */	fmul f1, f3, f1
/* 801B01D4 001AD1D4  FC 04 10 3C */	fnmsub f0, f4, f0, f2
/* 801B01D8 001AD1D8  FC 21 00 32 */	fmul f1, f1, f0
/* 801B01DC 001AD1DC  FC 01 00 72 */	fmul f0, f1, f1
/* 801B01E0 001AD1E0  FC 23 00 72 */	fmul f1, f3, f1
/* 801B01E4 001AD1E4  FC 04 10 3C */	fnmsub f0, f4, f0, f2
/* 801B01E8 001AD1E8  FC 21 00 32 */	fmul f1, f1, f0
/* 801B01EC 001AD1EC  FC 01 00 72 */	fmul f0, f1, f1
/* 801B01F0 001AD1F0  FC 23 00 72 */	fmul f1, f3, f1
/* 801B01F4 001AD1F4  FC 04 10 3C */	fnmsub f0, f4, f0, f2
/* 801B01F8 001AD1F8  FC 01 00 32 */	fmul f0, f1, f0
/* 801B01FC 001AD1FC  FC 04 00 32 */	fmul f0, f4, f0
/* 801B0200 001AD200  FC 00 00 18 */	frsp f0, f0
/* 801B0204 001AD204  48 00 00 8C */	b lbl_801B0290
lbl_801B0208:
/* 801B0208 001AD208  C8 1F 00 28 */	lfd f0, 0x28(r31)
/* 801B020C 001AD20C  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 801B0210 001AD210  40 80 00 10 */	bge lbl_801B0220
/* 801B0214 001AD214  3C 60 80 42 */	lis r3, lbl_804181A8@ha
/* 801B0218 001AD218  C0 03 81 A8 */	lfs f0, lbl_804181A8@l(r3)
/* 801B021C 001AD21C  48 00 00 74 */	b lbl_801B0290
lbl_801B0220:
/* 801B0220 001AD220  D0 81 00 08 */	stfs f4, 8(r1)
/* 801B0224 001AD224  3C 00 7F 80 */	lis r0, 0x7f80
/* 801B0228 001AD228  80 C1 00 08 */	lwz r6, 8(r1)
/* 801B022C 001AD22C  54 C3 00 50 */	rlwinm r3, r6, 0, 1, 8
/* 801B0230 001AD230  7C 03 00 00 */	cmpw r3, r0
/* 801B0234 001AD234  41 82 00 14 */	beq lbl_801B0248
/* 801B0238 001AD238  40 80 00 3C */	bge lbl_801B0274
/* 801B023C 001AD23C  2C 03 00 00 */	cmpwi r3, 0
/* 801B0240 001AD240  41 82 00 1C */	beq lbl_801B025C
/* 801B0244 001AD244  48 00 00 30 */	b lbl_801B0274
lbl_801B0248:
/* 801B0248 001AD248  54 C0 02 7F */	clrlwi. r0, r6, 9
/* 801B024C 001AD24C  41 82 00 08 */	beq lbl_801B0254
/* 801B0250 001AD250  48 00 00 28 */	b lbl_801B0278
lbl_801B0254:
/* 801B0254 001AD254  38 80 00 02 */	li r4, 2
/* 801B0258 001AD258  48 00 00 20 */	b lbl_801B0278
lbl_801B025C:
/* 801B025C 001AD25C  54 C0 02 7F */	clrlwi. r0, r6, 9
/* 801B0260 001AD260  41 82 00 0C */	beq lbl_801B026C
/* 801B0264 001AD264  38 80 00 05 */	li r4, 5
/* 801B0268 001AD268  48 00 00 10 */	b lbl_801B0278
lbl_801B026C:
/* 801B026C 001AD26C  38 80 00 03 */	li r4, 3
/* 801B0270 001AD270  48 00 00 08 */	b lbl_801B0278
lbl_801B0274:
/* 801B0274 001AD274  38 80 00 04 */	li r4, 4
lbl_801B0278:
/* 801B0278 001AD278  2C 04 00 01 */	cmpwi r4, 1
/* 801B027C 001AD27C  40 82 00 10 */	bne lbl_801B028C
/* 801B0280 001AD280  3C 60 80 42 */	lis r3, lbl_804181A8@ha
/* 801B0284 001AD284  C0 03 81 A8 */	lfs f0, lbl_804181A8@l(r3)
/* 801B0288 001AD288  48 00 00 08 */	b lbl_801B0290
lbl_801B028C:
/* 801B028C 001AD28C  FC 00 20 90 */	fmr f0, f4
lbl_801B0290:
/* 801B0290 001AD290  FC 80 00 90 */	fmr f4, f0
lbl_801B0294:
/* 801B0294 001AD294  EC 06 20 2A */	fadds f0, f6, f4
/* 801B0298 001AD298  7C 7E 2A 14 */	add r3, r30, r5
/* 801B029C 001AD29C  D0 03 02 AC */	stfs f0, 0x2ac(r3)
lbl_801B02A0:
/* 801B02A0 001AD2A0  38 61 00 18 */	addi r3, r1, 0x18
/* 801B02A4 001AD2A4  4B E6 04 1D */	bl dispCalcZ
/* 801B02A8 001AD2A8  3C 60 80 1B */	lis r3, effCloudDisp@ha
/* 801B02AC 001AD2AC  7F 86 E3 78 */	mr r6, r28
/* 801B02B0 001AD2B0  38 A3 F5 A4 */	addi r5, r3, effCloudDisp@l
/* 801B02B4 001AD2B4  38 80 00 02 */	li r4, 2
/* 801B02B8 001AD2B8  38 60 00 04 */	li r3, 4
/* 801B02BC 001AD2BC  4B E6 07 5D */	bl dispEntry
lbl_801B02C0:
/* 801B02C0 001AD2C0  80 01 00 54 */	lwz r0, 0x54(r1)
/* 801B02C4 001AD2C4  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 801B02C8 001AD2C8  83 C1 00 48 */	lwz r30, 0x48(r1)
/* 801B02CC 001AD2CC  83 A1 00 44 */	lwz r29, 0x44(r1)
/* 801B02D0 001AD2D0  83 81 00 40 */	lwz r28, 0x40(r1)
/* 801B02D4 001AD2D4  7C 08 03 A6 */	mtlr r0
/* 801B02D8 001AD2D8  38 21 00 50 */	addi r1, r1, 0x50
/* 801B02DC 001AD2DC  4E 80 00 20 */	blr 

.global effCloudN64Entry
effCloudN64Entry:
/* 801B02E0 001AD2E0  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 801B02E4 001AD2E4  7C 08 02 A6 */	mflr r0
/* 801B02E8 001AD2E8  90 01 00 64 */	stw r0, 0x64(r1)
/* 801B02EC 001AD2EC  DB E1 00 50 */	stfd f31, 0x50(r1)
/* 801B02F0 001AD2F0  F3 E1 00 58 */	psq_st f31, 88(r1), 0, qr0
/* 801B02F4 001AD2F4  DB C1 00 40 */	stfd f30, 0x40(r1)
/* 801B02F8 001AD2F8  F3 C1 00 48 */	psq_st f30, 72(r1), 0, qr0
/* 801B02FC 001AD2FC  DB A1 00 30 */	stfd f29, 0x30(r1)
/* 801B0300 001AD300  F3 A1 00 38 */	psq_st f29, 56(r1), 0, qr0
/* 801B0304 001AD304  DB 81 00 20 */	stfd f28, 0x20(r1)
/* 801B0308 001AD308  F3 81 00 28 */	psq_st f28, 40(r1), 0, qr0
/* 801B030C 001AD30C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801B0310 001AD310  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801B0314 001AD314  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801B0318 001AD318  93 81 00 10 */	stw r28, 0x10(r1)
/* 801B031C 001AD31C  FF 80 08 90 */	fmr f28, f1
/* 801B0320 001AD320  7C 7C 1B 78 */	mr r28, r3
/* 801B0324 001AD324  FF A0 10 90 */	fmr f29, f2
/* 801B0328 001AD328  7C 9D 23 78 */	mr r29, r4
/* 801B032C 001AD32C  FF C0 18 90 */	fmr f30, f3
/* 801B0330 001AD330  FF E0 20 90 */	fmr f31, f4
/* 801B0334 001AD334  4B EA DA 89 */	bl effEntry
/* 801B0338 001AD338  3C 80 80 30 */	lis r4, lbl_802FA408@ha
/* 801B033C 001AD33C  7C 7E 1B 78 */	mr r30, r3
/* 801B0340 001AD340  38 84 A4 08 */	addi r4, r4, lbl_802FA408@l
/* 801B0344 001AD344  38 00 00 01 */	li r0, 1
/* 801B0348 001AD348  90 9E 00 14 */	stw r4, 0x14(r30)
/* 801B034C 001AD34C  38 60 00 03 */	li r3, 3
/* 801B0350 001AD350  38 80 03 24 */	li r4, 0x324
/* 801B0354 001AD354  90 1E 00 08 */	stw r0, 8(r30)
/* 801B0358 001AD358  4B E7 F7 35 */	bl __memAlloc
/* 801B035C 001AD35C  7C 7F 1B 78 */	mr r31, r3
/* 801B0360 001AD360  3C 60 80 1B */	lis r3, effCloudMain@ha
/* 801B0364 001AD364  93 FE 00 0C */	stw r31, 0xc(r30)
/* 801B0368 001AD368  38 63 FF 30 */	addi r3, r3, effCloudMain@l
/* 801B036C 001AD36C  2C 1D 00 00 */	cmpwi r29, 0
/* 801B0370 001AD370  38 00 00 00 */	li r0, 0
/* 801B0374 001AD374  90 7E 00 10 */	stw r3, 0x10(r30)
/* 801B0378 001AD378  80 7E 00 00 */	lwz r3, 0(r30)
/* 801B037C 001AD37C  60 63 00 02 */	ori r3, r3, 2
/* 801B0380 001AD380  90 7E 00 00 */	stw r3, 0(r30)
/* 801B0384 001AD384  93 9F 00 00 */	stw r28, 0(r31)
/* 801B0388 001AD388  90 1F 00 14 */	stw r0, 0x14(r31)
/* 801B038C 001AD38C  41 81 00 10 */	bgt lbl_801B039C
/* 801B0390 001AD390  38 00 03 E8 */	li r0, 0x3e8
/* 801B0394 001AD394  90 1F 00 10 */	stw r0, 0x10(r31)
/* 801B0398 001AD398  48 00 00 08 */	b lbl_801B03A0
lbl_801B039C:
/* 801B039C 001AD39C  93 BF 00 10 */	stw r29, 0x10(r31)
lbl_801B03A0:
/* 801B03A0 001AD3A0  D3 9F 00 04 */	stfs f28, 4(r31)
/* 801B03A4 001AD3A4  2C 1C 00 02 */	cmpwi r28, 2
/* 801B03A8 001AD3A8  D3 BF 00 08 */	stfs f29, 8(r31)
/* 801B03AC 001AD3AC  D3 DF 00 0C */	stfs f30, 0xc(r31)
/* 801B03B0 001AD3B0  D3 FF 00 34 */	stfs f31, 0x34(r31)
/* 801B03B4 001AD3B4  41 82 00 84 */	beq lbl_801B0438
/* 801B03B8 001AD3B8  40 80 00 14 */	bge lbl_801B03CC
/* 801B03BC 001AD3BC  2C 1C 00 00 */	cmpwi r28, 0
/* 801B03C0 001AD3C0  41 82 00 18 */	beq lbl_801B03D8
/* 801B03C4 001AD3C4  40 80 00 3C */	bge lbl_801B0400
/* 801B03C8 001AD3C8  48 00 00 C8 */	b lbl_801B0490
lbl_801B03CC:
/* 801B03CC 001AD3CC  2C 1C 00 04 */	cmpwi r28, 4
/* 801B03D0 001AD3D0  40 80 00 C0 */	bge lbl_801B0490
/* 801B03D4 001AD3D4  48 00 00 94 */	b lbl_801B0468
lbl_801B03D8:
/* 801B03D8 001AD3D8  38 60 00 FF */	li r3, 0xff
/* 801B03DC 001AD3DC  38 00 00 E1 */	li r0, 0xe1
/* 801B03E0 001AD3E0  90 7F 00 18 */	stw r3, 0x18(r31)
/* 801B03E4 001AD3E4  90 7F 00 1C */	stw r3, 0x1c(r31)
/* 801B03E8 001AD3E8  90 7F 00 20 */	stw r3, 0x20(r31)
/* 801B03EC 001AD3EC  90 1F 00 28 */	stw r0, 0x28(r31)
/* 801B03F0 001AD3F0  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 801B03F4 001AD3F4  90 1F 00 30 */	stw r0, 0x30(r31)
/* 801B03F8 001AD3F8  90 7F 00 24 */	stw r3, 0x24(r31)
/* 801B03FC 001AD3FC  48 00 00 94 */	b lbl_801B0490
lbl_801B0400:
/* 801B0400 001AD400  38 C0 00 FF */	li r6, 0xff
/* 801B0404 001AD404  38 00 00 F5 */	li r0, 0xf5
/* 801B0408 001AD408  90 DF 00 18 */	stw r6, 0x18(r31)
/* 801B040C 001AD40C  38 A0 00 E6 */	li r5, 0xe6
/* 801B0410 001AD410  38 80 00 2D */	li r4, 0x2d
/* 801B0414 001AD414  38 60 00 23 */	li r3, 0x23
/* 801B0418 001AD418  90 1F 00 1C */	stw r0, 0x1c(r31)
/* 801B041C 001AD41C  38 00 00 0F */	li r0, 0xf
/* 801B0420 001AD420  90 BF 00 20 */	stw r5, 0x20(r31)
/* 801B0424 001AD424  90 9F 00 28 */	stw r4, 0x28(r31)
/* 801B0428 001AD428  90 7F 00 2C */	stw r3, 0x2c(r31)
/* 801B042C 001AD42C  90 1F 00 30 */	stw r0, 0x30(r31)
/* 801B0430 001AD430  90 DF 00 24 */	stw r6, 0x24(r31)
/* 801B0434 001AD434  48 00 00 5C */	b lbl_801B0490
lbl_801B0438:
/* 801B0438 001AD438  38 A0 00 FF */	li r5, 0xff
/* 801B043C 001AD43C  38 80 00 00 */	li r4, 0
/* 801B0440 001AD440  90 BF 00 18 */	stw r5, 0x18(r31)
/* 801B0444 001AD444  38 60 00 9B */	li r3, 0x9b
/* 801B0448 001AD448  38 00 00 7D */	li r0, 0x7d
/* 801B044C 001AD44C  90 9F 00 1C */	stw r4, 0x1c(r31)
/* 801B0450 001AD450  90 9F 00 20 */	stw r4, 0x20(r31)
/* 801B0454 001AD454  90 7F 00 28 */	stw r3, 0x28(r31)
/* 801B0458 001AD458  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 801B045C 001AD45C  90 1F 00 30 */	stw r0, 0x30(r31)
/* 801B0460 001AD460  90 BF 00 24 */	stw r5, 0x24(r31)
/* 801B0464 001AD464  48 00 00 2C */	b lbl_801B0490
lbl_801B0468:
/* 801B0468 001AD468  38 80 00 FF */	li r4, 0xff
/* 801B046C 001AD46C  38 60 00 41 */	li r3, 0x41
/* 801B0470 001AD470  90 9F 00 18 */	stw r4, 0x18(r31)
/* 801B0474 001AD474  38 00 00 14 */	li r0, 0x14
/* 801B0478 001AD478  90 9F 00 1C */	stw r4, 0x1c(r31)
/* 801B047C 001AD47C  90 9F 00 20 */	stw r4, 0x20(r31)
/* 801B0480 001AD480  90 9F 00 28 */	stw r4, 0x28(r31)
/* 801B0484 001AD484  90 7F 00 2C */	stw r3, 0x2c(r31)
/* 801B0488 001AD488  90 1F 00 30 */	stw r0, 0x30(r31)
/* 801B048C 001AD48C  90 9F 00 24 */	stw r4, 0x24(r31)
lbl_801B0490:
/* 801B0490 001AD490  D3 9F 00 38 */	stfs f28, 0x38(r31)
/* 801B0494 001AD494  38 60 00 00 */	li r3, 0
/* 801B0498 001AD498  38 00 00 01 */	li r0, 1
/* 801B049C 001AD49C  C0 02 D8 20 */	lfs f0, lbl_8041EBA0-_SDA2_BASE_(r2)
/* 801B04A0 001AD4A0  D3 BF 00 3C */	stfs f29, 0x3c(r31)
/* 801B04A4 001AD4A4  D3 DF 00 40 */	stfs f30, 0x40(r31)
/* 801B04A8 001AD4A8  90 7F 02 30 */	stw r3, 0x230(r31)
/* 801B04AC 001AD4AC  90 7F 02 34 */	stw r3, 0x234(r31)
/* 801B04B0 001AD4B0  90 7F 02 38 */	stw r3, 0x238(r31)
/* 801B04B4 001AD4B4  90 7F 02 3C */	stw r3, 0x23c(r31)
/* 801B04B8 001AD4B8  90 7F 02 40 */	stw r3, 0x240(r31)
/* 801B04BC 001AD4BC  90 7F 02 44 */	stw r3, 0x244(r31)
/* 801B04C0 001AD4C0  90 7F 02 48 */	stw r3, 0x248(r31)
/* 801B04C4 001AD4C4  90 7F 02 4C */	stw r3, 0x24c(r31)
/* 801B04C8 001AD4C8  90 7F 02 50 */	stw r3, 0x250(r31)
/* 801B04CC 001AD4CC  90 7F 02 54 */	stw r3, 0x254(r31)
/* 801B04D0 001AD4D0  90 7F 02 58 */	stw r3, 0x258(r31)
/* 801B04D4 001AD4D4  90 7F 02 5C */	stw r3, 0x25c(r31)
/* 801B04D8 001AD4D8  90 7F 02 60 */	stw r3, 0x260(r31)
/* 801B04DC 001AD4DC  90 7F 02 64 */	stw r3, 0x264(r31)
/* 801B04E0 001AD4E0  90 7F 02 68 */	stw r3, 0x268(r31)
/* 801B04E4 001AD4E4  90 7F 02 6C */	stw r3, 0x26c(r31)
/* 801B04E8 001AD4E8  90 7F 02 70 */	stw r3, 0x270(r31)
/* 801B04EC 001AD4EC  90 7F 02 74 */	stw r3, 0x274(r31)
/* 801B04F0 001AD4F0  90 7F 02 78 */	stw r3, 0x278(r31)
/* 801B04F4 001AD4F4  90 7F 02 7C */	stw r3, 0x27c(r31)
/* 801B04F8 001AD4F8  90 7F 02 80 */	stw r3, 0x280(r31)
/* 801B04FC 001AD4FC  90 7F 02 84 */	stw r3, 0x284(r31)
/* 801B0500 001AD500  90 7F 02 88 */	stw r3, 0x288(r31)
/* 801B0504 001AD504  90 7F 02 8C */	stw r3, 0x28c(r31)
/* 801B0508 001AD508  90 7F 02 90 */	stw r3, 0x290(r31)
/* 801B050C 001AD50C  90 7F 02 94 */	stw r3, 0x294(r31)
/* 801B0510 001AD510  90 7F 02 98 */	stw r3, 0x298(r31)
/* 801B0514 001AD514  90 7F 02 9C */	stw r3, 0x29c(r31)
/* 801B0518 001AD518  90 7F 02 A0 */	stw r3, 0x2a0(r31)
/* 801B051C 001AD51C  90 7F 02 A4 */	stw r3, 0x2a4(r31)
/* 801B0520 001AD520  90 7F 02 A8 */	stw r3, 0x2a8(r31)
/* 801B0524 001AD524  D3 9F 00 50 */	stfs f28, 0x50(r31)
/* 801B0528 001AD528  D3 BF 00 C8 */	stfs f29, 0xc8(r31)
/* 801B052C 001AD52C  D3 DF 01 40 */	stfs f30, 0x140(r31)
/* 801B0530 001AD530  90 1F 02 30 */	stw r0, 0x230(r31)
/* 801B0534 001AD534  90 7F 01 B8 */	stw r3, 0x1b8(r31)
/* 801B0538 001AD538  D0 1F 02 AC */	stfs f0, 0x2ac(r31)
/* 801B053C 001AD53C  48 0B 5E 39 */	bl rand
/* 801B0540 001AD540  3C 80 88 89 */	lis r4, 0x88888889@ha
/* 801B0544 001AD544  3C 00 43 30 */	lis r0, 0x4330
/* 801B0548 001AD548  38 A4 88 89 */	addi r5, r4, 0x88888889@l
/* 801B054C 001AD54C  90 01 00 08 */	stw r0, 8(r1)
/* 801B0550 001AD550  7C A5 18 96 */	mulhw r5, r5, r3
/* 801B0554 001AD554  3C 80 80 30 */	lis r4, lbl_802FA3E8@ha
/* 801B0558 001AD558  C8 44 A3 E8 */	lfd f2, lbl_802FA3E8@l(r4)
/* 801B055C 001AD55C  C0 02 D8 20 */	lfs f0, lbl_8041EBA0-_SDA2_BASE_(r2)
/* 801B0560 001AD560  7C 05 1A 14 */	add r0, r5, r3
/* 801B0564 001AD564  7C 00 26 70 */	srawi r0, r0, 4
/* 801B0568 001AD568  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801B056C 001AD56C  7C 00 22 14 */	add r0, r0, r4
/* 801B0570 001AD570  1C 00 00 1E */	mulli r0, r0, 0x1e
/* 801B0574 001AD574  7C 80 18 50 */	subf r4, r0, r3
/* 801B0578 001AD578  7F C3 F3 78 */	mr r3, r30
/* 801B057C 001AD57C  38 04 00 0A */	addi r0, r4, 0xa
/* 801B0580 001AD580  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801B0584 001AD584  90 01 00 0C */	stw r0, 0xc(r1)
/* 801B0588 001AD588  C8 21 00 08 */	lfd f1, 8(r1)
/* 801B058C 001AD58C  EC 21 10 28 */	fsubs f1, f1, f2
/* 801B0590 001AD590  D0 3F 00 44 */	stfs f1, 0x44(r31)
/* 801B0594 001AD594  D0 1F 00 48 */	stfs f0, 0x48(r31)
/* 801B0598 001AD598  D0 1F 00 4C */	stfs f0, 0x4c(r31)
/* 801B059C 001AD59C  E3 E1 00 58 */	psq_l f31, 88(r1), 0, qr0
/* 801B05A0 001AD5A0  CB E1 00 50 */	lfd f31, 0x50(r1)
/* 801B05A4 001AD5A4  E3 C1 00 48 */	psq_l f30, 72(r1), 0, qr0
/* 801B05A8 001AD5A8  CB C1 00 40 */	lfd f30, 0x40(r1)
/* 801B05AC 001AD5AC  E3 A1 00 38 */	psq_l f29, 56(r1), 0, qr0
/* 801B05B0 001AD5B0  CB A1 00 30 */	lfd f29, 0x30(r1)
/* 801B05B4 001AD5B4  E3 81 00 28 */	psq_l f28, 40(r1), 0, qr0
/* 801B05B8 001AD5B8  CB 81 00 20 */	lfd f28, 0x20(r1)
/* 801B05BC 001AD5BC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801B05C0 001AD5C0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801B05C4 001AD5C4  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801B05C8 001AD5C8  80 01 00 64 */	lwz r0, 0x64(r1)
/* 801B05CC 001AD5CC  83 81 00 10 */	lwz r28, 0x10(r1)
/* 801B05D0 001AD5D0  7C 08 03 A6 */	mtlr r0
/* 801B05D4 001AD5D4  38 21 00 60 */	addi r1, r1, 0x60
/* 801B05D8 001AD5D8  4E 80 00 20 */	blr 
